1
{Internal Model Technology file format, subject to change without notice}
1244 1
{0 ns} 0 {240 ns} 7
1 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {60 ns} 7 {70 ns} 7 2'h2 2'h1 0 2
2 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[1]} {60 ns} 7 {70 ns} 7 1 0 0 3
3 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[0]} {60 ns} 7 {70 ns} 7 0 1 0 11
4 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {60 ns} 7 {70 ns} 7 2'h1 2'h0 0 5
5 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[0]} {60 ns} 7 {70 ns} 7 1 0 0 6
6 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\\ {60 ns} 7 {70 ns} 7 32'h00000004 32'h00000000 0 7
7 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[2]} {60 ns} 7 {70 ns} 7 1 0 0 8
8 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\\ {60 ns} 7 {70 ns} 7 32'h00000008 32'h00000004 0 9
9 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[3]} {60 ns} 7 {70 ns} 7 1 0 0 10
10 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[2]} {60 ns} 7 {70 ns} 7 0 1 0 13
11 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt\\ {60 ns} 7 {70 ns} 7 2'h1 2'h0 0 12
12 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt\[0]} {60 ns} 7 {70 ns} 7 1 0 0 4
13 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {80 ns} 6 {90 ns} 6 16'h4481 16'h0000 0 14
14 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {80 ns} 6 {90 ns} 6 1 0 0 15
15 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {80 ns} 6 {90 ns} 6 1 0 0 16
16 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[7]} {80 ns} 6 {90 ns} 6 1 0 0 17
17 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {80 ns} 6 {90 ns} 6 1 0 0 18
18 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {90 ns} 6 {100 ns} 6 16'h0040 16'h4481 0 19
19 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {90 ns} 6 {100 ns} 6 0 1 0 20
20 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {90 ns} 6 {100 ns} 6 0 1 0 21
21 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[7]} {90 ns} 6 {100 ns} 6 0 1 0 22
22 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[6]} {90 ns} 6 {100 ns} 6 1 0 0 23
23 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {90 ns} 6 {100 ns} 6 0 1 0 24
24 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {100 ns} 6 {110 ns} 6 16'hf781 16'h0040 0 25
25 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[15]} {100 ns} 6 {110 ns} 6 1 0 0 26
26 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {100 ns} 6 {110 ns} 6 1 0 0 27
27 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {100 ns} 6 {110 ns} 6 1 0 0 28
28 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {100 ns} 6 {110 ns} 6 1 0 0 29
29 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {100 ns} 6 {110 ns} 6 1 0 0 30
30 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {100 ns} 6 {110 ns} 6 1 0 0 31
31 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {100 ns} 6 {110 ns} 6 1 0 0 32
32 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[7]} {100 ns} 6 {110 ns} 6 1 0 0 33
33 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[6]} {100 ns} 6 {110 ns} 6 0 1 0 34
34 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {100 ns} 6 {110 ns} 6 1 0 0 35
35 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {110 ns} 6 {120 ns} 6 16'h0000 16'hf781 0 36
36 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[15]} {110 ns} 6 {120 ns} 6 0 1 0 37
37 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {110 ns} 6 {120 ns} 6 0 1 0 38
38 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {110 ns} 6 {120 ns} 6 0 1 0 39
39 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {110 ns} 6 {120 ns} 6 0 1 0 40
40 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {110 ns} 6 {120 ns} 6 0 1 0 41
41 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {110 ns} 6 {120 ns} 6 0 1 0 42
42 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {110 ns} 6 {120 ns} 6 0 1 0 43
43 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[7]} {110 ns} 6 {120 ns} 6 0 1 0 44
44 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {110 ns} 6 {120 ns} 6 0 1 0 45
45 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {120 ns} 6 {130 ns} 6 16'hf705 16'h0000 0 46
46 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[15]} {120 ns} 6 {130 ns} 6 1 0 0 47
47 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {120 ns} 6 {130 ns} 6 1 0 0 48
48 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {120 ns} 6 {130 ns} 6 1 0 0 49
49 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {120 ns} 6 {130 ns} 6 1 0 0 50
50 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {120 ns} 6 {130 ns} 6 1 0 0 51
51 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {120 ns} 6 {130 ns} 6 1 0 0 52
52 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {120 ns} 6 {130 ns} 6 1 0 0 53
53 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[2]} {120 ns} 6 {130 ns} 6 1 0 0 54
54 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {120 ns} 6 {130 ns} 6 1 0 0 55
55 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {130 ns} 6 {140 ns} 6 16'h0015 16'hf705 0 56
56 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[15]} {130 ns} 6 {140 ns} 6 0 1 0 57
57 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {130 ns} 6 {140 ns} 6 0 1 0 58
58 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {130 ns} 6 {140 ns} 6 0 1 0 59
59 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {130 ns} 6 {140 ns} 6 0 1 0 60
60 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {130 ns} 6 {140 ns} 6 0 1 0 61
61 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {130 ns} 6 {140 ns} 6 0 1 0 62
62 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {130 ns} 6 {140 ns} 6 0 1 0 63
63 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[4]} {130 ns} 6 {140 ns} 6 1 0 0 64
64 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {140 ns} 6 {150 ns} 7 16'h3055 16'h0015 0 65
65 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {140 ns} 6 {150 ns} 7 1 0 0 66
66 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {140 ns} 6 {150 ns} 7 1 0 0 67
67 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[6]} {140 ns} 6 {150 ns} 7 1 0 0 68
68 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_valid_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid_id_o\\ {150 ns} 7 {160 ns} 7 1'h0 1'h1 0 104
69 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {150 ns} 7 {190 ns} 6 32'h0000009c 32'h000000a0 0 70
70 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[5]} {150 ns} 7 {190 ns} 6 0 1 0 71
71 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[4]} {150 ns} 7 {190 ns} 6 1 0 0 72
72 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {150 ns} 7 {190 ns} 6 1 0 0 73
73 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[2]} {150 ns} 7 {190 ns} 6 1 0 0 74
74 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {150 ns} 7 {190 ns} 6 32'h00156513 32'h30551073 0 75
75 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[29]} {150 ns} 7 {190 ns} 6 0 1 0 76
76 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[28]} {150 ns} 7 {190 ns} 6 0 1 0 77
77 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[22]} {150 ns} 7 {190 ns} 6 0 1 0 78
78 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[14]} {150 ns} 7 {190 ns} 6 1 0 0 79
79 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[13]} {150 ns} 7 {190 ns} 6 1 0 0 80
80 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[12]} {150 ns} 7 {190 ns} 6 0 1 0 81
81 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[10]} {150 ns} 7 {190 ns} 6 1 0 0 82
82 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[8]} {150 ns} 7 {190 ns} 6 1 0 0 83
83 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[6]} {150 ns} 7 {190 ns} 6 0 1 0 84
84 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[5]} {150 ns} 7 {190 ns} 6 0 1 0 85
85 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {150 ns} 7 {190 ns} 6 32'h00000098 32'h0000009c 0 86
86 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[2]} {150 ns} 7 {190 ns} 6 0 1 0 87
87 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {150 ns} 7 {190 ns} 6 32'h0000009c 32'h000000a0 0 88
88 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[5]} {150 ns} 7 {190 ns} 6 0 1 0 89
89 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[4]} {150 ns} 7 {190 ns} 6 1 0 0 90
90 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[3]} {150 ns} 7 {190 ns} 6 1 0 0 91
91 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[2]} {150 ns} 7 {190 ns} 6 1 0 0 92
92 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {150 ns} 7 {190 ns} 6 32'h0000009e 32'h000000a2 0 93
93 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[5]} {150 ns} 7 {190 ns} 6 0 1 0 94
94 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[4]} {150 ns} 7 {190 ns} 6 1 0 0 95
95 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[3]} {150 ns} 7 {190 ns} 6 1 0 0 96
96 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[2]} {150 ns} 7 {190 ns} 6 1 0 0 97
97 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {150 ns} 7 {190 ns} 6 32'h000000a0 32'h000000a4 0 98
98 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[2]} {150 ns} 7 {190 ns} 6 0 1 0 267
99 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {150 ns} 7 {190 ns} 6 32'h0000009c 32'h000000a0 0 100
100 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[5]} {150 ns} 7 {190 ns} 6 0 1 0 101
101 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[4]} {150 ns} 7 {190 ns} 6 1 0 0 102
102 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[3]} {150 ns} 7 {190 ns} 6 1 0 0 103
103 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[2]} {150 ns} 7 {190 ns} 6 1 0 0 107
104 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {150 ns} 7 {160 ns} 7 32'h000000a0 32'h000000a4 0 105
105 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[2]} {150 ns} 7 {160 ns} 7 0 1 0 106
106 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {160 ns} 7 {170 ns} 4 {32'h5f450513 32'h5f450513} {32'h5f450513 32'h0000d517} 0 205
107 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 108
108 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[30]} {160 ns} 7 {190 ns} 6 1 0 0 109
109 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[28]} {160 ns} 7 {190 ns} 6 1 0 0 110
110 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[27]} {160 ns} 7 {190 ns} 6 1 0 0 111
111 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[26]} {160 ns} 7 {190 ns} 6 1 0 0 112
112 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[25]} {160 ns} 7 {190 ns} 6 1 0 0 113
113 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[24]} {160 ns} 7 {190 ns} 6 1 0 0 114
114 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[22]} {160 ns} 7 {190 ns} 6 1 0 0 115
115 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[18]} {160 ns} 7 {190 ns} 6 1 0 0 116
116 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[16]} {160 ns} 7 {190 ns} 6 1 0 0 117
117 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[15]} {160 ns} 7 {190 ns} 6 0 1 0 118
118 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[14]} {160 ns} 7 {190 ns} 6 0 1 0 119
119 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[12]} {160 ns} 7 {190 ns} 6 0 1 0 120
120 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[2]} {160 ns} 7 {190 ns} 6 0 1 0 274
121 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 122
122 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[30]} {160 ns} 7 {190 ns} 6 1 0 0 123
123 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[28]} {160 ns} 7 {190 ns} 6 1 0 0 124
124 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[27]} {160 ns} 7 {190 ns} 6 1 0 0 125
125 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[26]} {160 ns} 7 {190 ns} 6 1 0 0 126
126 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[25]} {160 ns} 7 {190 ns} 6 1 0 0 127
127 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[24]} {160 ns} 7 {190 ns} 6 1 0 0 128
128 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[22]} {160 ns} 7 {190 ns} 6 1 0 0 129
129 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[18]} {160 ns} 7 {190 ns} 6 1 0 0 130
130 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[16]} {160 ns} 7 {190 ns} 6 1 0 0 131
131 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[15]} {160 ns} 7 {190 ns} 6 0 1 0 132
132 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[14]} {160 ns} 7 {190 ns} 6 0 1 0 133
133 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[12]} {160 ns} 7 {190 ns} 6 0 1 0 134
134 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[2]} {160 ns} 7 {190 ns} 6 0 1 0 135
135 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 140
136 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[2]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 137
137 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[12]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 138
138 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[14]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 139
139 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[15]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 206
140 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[16]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 141
141 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[18]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 142
142 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[22]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 143
143 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[24]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 144
144 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[25]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 145
145 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[26]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 146
146 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[27]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 147
147 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[28]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 148
148 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[30]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 251
149 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 150
150 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[30]} {160 ns} 7 {190 ns} 6 1 0 0 151
151 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[28]} {160 ns} 7 {190 ns} 6 1 0 0 152
152 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[27]} {160 ns} 7 {190 ns} 6 1 0 0 153
153 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[26]} {160 ns} 7 {190 ns} 6 1 0 0 154
154 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[25]} {160 ns} 7 {190 ns} 6 1 0 0 155
155 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[24]} {160 ns} 7 {190 ns} 6 1 0 0 156
156 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[22]} {160 ns} 7 {190 ns} 6 1 0 0 157
157 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[18]} {160 ns} 7 {190 ns} 6 1 0 0 158
158 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[16]} {160 ns} 7 {190 ns} 6 1 0 0 159
159 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[15]} {160 ns} 7 {190 ns} 6 0 1 0 160
160 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[14]} {160 ns} 7 {190 ns} 6 0 1 0 161
161 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[12]} {160 ns} 7 {190 ns} 6 0 1 0 162
162 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[2]} {160 ns} 7 {190 ns} 6 0 1 0 220
163 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 164
164 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[30]} {160 ns} 7 {190 ns} 6 1 0 0 165
165 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[28]} {160 ns} 7 {190 ns} 6 1 0 0 166
166 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[27]} {160 ns} 7 {190 ns} 6 1 0 0 167
167 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[26]} {160 ns} 7 {190 ns} 6 1 0 0 168
168 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[25]} {160 ns} 7 {190 ns} 6 1 0 0 169
169 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[24]} {160 ns} 7 {190 ns} 6 1 0 0 170
170 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[22]} {160 ns} 7 {190 ns} 6 1 0 0 171
171 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[18]} {160 ns} 7 {190 ns} 6 1 0 0 172
172 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[16]} {160 ns} 7 {190 ns} 6 1 0 0 173
173 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[15]} {160 ns} 7 {190 ns} 6 0 1 0 174
174 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[14]} {160 ns} 7 {190 ns} 6 0 1 0 175
175 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[12]} {160 ns} 7 {190 ns} 6 0 1 0 176
176 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[2]} {160 ns} 7 {190 ns} 6 0 1 0 177
177 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 182
178 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[2]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 179
179 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[12]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 180
180 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[14]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 181
181 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[15]} {160 ns} 7 {190 ns} 6 1'h0 1'h1 0 250
182 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[16]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 183
183 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[18]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 184
184 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[22]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 185
185 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[24]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 186
186 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[25]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 187
187 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[26]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 188
188 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[27]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 189
189 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[28]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 190
190 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[30]} {160 ns} 7 {190 ns} 6 1'h1 1'h0 0 191
191 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 192
192 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[30]} {160 ns} 7 {190 ns} 6 1 0 0 193
193 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[28]} {160 ns} 7 {190 ns} 6 1 0 0 194
194 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[27]} {160 ns} 7 {190 ns} 6 1 0 0 195
195 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[26]} {160 ns} 7 {190 ns} 6 1 0 0 196
196 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[25]} {160 ns} 7 {190 ns} 6 1 0 0 197
197 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[24]} {160 ns} 7 {190 ns} 6 1 0 0 198
198 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[22]} {160 ns} 7 {190 ns} 6 1 0 0 199
199 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[18]} {160 ns} 7 {190 ns} 6 1 0 0 200
200 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[16]} {160 ns} 7 {190 ns} 6 1 0 0 201
201 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[15]} {160 ns} 7 {190 ns} 6 0 1 0 202
202 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[14]} {160 ns} 7 {190 ns} 6 0 1 0 203
203 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[12]} {160 ns} 7 {190 ns} 6 0 1 0 204
204 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[2]} {160 ns} 7 {190 ns} 6 0 1 0 266
205 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\\ {160 ns} 7 {170 ns} 4 {32'h00000000 32'h5f450513} {32'h00000000 32'h0000d517} 0 255
206 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 207
207 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[30]} {160 ns} 7 {190 ns} 6 1 0 0 208
208 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[28]} {160 ns} 7 {190 ns} 6 1 0 0 209
209 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[27]} {160 ns} 7 {190 ns} 6 1 0 0 210
210 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[26]} {160 ns} 7 {190 ns} 6 1 0 0 211
211 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[25]} {160 ns} 7 {190 ns} 6 1 0 0 212
212 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[24]} {160 ns} 7 {190 ns} 6 1 0 0 213
213 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[22]} {160 ns} 7 {190 ns} 6 1 0 0 214
214 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[18]} {160 ns} 7 {190 ns} 6 1 0 0 215
215 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[16]} {160 ns} 7 {190 ns} 6 1 0 0 216
216 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[15]} {160 ns} 7 {190 ns} 6 0 1 0 217
217 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[14]} {160 ns} 7 {190 ns} 6 0 1 0 218
218 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[12]} {160 ns} 7 {190 ns} 6 0 1 0 219
219 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[2]} {160 ns} 7 {190 ns} 6 0 1 0 178
220 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {160 ns} 7 {190 ns} 6 32'h000000a0 32'h000000a4 0 221
221 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[2]} {160 ns} 7 {190 ns} 6 0 1 0 222
222 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 223
223 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[30]} {160 ns} 7 {190 ns} 6 1 0 0 224
224 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[28]} {160 ns} 7 {190 ns} 6 1 0 0 225
225 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[27]} {160 ns} 7 {190 ns} 6 1 0 0 226
226 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[26]} {160 ns} 7 {190 ns} 6 1 0 0 227
227 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[25]} {160 ns} 7 {190 ns} 6 1 0 0 228
228 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[24]} {160 ns} 7 {190 ns} 6 1 0 0 229
229 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[22]} {160 ns} 7 {190 ns} 6 1 0 0 230
230 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[18]} {160 ns} 7 {190 ns} 6 1 0 0 231
231 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[16]} {160 ns} 7 {190 ns} 6 1 0 0 232
232 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[15]} {160 ns} 7 {190 ns} 6 0 1 0 233
233 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[14]} {160 ns} 7 {190 ns} 6 0 1 0 234
234 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[12]} {160 ns} 7 {190 ns} 6 0 1 0 235
235 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[2]} {160 ns} 7 {190 ns} 6 0 1 0 236
236 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\\ {160 ns} 7 {190 ns} 6 32'h5f450513 32'h0000d517 0 237
237 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[30]} {160 ns} 7 {190 ns} 6 1 0 0 238
238 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[28]} {160 ns} 7 {190 ns} 6 1 0 0 239
239 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[27]} {160 ns} 7 {190 ns} 6 1 0 0 240
240 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[26]} {160 ns} 7 {190 ns} 6 1 0 0 241
241 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[25]} {160 ns} 7 {190 ns} 6 1 0 0 242
242 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[24]} {160 ns} 7 {190 ns} 6 1 0 0 243
243 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[22]} {160 ns} 7 {190 ns} 6 1 0 0 244
244 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[18]} {160 ns} 7 {190 ns} 6 1 0 0 245
245 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[16]} {160 ns} 7 {190 ns} 6 1 0 0 246
246 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[15]} {160 ns} 7 {190 ns} 6 0 1 0 247
247 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[14]} {160 ns} 7 {190 ns} 6 0 1 0 248
248 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[12]} {160 ns} 7 {190 ns} 6 0 1 0 249
249 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[2]} {160 ns} 7 {190 ns} 6 0 1 0 163
250 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {170 ns} 4 {200 ns} 6 {32'h00000000 32'h5f450513} {32'h5f450513 32'h0000d517} 0 336
251 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {170 ns} 4 {190 ns} 6 2'h1 2'h0 0 252
252 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[0]} {170 ns} 4 {190 ns} 6 1 0 0 149
253 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n\\ {170 ns} 4 {200 ns} 6 1'h1 1'h0 0 254
254 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n\[0]} {170 ns} 4 {200 ns} 6 1 0 0 418
255 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {170 ns} 4 {180 ns} 5 2'h1 2'h2 0 256
256 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[1]} {170 ns} 4 {180 ns} 5 0 1 0 257
257 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[0]} {170 ns} 4 {180 ns} 5 1 0 0 263
258 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\\ {170 ns} 4 {210 ns} 7 {32'h00000000 32'h5f450513} {32'h5f450513 32'h0000d517} 0 569
259 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {170 ns} 4 {200 ns} 6 2'h1 2'h0 0 260
260 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[0]} {170 ns} 4 {200 ns} 6 1 0 0 300
261 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q\\ {170 ns} 4 {200 ns} 6 1'h1 1'h0 0 262
262 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q\[0]} {170 ns} 4 {200 ns} 6 1 0 0 326
263 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\\ {170 ns} 4 {190 ns} 6 2'h1 2'h2 0 264
264 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[1]} {170 ns} 4 {190 ns} 6 0 1 0 265
265 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[0]} {170 ns} 4 {190 ns} 6 1 0 0 69
266 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/full_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/full_o\\ {170 ns} 4 {190 ns} 6 1'h0 1'h1 0 273
267 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\\ {170 ns} 4 {190 ns} 6 2'h1 2'h2 0 268
268 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[1]} {170 ns} 4 {190 ns} 6 0 1 0 269
269 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[0]} {170 ns} 4 {190 ns} 6 1 0 0 270
270 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\\ {170 ns} 4 {190 ns} 6 2'h1 2'h2 0 271
271 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[1]} {170 ns} 4 {190 ns} 6 0 1 0 272
272 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[0]} {170 ns} 4 {190 ns} 6 1 0 0 99
273 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_full<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_full\\ {170 ns} 4 {190 ns} 6 1'h0 1'h1 0 276
274 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\\ {170 ns} 4 {190 ns} 6 2'h1 2'h2 0 275
275 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[0]} {170 ns} 4 {190 ns} 6 1'h1 1'h0 0 277
276 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[1]} {170 ns} 4 {190 ns} 6 1'h0 1'h1 0 280
277 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\\ {170 ns} 4 {190 ns} 6 2'h1 2'h2 0 278
278 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[1]} {170 ns} 4 {190 ns} 6 0 1 0 279
279 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[0]} {170 ns} 4 {190 ns} 6 1 0 0 121
280 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/busy_o\\ {170 ns} 4 {190 ns} 6 1'h1 1'h0 0 281
281 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/busy_o\\ {170 ns} 4 {190 ns} 6 1'h1 1'h0 0 282
282 /cv32e40p_if_stage/\\cv32e40p_if_stage/prefetch_busy<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_busy\\ {170 ns} 4 {190 ns} 6 1'h1 1'h0 0 283
283 /cv32e40p_if_stage/\\cv32e40p_if_stage/if_busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_busy_o\\ {170 ns} 4 {190 ns} 6 1'h1 1'h0 0 284
284 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {180 ns} 5 {190 ns} 6 2'h0 2'h1 0 285
285 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[0]} {180 ns} 5 {190 ns} 6 0 1 0 136
286 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\\ {190 ns} 6 {200 ns} 6 2'h0 2'h1 0 287
287 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[0]} {190 ns} 6 {200 ns} 6 0 1 0 451
288 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {190 ns} 6 {200 ns} 6 32'h000000a0 32'h000000a4 0 289
289 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[2]} {190 ns} 6 {200 ns} 6 0 1 0 290
290 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {190 ns} 6 {200 ns} 6 16'h5f45 16'h0000 0 291
291 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {190 ns} 6 {200 ns} 6 1 0 0 292
292 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {190 ns} 6 {200 ns} 6 1 0 0 293
293 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[11]} {190 ns} 6 {200 ns} 6 1 0 0 294
294 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {190 ns} 6 {200 ns} 6 1 0 0 295
295 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {190 ns} 6 {200 ns} 6 1 0 0 296
296 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {190 ns} 6 {200 ns} 6 1 0 0 297
297 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[6]} {190 ns} 6 {200 ns} 6 1 0 0 298
298 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[2]} {190 ns} 6 {200 ns} 6 1 0 0 299
299 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {190 ns} 6 {200 ns} 6 1 0 0 286
300 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {190 ns} 6 {200 ns} 6 32'h5f450513 32'h0000d517 0 301
301 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[30]} {190 ns} 6 {200 ns} 6 1 0 0 302
302 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[28]} {190 ns} 6 {200 ns} 6 1 0 0 303
303 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[27]} {190 ns} 6 {200 ns} 6 1 0 0 304
304 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[26]} {190 ns} 6 {200 ns} 6 1 0 0 305
305 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[25]} {190 ns} 6 {200 ns} 6 1 0 0 306
306 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[24]} {190 ns} 6 {200 ns} 6 1 0 0 307
307 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[22]} {190 ns} 6 {200 ns} 6 1 0 0 308
308 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[18]} {190 ns} 6 {200 ns} 6 1 0 0 309
309 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[16]} {190 ns} 6 {200 ns} 6 1 0 0 310
310 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[15]} {190 ns} 6 {200 ns} 6 0 1 0 311
311 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[14]} {190 ns} 6 {200 ns} 6 0 1 0 312
312 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[12]} {190 ns} 6 {200 ns} 6 0 1 0 313
313 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[2]} {190 ns} 6 {200 ns} 6 0 1 0 314
314 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {190 ns} 6 {200 ns} 6 32'h0000009c 32'h000000a0 0 315
315 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[5]} {190 ns} 6 {200 ns} 6 0 1 0 316
316 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[4]} {190 ns} 6 {200 ns} 6 1 0 0 317
317 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {190 ns} 6 {200 ns} 6 1 0 0 318
318 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[2]} {190 ns} 6 {200 ns} 6 1 0 0 288
319 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {190 ns} 6 {200 ns} 6 32'h000000a0 32'h000000a4 0 320
320 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[2]} {190 ns} 6 {200 ns} 6 0 1 0 321
321 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {190 ns} 6 {200 ns} 6 32'h000000a2 32'h000000a6 0 322
322 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[2]} {190 ns} 6 {200 ns} 6 0 1 0 323
323 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {190 ns} 6 {200 ns} 6 32'h000000a4 32'h000000a8 0 324
324 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[3]} {190 ns} 6 {200 ns} 6 0 1 0 325
325 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[2]} {190 ns} 6 {200 ns} 6 1 0 0 331
326 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/empty_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/empty_o\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 327
327 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\\ {190 ns} 6 {200 ns} 6 2'h0 2'h1 0 328
328 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[0]} {190 ns} 6 {200 ns} 6 0 1 0 319
329 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\\ {190 ns} 6 {200 ns} 6 2'h0 2'h1 0 330
330 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[0]} {190 ns} 6 {200 ns} 6 0 1 0 333
331 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {190 ns} 6 {200 ns} 6 32'h000000a0 32'h000000a4 0 332
332 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[2]} {190 ns} 6 {200 ns} 6 0 1 0 329
333 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_empty<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_empty\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 334
334 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 335
335 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_valid\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 351
336 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 337
337 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[30]} {190 ns} 6 {200 ns} 6 0 1 0 338
338 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[28]} {190 ns} 6 {200 ns} 6 0 1 0 339
339 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[27]} {190 ns} 6 {200 ns} 6 0 1 0 340
340 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[26]} {190 ns} 6 {200 ns} 6 0 1 0 341
341 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[25]} {190 ns} 6 {200 ns} 6 0 1 0 342
342 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[24]} {190 ns} 6 {200 ns} 6 0 1 0 343
343 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[22]} {190 ns} 6 {200 ns} 6 0 1 0 344
344 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[18]} {190 ns} 6 {200 ns} 6 0 1 0 345
345 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[16]} {190 ns} 6 {200 ns} 6 0 1 0 346
346 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[10]} {190 ns} 6 {200 ns} 6 0 1 0 347
347 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[8]} {190 ns} 6 {200 ns} 6 0 1 0 348
348 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[4]} {190 ns} 6 {200 ns} 6 0 1 0 349
349 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[1]} {190 ns} 6 {200 ns} 6 0 1 0 350
350 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[0]} {190 ns} 6 {200 ns} 6 0 1 0 355
351 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\\ {190 ns} 6 {200 ns} 6 2'h0 2'h1 0 352
352 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[0]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 353
353 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\\ {190 ns} 6 {200 ns} 6 2'h0 2'h1 0 354
354 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[0]} {190 ns} 6 {200 ns} 6 0 1 0 371
355 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 356
356 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[30]} {190 ns} 6 {200 ns} 6 0 1 0 357
357 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[28]} {190 ns} 6 {200 ns} 6 0 1 0 358
358 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[27]} {190 ns} 6 {200 ns} 6 0 1 0 359
359 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[26]} {190 ns} 6 {200 ns} 6 0 1 0 360
360 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[25]} {190 ns} 6 {200 ns} 6 0 1 0 361
361 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[24]} {190 ns} 6 {200 ns} 6 0 1 0 362
362 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[22]} {190 ns} 6 {200 ns} 6 0 1 0 363
363 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[18]} {190 ns} 6 {200 ns} 6 0 1 0 364
364 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[16]} {190 ns} 6 {200 ns} 6 0 1 0 365
365 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[10]} {190 ns} 6 {200 ns} 6 0 1 0 366
366 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[8]} {190 ns} 6 {200 ns} 6 0 1 0 367
367 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[4]} {190 ns} 6 {200 ns} 6 0 1 0 368
368 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[1]} {190 ns} 6 {200 ns} 6 0 1 0 369
369 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[0]} {190 ns} 6 {200 ns} 6 0 1 0 378
370 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_valid_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_valid_o\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 373
371 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 372
372 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_pop<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_pop\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 393
373 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_valid_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_valid_o\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 374
374 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_valid\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 375
375 /cv32e40p_if_stage/\\cv32e40p_if_stage/perf_imiss_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/perf_imiss_o\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 376
376 /cv32e40p_if_stage/\\cv32e40p_if_stage/if_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_ready\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 377
377 /cv32e40p_if_stage/\\cv32e40p_if_stage/if_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_valid\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 394
378 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 379
379 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[0]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 380
380 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[1]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 381
381 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[4]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 383
382 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[8]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 384
383 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[10]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 370
384 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[16]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 385
385 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[18]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 386
386 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[22]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 387
387 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[24]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 388
388 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[25]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 389
389 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[26]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 390
390 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[27]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 391
391 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[28]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 392
392 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[30]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 421
393 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/pop_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/pop_i\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 382
394 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_valid_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_valid_i\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 395
395 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/if_valid_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/if_valid_i\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 396
396 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_ready\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 397
397 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {190 ns} 6 {200 ns} 6 2'h2 2'h1 0 398
398 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[1]} {190 ns} 6 {200 ns} 6 1 0 0 399
399 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[0]} {190 ns} 6 {200 ns} 6 0 1 0 253
400 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_valid_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_valid_o\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 401
401 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 402
402 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[30]} {190 ns} 6 {200 ns} 6 0 1 0 403
403 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[28]} {190 ns} 6 {200 ns} 6 0 1 0 404
404 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[27]} {190 ns} 6 {200 ns} 6 0 1 0 405
405 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[26]} {190 ns} 6 {200 ns} 6 0 1 0 406
406 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[25]} {190 ns} 6 {200 ns} 6 0 1 0 407
407 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[24]} {190 ns} 6 {200 ns} 6 0 1 0 408
408 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[22]} {190 ns} 6 {200 ns} 6 0 1 0 409
409 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[18]} {190 ns} 6 {200 ns} 6 0 1 0 410
410 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[16]} {190 ns} 6 {200 ns} 6 0 1 0 411
411 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[10]} {190 ns} 6 {200 ns} 6 0 1 0 412
412 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[8]} {190 ns} 6 {200 ns} 6 0 1 0 413
413 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[4]} {190 ns} 6 {200 ns} 6 0 1 0 414
414 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[1]} {190 ns} 6 {200 ns} 6 0 1 0 415
415 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[0]} {190 ns} 6 {200 ns} 6 0 1 0 417
416 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/update_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/update_state\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 259
417 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/next_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state\\ {190 ns} 6 {200 ns} 6 MISALIGNED32 ALIGNED32 0 416
418 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {190 ns} 6 {200 ns} 6 32'h000000a2 32'h000000a8 0 419
419 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[3]} {190 ns} 6 {200 ns} 6 0 1 0 420
420 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[1]} {190 ns} 6 {200 ns} 6 1 0 0 400
421 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 422
422 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[30]} {190 ns} 6 {200 ns} 6 0 1 0 423
423 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[28]} {190 ns} 6 {200 ns} 6 0 1 0 424
424 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[27]} {190 ns} 6 {200 ns} 6 0 1 0 425
425 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[26]} {190 ns} 6 {200 ns} 6 0 1 0 426
426 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[25]} {190 ns} 6 {200 ns} 6 0 1 0 427
427 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[24]} {190 ns} 6 {200 ns} 6 0 1 0 428
428 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[22]} {190 ns} 6 {200 ns} 6 0 1 0 429
429 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[18]} {190 ns} 6 {200 ns} 6 0 1 0 430
430 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[16]} {190 ns} 6 {200 ns} 6 0 1 0 431
431 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[10]} {190 ns} 6 {200 ns} 6 0 1 0 432
432 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[8]} {190 ns} 6 {200 ns} 6 0 1 0 433
433 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[4]} {190 ns} 6 {200 ns} 6 0 1 0 434
434 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[1]} {190 ns} 6 {200 ns} 6 0 1 0 435
435 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[0]} {190 ns} 6 {200 ns} 6 0 1 0 436
436 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 437
437 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[30]} {190 ns} 6 {200 ns} 6 0 1 0 438
438 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[28]} {190 ns} 6 {200 ns} 6 0 1 0 439
439 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[27]} {190 ns} 6 {200 ns} 6 0 1 0 440
440 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[26]} {190 ns} 6 {200 ns} 6 0 1 0 441
441 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[25]} {190 ns} 6 {200 ns} 6 0 1 0 442
442 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[24]} {190 ns} 6 {200 ns} 6 0 1 0 443
443 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[22]} {190 ns} 6 {200 ns} 6 0 1 0 444
444 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[18]} {190 ns} 6 {200 ns} 6 0 1 0 445
445 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[16]} {190 ns} 6 {200 ns} 6 0 1 0 446
446 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[10]} {190 ns} 6 {200 ns} 6 0 1 0 447
447 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[8]} {190 ns} 6 {200 ns} 6 0 1 0 448
448 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[4]} {190 ns} 6 {200 ns} 6 0 1 0 449
449 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[1]} {190 ns} 6 {200 ns} 6 0 1 0 450
450 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[0]} {190 ns} 6 {200 ns} 6 0 1 0 473
451 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 452
452 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[30]} {190 ns} 6 {200 ns} 6 0 1 0 453
453 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[28]} {190 ns} 6 {200 ns} 6 0 1 0 454
454 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[27]} {190 ns} 6 {200 ns} 6 0 1 0 455
455 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[26]} {190 ns} 6 {200 ns} 6 0 1 0 456
456 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[25]} {190 ns} 6 {200 ns} 6 0 1 0 457
457 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[24]} {190 ns} 6 {200 ns} 6 0 1 0 458
458 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[22]} {190 ns} 6 {200 ns} 6 0 1 0 459
459 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[18]} {190 ns} 6 {200 ns} 6 0 1 0 460
460 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[16]} {190 ns} 6 {200 ns} 6 0 1 0 461
461 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[10]} {190 ns} 6 {200 ns} 6 0 1 0 462
462 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[8]} {190 ns} 6 {200 ns} 6 0 1 0 463
463 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[4]} {190 ns} 6 {200 ns} 6 0 1 0 464
464 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[1]} {190 ns} 6 {200 ns} 6 0 1 0 465
465 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[0]} {190 ns} 6 {200 ns} 6 0 1 0 466
466 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 467
467 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_ready_i\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 468
468 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i\\ {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 469
469 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {190 ns} 6 {200 ns} 6 32'h00000000 32'h5f450513 0 470
470 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[0]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 471
471 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[1]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 472
472 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[4]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 474
473 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[8]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 475
474 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[10]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 484
475 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[16]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 476
476 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[18]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 477
477 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[22]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 478
478 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[24]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 479
479 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[25]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 480
480 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[26]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 481
481 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[27]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 482
482 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[28]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 483
483 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[30]} {190 ns} 6 {200 ns} 6 1'h0 1'h1 0 497
484 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/is_compressed_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/is_compressed_o\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 485
485 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_compressed_int<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_compressed_int\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 496
486 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {190 ns} 6 {200 ns} 6 32'h00010413 32'h5f450513 0 487
487 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[30]} {190 ns} 6 {200 ns} 6 0 1 0 488
488 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[28]} {190 ns} 6 {200 ns} 6 0 1 0 489
489 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[27]} {190 ns} 6 {200 ns} 6 0 1 0 490
490 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[26]} {190 ns} 6 {200 ns} 6 0 1 0 491
491 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[25]} {190 ns} 6 {200 ns} 6 0 1 0 492
492 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[24]} {190 ns} 6 {200 ns} 6 0 1 0 493
493 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[22]} {190 ns} 6 {200 ns} 6 0 1 0 494
494 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[18]} {190 ns} 6 {200 ns} 6 0 1 0 495
495 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[8]} {190 ns} 6 {200 ns} 6 0 1 0 500
496 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/illegal_instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/illegal_instr_o\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 486
497 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 498
498 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\[0]} {190 ns} 6 {200 ns} 6 1 0 0 510
499 /cv32e40p_if_stage/\\cv32e40p_if_stage/illegal_c_insn<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn\\ {190 ns} 6 {200 ns} 6 1'h1 1'h0 0 261
500 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {190 ns} 6 {200 ns} 6 32'h00010413 32'h5f450513 0 501
501 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[30]} {190 ns} 6 {200 ns} 6 0 1 0 502
502 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[28]} {190 ns} 6 {200 ns} 6 0 1 0 503
503 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[27]} {190 ns} 6 {200 ns} 6 0 1 0 504
504 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[26]} {190 ns} 6 {200 ns} 6 0 1 0 505
505 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[25]} {190 ns} 6 {200 ns} 6 0 1 0 506
506 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[24]} {190 ns} 6 {200 ns} 6 0 1 0 507
507 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[22]} {190 ns} 6 {200 ns} 6 0 1 0 508
508 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[18]} {190 ns} 6 {200 ns} 6 0 1 0 509
509 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[8]} {190 ns} 6 {200 ns} 6 0 1 0 499
510 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {200 ns} 6 {210 ns} 7 {32'h00000000 32'h0000d617} {32'h5f450513 32'h0000d517} 0 258
511 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 512
512 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[15]} {200 ns} 6 {210 ns} 7 0 1 0 513
513 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[14]} {200 ns} 6 {210 ns} 7 0 1 0 514
514 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[12]} {200 ns} 6 {210 ns} 7 0 1 0 515
515 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[10]} {200 ns} 6 {210 ns} 7 0 1 0 516
516 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[9]} {200 ns} 6 {210 ns} 7 0 1 0 517
517 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[4]} {200 ns} 6 {210 ns} 7 0 1 0 518
518 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[2]} {200 ns} 6 {210 ns} 7 0 1 0 519
519 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[1]} {200 ns} 6 {210 ns} 7 0 1 0 520
520 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[0]} {200 ns} 6 {210 ns} 7 0 1 0 521
521 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 522
522 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[15]} {200 ns} 6 {210 ns} 7 0 1 0 523
523 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[14]} {200 ns} 6 {210 ns} 7 0 1 0 524
524 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[12]} {200 ns} 6 {210 ns} 7 0 1 0 525
525 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[10]} {200 ns} 6 {210 ns} 7 0 1 0 526
526 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[9]} {200 ns} 6 {210 ns} 7 0 1 0 527
527 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[4]} {200 ns} 6 {210 ns} 7 0 1 0 528
528 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[2]} {200 ns} 6 {210 ns} 7 0 1 0 529
529 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[1]} {200 ns} 6 {210 ns} 7 0 1 0 530
530 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[0]} {200 ns} 6 {210 ns} 7 0 1 0 531
531 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 532
532 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[0]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 533
533 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[1]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 535
534 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[2]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 538
535 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[4]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 536
536 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[9]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 537
537 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[10]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 554
538 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[12]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 539
539 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[14]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 540
540 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[15]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 599
541 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_push_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_push_o\\ {200 ns} 6 {230 ns} 6 1'h1 1'h0 0 931
542 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_push<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_push\\ {200 ns} 6 {230 ns} 6 1'h1 1'h0 0 543
543 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/push_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/push_i\\ {200 ns} 6 {230 ns} 6 1'h1 1'h0 0 937
544 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {200 ns} 6 {220 ns} 7 2'h0 2'h1 0 545
545 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[0]} {200 ns} 6 {220 ns} 7 0 1 0 546
546 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/gate_clock<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/gate_clock\\ {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 745
547 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n\\ {200 ns} 6 {210 ns} 7 1'h1 1'h0 0 548
548 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n\[0]} {200 ns} 6 {210 ns} 7 1 0 0 564
549 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {200 ns} 6 {210 ns} 7 2'h1 2'h0 0 550
550 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[0]} {200 ns} 6 {210 ns} 7 1 0 0 534
551 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {200 ns} 6 {210 ns} 7 32'h000000a6 32'h000000ac 0 552
552 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[3]} {200 ns} 6 {210 ns} 7 0 1 0 553
553 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[1]} {200 ns} 6 {210 ns} 7 1 0 0 661
554 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 555
555 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[15]} {200 ns} 6 {210 ns} 7 0 1 0 556
556 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[14]} {200 ns} 6 {210 ns} 7 0 1 0 557
557 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[12]} {200 ns} 6 {210 ns} 7 0 1 0 558
558 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[10]} {200 ns} 6 {210 ns} 7 0 1 0 559
559 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[9]} {200 ns} 6 {210 ns} 7 0 1 0 560
560 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[4]} {200 ns} 6 {210 ns} 7 0 1 0 561
561 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[2]} {200 ns} 6 {210 ns} 7 0 1 0 562
562 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[1]} {200 ns} 6 {210 ns} 7 0 1 0 563
563 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[0]} {200 ns} 6 {210 ns} 7 0 1 0 572
564 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/next_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state\\ {200 ns} 6 {210 ns} 7 MISALIGNED32 ALIGNED32 0 551
565 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {200 ns} 6 {210 ns} 7 32'h0000009c 32'h000000a4 0 566
566 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[5]} {200 ns} 6 {210 ns} 7 0 1 0 567
567 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[4]} {200 ns} 6 {210 ns} 7 1 0 0 568
568 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {200 ns} 6 {210 ns} 7 1 0 0 671
569 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {200 ns} 6 {210 ns} 7 32'h000000a4 32'h000000a8 0 570
570 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {200 ns} 6 {210 ns} 7 0 1 0 571
571 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[2]} {200 ns} 6 {210 ns} 7 1 0 0 582
572 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {200 ns} 6 {210 ns} 7 16'h0000 16'h5f45 0 573
573 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {200 ns} 6 {210 ns} 7 0 1 0 574
574 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[12]} {200 ns} 6 {210 ns} 7 0 1 0 575
575 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[11]} {200 ns} 6 {210 ns} 7 0 1 0 576
576 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {200 ns} 6 {210 ns} 7 0 1 0 577
577 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {200 ns} 6 {210 ns} 7 0 1 0 578
578 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {200 ns} 6 {210 ns} 7 0 1 0 579
579 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[6]} {200 ns} 6 {210 ns} 7 0 1 0 580
580 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[2]} {200 ns} 6 {210 ns} 7 0 1 0 581
581 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {200 ns} 6 {210 ns} 7 0 1 0 586
582 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q\\ {200 ns} 6 {210 ns} 7 1'h1 1'h0 0 583
583 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q\[0]} {200 ns} 6 {210 ns} 7 1 0 0 624
584 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\\ {200 ns} 6 {220 ns} 7 2'h1 2'h0 0 585
585 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[0]} {200 ns} 6 {220 ns} 7 1 0 0 626
586 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 587
587 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[15]} {200 ns} 6 {210 ns} 7 0 1 0 588
588 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[14]} {200 ns} 6 {210 ns} 7 0 1 0 589
589 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[12]} {200 ns} 6 {210 ns} 7 0 1 0 590
590 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[10]} {200 ns} 6 {210 ns} 7 0 1 0 591
591 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[9]} {200 ns} 6 {210 ns} 7 0 1 0 592
592 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[4]} {200 ns} 6 {210 ns} 7 0 1 0 593
593 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[2]} {200 ns} 6 {210 ns} 7 0 1 0 594
594 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[1]} {200 ns} 6 {210 ns} 7 0 1 0 595
595 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[0]} {200 ns} 6 {210 ns} 7 0 1 0 648
596 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d617 0 650
597 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[0]} {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 598
598 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[1]} {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 600
599 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[2]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 603
600 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[4]} {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 601
601 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[9]} {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 602
602 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[10]} {200 ns} 6 {220 ns} 7 1'h0 1'h1 0 777
603 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[12]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 604
604 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[14]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 605
605 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[15]} {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 609
606 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/is_compressed_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/is_compressed_o\\ {200 ns} 6 {220 ns} 7 1'h1 1'h0 0 607
607 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_compressed_int<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_compressed_int\\ {200 ns} 6 {220 ns} 7 1'h1 1'h0 0 781
608 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/illegal_instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/illegal_instr_o\\ {200 ns} 6 {220 ns} 7 1'h1 1'h0 0 793
609 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {200 ns} 6 {210 ns} 7 32'h00010413 32'h0000d617 0 610
610 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[16]} {200 ns} 6 {210 ns} 7 1 0 0 611
611 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[15]} {200 ns} 6 {210 ns} 7 0 1 0 612
612 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[14]} {200 ns} 6 {210 ns} 7 0 1 0 613
613 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[12]} {200 ns} 6 {210 ns} 7 0 1 0 614
614 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[9]} {200 ns} 6 {210 ns} 7 0 1 0 615
615 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[2]} {200 ns} 6 {210 ns} 7 0 1 0 616
616 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {200 ns} 6 {210 ns} 7 32'h00010413 32'h0000d617 0 617
617 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[16]} {200 ns} 6 {210 ns} 7 1 0 0 618
618 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[15]} {200 ns} 6 {210 ns} 7 0 1 0 619
619 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[14]} {200 ns} 6 {210 ns} 7 0 1 0 620
620 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[12]} {200 ns} 6 {210 ns} 7 0 1 0 621
621 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[9]} {200 ns} 6 {210 ns} 7 0 1 0 622
622 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[2]} {200 ns} 6 {210 ns} 7 0 1 0 678
623 /cv32e40p_if_stage/\\cv32e40p_if_stage/illegal_c_insn<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn\\ {200 ns} 6 {220 ns} 7 1'h1 1'h0 0 785
624 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_valid_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid_id_o\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 565
625 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/empty_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/empty_o\\ {200 ns} 6 {240 ns} 7 1'h0 1'h1 0 1010
626 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\\ {200 ns} 6 {220 ns} 7 2'h1 2'h0 0 627
627 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[0]} {200 ns} 6 {220 ns} 7 1 0 0 700
628 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {200 ns} 6 {210 ns} 7 32'h000000a4 32'h000000a8 0 629
629 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[3]} {200 ns} 6 {210 ns} 7 0 1 0 630
630 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[2]} {200 ns} 6 {210 ns} 7 1 0 0 631
631 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {200 ns} 6 {210 ns} 7 32'h000000a6 32'h000000aa 0 632
632 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[3]} {200 ns} 6 {210 ns} 7 0 1 0 633
633 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[2]} {200 ns} 6 {210 ns} 7 1 0 0 634
634 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {200 ns} 6 {210 ns} 7 32'h000000a8 32'h000000ac 0 635
635 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[2]} {200 ns} 6 {210 ns} 7 0 1 0 636
636 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {200 ns} 6 {210 ns} 7 32'h000000a4 32'h000000a8 0 637
637 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[3]} {200 ns} 6 {210 ns} 7 0 1 0 638
638 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[2]} {200 ns} 6 {210 ns} 7 1 0 0 672
639 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\\ {200 ns} 6 {220 ns} 7 2'h1 2'h0 0 640
640 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[0]} {200 ns} 6 {220 ns} 7 1 0 0 644
641 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_empty<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_empty\\ {200 ns} 6 {240 ns} 7 1'h0 1'h1 0 642
642 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i\\ {200 ns} 6 {240 ns} 7 1'h0 1'h1 0 643
643 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_valid\\ {200 ns} 6 {240 ns} 7 1'h1 1'h0 0 1031
644 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\\ {200 ns} 6 {220 ns} 7 2'h1 2'h0 0 645
645 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[0]} {200 ns} 6 {220 ns} 7 1'h1 1'h0 0 646
646 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\\ {200 ns} 6 {220 ns} 7 2'h1 2'h0 0 647
647 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[0]} {200 ns} 6 {220 ns} 7 1 0 0 544
648 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o\\ {200 ns} 6 {210 ns} 7 1'h1 1'h0 0 649
649 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_pop<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_pop\\ {200 ns} 6 {210 ns} 7 1'h1 1'h0 0 596
650 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/pop_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/pop_i\\ {200 ns} 6 {210 ns} 7 1'h1 1'h0 0 549
651 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d517 0 652
652 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[15]} {200 ns} 6 {210 ns} 7 0 1 0 653
653 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[14]} {200 ns} 6 {210 ns} 7 0 1 0 654
654 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[12]} {200 ns} 6 {210 ns} 7 0 1 0 655
655 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[10]} {200 ns} 6 {210 ns} 7 0 1 0 656
656 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[8]} {200 ns} 6 {210 ns} 7 0 1 0 657
657 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[4]} {200 ns} 6 {210 ns} 7 0 1 0 658
658 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[2]} {200 ns} 6 {210 ns} 7 0 1 0 659
659 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[1]} {200 ns} 6 {210 ns} 7 0 1 0 660
660 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[0]} {200 ns} 6 {210 ns} 7 0 1 0 547
661 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\\ {200 ns} 6 {210 ns} 7 32'h00000000 32'h0000d517 0 662
662 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[15]} {200 ns} 6 {210 ns} 7 0 1 0 663
663 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[14]} {200 ns} 6 {210 ns} 7 0 1 0 664
664 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[12]} {200 ns} 6 {210 ns} 7 0 1 0 665
665 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[10]} {200 ns} 6 {210 ns} 7 0 1 0 666
666 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[8]} {200 ns} 6 {210 ns} 7 0 1 0 667
667 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[4]} {200 ns} 6 {210 ns} 7 0 1 0 668
668 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[2]} {200 ns} 6 {210 ns} 7 0 1 0 669
669 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[1]} {200 ns} 6 {210 ns} 7 0 1 0 670
670 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[0]} {200 ns} 6 {210 ns} 7 0 1 0 676
671 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_valid_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 628
672 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/trans_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_valid\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 673
673 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/count_up<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_up\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 674
674 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_valid_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 675
675 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 651
676 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/instr_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_req_o\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 677
677 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_req_o\\ {200 ns} 6 {210 ns} 7 1'h0 1'h1 0 511
678 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {210 ns} 7 {220 ns} 7 {32'h62860613 32'h62860613} {32'h5f450513 32'h0000d517} 0 679
679 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\\ {210 ns} 7 {220 ns} 7 {32'h00000000 32'h62860613} {32'h5f450513 32'h0000d517} 0 697
680 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {210 ns} 7 {220 ns} 7 32'h000000a6 32'h000000ac 0 681
681 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {210 ns} 7 {220 ns} 7 0 1 0 682
682 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[1]} {210 ns} 7 {220 ns} 7 1 0 0 683
683 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state\\ {210 ns} 7 {220 ns} 7 MISALIGNED32 ALIGNED32 0 684
684 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q\\ {210 ns} 7 {220 ns} 7 1'h1 1'h0 0 685
685 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q\[0]} {210 ns} 7 {220 ns} 7 1 0 0 584
686 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {210 ns} 7 {230 ns} 6 2'h0 2'h1 0 687
687 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[0]} {210 ns} 7 {230 ns} 6 0 1 0 914
688 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {210 ns} 7 {220 ns} 7 32'h00010413 32'h0000d617 0 689
689 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[16]} {210 ns} 7 {220 ns} 7 1 0 0 690
690 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[15]} {210 ns} 7 {220 ns} 7 0 1 0 691
691 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[14]} {210 ns} 7 {220 ns} 7 0 1 0 692
692 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[12]} {210 ns} 7 {220 ns} 7 0 1 0 693
693 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[9]} {210 ns} 7 {220 ns} 7 0 1 0 694
694 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[2]} {210 ns} 7 {220 ns} 7 0 1 0 802
695 /cv32e40p_if_stage/\\cv32e40p_if_stage/is_compressed_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_compressed_id_o\\ {210 ns} 7 {230 ns} 6 1'h1 1'h0 0 696
696 /cv32e40p_if_stage/\\cv32e40p_if_stage/illegal_c_insn_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn_id_o\\ {210 ns} 7 {230 ns} 6 1'h1 1'h0 0 813
697 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {210 ns} 7 {220 ns} 7 32'h000000a4 32'h000000a8 0 698
698 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {210 ns} 7 {220 ns} 7 0 1 0 699
699 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[2]} {210 ns} 7 {220 ns} 7 1 0 0 752
700 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {210 ns} 7 {220 ns} 7 32'h000000a6 32'h000000ac 0 701
701 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[3]} {210 ns} 7 {220 ns} 7 0 1 0 702
702 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[1]} {210 ns} 7 {220 ns} 7 1 0 0 703
703 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {210 ns} 7 {220 ns} 7 32'h000000a8 32'h000000ae 0 704
704 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[2]} {210 ns} 7 {220 ns} 7 0 1 0 705
705 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[1]} {210 ns} 7 {220 ns} 7 0 1 0 706
706 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {210 ns} 7 {220 ns} 7 32'h000000aa 32'h000000b0 0 707
707 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[4]} {210 ns} 7 {220 ns} 7 0 1 0 708
708 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[3]} {210 ns} 7 {220 ns} 7 1 0 0 709
709 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[1]} {210 ns} 7 {220 ns} 7 1 0 0 754
710 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {210 ns} 7 {220 ns} 7 32'h000000a6 32'h000000ac 0 711
711 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[3]} {210 ns} 7 {220 ns} 7 0 1 0 712
712 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[1]} {210 ns} 7 {220 ns} 7 1 0 0 639
713 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\\ {210 ns} 7 {230 ns} 6 32'h62860613 32'h0000d517 0 714
714 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[30]} {210 ns} 7 {230 ns} 6 1 0 0 715
715 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[29]} {210 ns} 7 {230 ns} 6 1 0 0 716
716 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[25]} {210 ns} 7 {230 ns} 6 1 0 0 717
717 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[23]} {210 ns} 7 {230 ns} 6 1 0 0 718
718 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[18]} {210 ns} 7 {230 ns} 6 1 0 0 719
719 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[17]} {210 ns} 7 {230 ns} 6 1 0 0 720
720 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[15]} {210 ns} 7 {230 ns} 6 0 1 0 721
721 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[14]} {210 ns} 7 {230 ns} 6 0 1 0 722
722 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[12]} {210 ns} 7 {230 ns} 6 0 1 0 723
723 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[9]} {210 ns} 7 {230 ns} 6 1 0 0 724
724 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[8]} {210 ns} 7 {230 ns} 6 0 1 0 725
725 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[2]} {210 ns} 7 {230 ns} 6 0 1 0 935
726 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/next_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state\\ {210 ns} 7 {220 ns} 7 MISALIGNED16 ALIGNED32 0 727
727 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {210 ns} 7 {220 ns} 7 32'h000000a8 32'h000000b0 0 728
728 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[4]} {210 ns} 7 {220 ns} 7 0 1 0 729
729 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[3]} {210 ns} 7 {220 ns} 7 1 0 0 758
730 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/aligner_ready_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_o\\ {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 726
731 /cv32e40p_if_stage/\\cv32e40p_if_stage/aligner_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_ready\\ {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 762
732 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\\ {210 ns} 7 {230 ns} 6 32'h62860613 32'h0000d517 0 733
733 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[30]} {210 ns} 7 {230 ns} 6 1 0 0 734
734 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[29]} {210 ns} 7 {230 ns} 6 1 0 0 735
735 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[25]} {210 ns} 7 {230 ns} 6 1 0 0 736
736 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[23]} {210 ns} 7 {230 ns} 6 1 0 0 737
737 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[18]} {210 ns} 7 {230 ns} 6 1 0 0 738
738 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[17]} {210 ns} 7 {230 ns} 6 1 0 0 739
739 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[15]} {210 ns} 7 {230 ns} 6 0 1 0 740
740 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[14]} {210 ns} 7 {230 ns} 6 0 1 0 741
741 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[12]} {210 ns} 7 {230 ns} 6 0 1 0 742
742 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[9]} {210 ns} 7 {230 ns} 6 1 0 0 743
743 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[8]} {210 ns} 7 {230 ns} 6 0 1 0 744
744 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[2]} {210 ns} 7 {230 ns} 6 0 1 0 939
745 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {210 ns} 7 {220 ns} 7 32'h62860000 32'h62860613 0 746
746 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[10]} {210 ns} 7 {220 ns} 7 0 1 0 747
747 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[9]} {210 ns} 7 {220 ns} 7 0 1 0 748
748 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[4]} {210 ns} 7 {220 ns} 7 0 1 0 749
749 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[1]} {210 ns} 7 {220 ns} 7 0 1 0 750
750 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[0]} {210 ns} 7 {220 ns} 7 0 1 0 730
751 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_ready\\ {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 688
752 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\\ {210 ns} 7 {220 ns} 7 32'h000000a8 32'h000000ac 0 753
753 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[2]} {210 ns} 7 {220 ns} 7 0 1 0 680
754 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 755
755 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[4]} {210 ns} 7 {220 ns} 7 0 1 0 756
756 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[3]} {210 ns} 7 {220 ns} 7 1 0 0 757
757 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[2]} {210 ns} 7 {220 ns} 7 1 0 0 710
758 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 759
759 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\[4]} {210 ns} 7 {220 ns} 7 0 1 0 760
760 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\[3]} {210 ns} 7 {220 ns} 7 1 0 0 761
761 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\[2]} {210 ns} 7 {220 ns} 7 1 0 0 773
762 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {210 ns} 7 {220 ns} 7 32'h62860000 32'h62860613 0 763
763 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[10]} {210 ns} 7 {220 ns} 7 0 1 0 764
764 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[9]} {210 ns} 7 {220 ns} 7 0 1 0 765
765 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[4]} {210 ns} 7 {220 ns} 7 0 1 0 766
766 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[1]} {210 ns} 7 {220 ns} 7 0 1 0 767
767 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[0]} {210 ns} 7 {220 ns} 7 0 1 0 770
768 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_ready_i\\ {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 769
769 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i\\ {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 789
770 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {210 ns} 7 {220 ns} 7 32'h62860000 32'h62860613 0 597
771 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {210 ns} 7 {220 ns} 7 2'h2 2'h0 0 772
772 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[1]} {210 ns} 7 {220 ns} 7 1 0 0 820
773 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 774
774 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\[4]} {210 ns} 7 {220 ns} 7 0 1 0 775
775 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\[3]} {210 ns} 7 {220 ns} 7 1 0 0 776
776 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\[2]} {210 ns} 7 {220 ns} 7 1 0 0 731
777 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 778
778 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[2]} {210 ns} 7 {220 ns} 7 1'h1 1'h0 0 779
779 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[3]} {210 ns} 7 {220 ns} 7 1'h1 1'h0 0 780
780 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[4]} {210 ns} 7 {220 ns} 7 1'h0 1'h1 0 606
781 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 782
782 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\[4]} {210 ns} 7 {220 ns} 7 0 1 0 783
783 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\[3]} {210 ns} 7 {220 ns} 7 1 0 0 784
784 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\[2]} {210 ns} 7 {220 ns} 7 1 0 0 608
785 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 786
786 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\[4]} {210 ns} 7 {220 ns} 7 0 1 0 787
787 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\[3]} {210 ns} 7 {220 ns} 7 1 0 0 788
788 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\[2]} {210 ns} 7 {220 ns} 7 1 0 0 768
789 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\\ {210 ns} 7 {220 ns} 7 32'h000000ac 32'h000000b0 0 790
790 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\[4]} {210 ns} 7 {220 ns} 7 0 1 0 791
791 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\[3]} {210 ns} 7 {220 ns} 7 1 0 0 792
792 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\[2]} {210 ns} 7 {220 ns} 7 1 0 0 771
793 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {210 ns} 7 {220 ns} 7 32'h00010413 32'h62860613 0 794
794 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[30]} {210 ns} 7 {220 ns} 7 0 1 0 795
795 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[29]} {210 ns} 7 {220 ns} 7 0 1 0 796
796 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[25]} {210 ns} 7 {220 ns} 7 0 1 0 797
797 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[23]} {210 ns} 7 {220 ns} 7 0 1 0 798
798 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[18]} {210 ns} 7 {220 ns} 7 0 1 0 799
799 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[17]} {210 ns} 7 {220 ns} 7 0 1 0 800
800 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[16]} {210 ns} 7 {220 ns} 7 1 0 0 801
801 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[9]} {210 ns} 7 {220 ns} 7 0 1 0 751
802 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {210 ns} 7 {220 ns} 7 32'h00010413 32'h62860613 0 803
803 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[30]} {210 ns} 7 {220 ns} 7 0 1 0 804
804 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[29]} {210 ns} 7 {220 ns} 7 0 1 0 805
805 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[25]} {210 ns} 7 {220 ns} 7 0 1 0 806
806 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[23]} {210 ns} 7 {220 ns} 7 0 1 0 807
807 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[18]} {210 ns} 7 {220 ns} 7 0 1 0 808
808 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[17]} {210 ns} 7 {220 ns} 7 0 1 0 809
809 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[16]} {210 ns} 7 {220 ns} 7 1 0 0 810
810 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[9]} {210 ns} 7 {220 ns} 7 0 1 0 623
811 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {220 ns} 7 {230 ns} 6 {32'h45818e09 32'h62860613} {32'h5f450513 32'h0000d517} 0 827
812 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\\ {220 ns} 7 {240 ns} 7 {32'h45818e09 32'h62860613} {32'h5f450513 32'h0000d517} 0 996
813 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {220 ns} 7 {230 ns} 6 32'h000000a6 32'h000000ac 0 814
814 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {220 ns} 7 {230 ns} 6 0 1 0 815
815 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[1]} {220 ns} 7 {230 ns} 6 1 0 0 825
816 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\\ {220 ns} 7 {230 ns} 6 32'h000000ac 32'h000000b0 0 817
817 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[4]} {220 ns} 7 {230 ns} 6 0 1 0 818
818 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[3]} {220 ns} 7 {230 ns} 6 1 0 0 819
819 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[2]} {220 ns} 7 {230 ns} 6 1 0 0 839
820 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {220 ns} 7 {230 ns} 6 32'h000000a8 32'h000000b0 0 821
821 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[4]} {220 ns} 7 {230 ns} 6 0 1 0 822
822 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {220 ns} 7 {230 ns} 6 1 0 0 823
823 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state\\ {220 ns} 7 {230 ns} 6 MISALIGNED16 ALIGNED32 0 824
824 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/aligner_ready_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_q\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 686
825 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\\ {220 ns} 7 {230 ns} 6 2'h2 2'h0 0 826
826 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[1]} {220 ns} 7 {230 ns} 6 1 0 0 811
827 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/full_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/full_o\\ {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 828
828 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\\ {220 ns} 7 {230 ns} 6 2'h2 2'h0 0 829
829 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[1]} {220 ns} 7 {230 ns} 6 1 0 0 853
830 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {220 ns} 7 {230 ns} 6 32'h000000a8 32'h000000b0 0 831
831 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[4]} {220 ns} 7 {230 ns} 6 0 1 0 832
832 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[3]} {220 ns} 7 {230 ns} 6 1 0 0 833
833 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {220 ns} 7 {230 ns} 6 32'h000000aa 32'h000000b2 0 834
834 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[4]} {220 ns} 7 {230 ns} 6 0 1 0 835
835 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[3]} {220 ns} 7 {230 ns} 6 1 0 0 836
836 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {220 ns} 7 {230 ns} 6 32'h000000ac 32'h000000b4 0 837
837 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[4]} {220 ns} 7 {230 ns} 6 0 1 0 838
838 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[3]} {220 ns} 7 {230 ns} 6 1 0 0 841
839 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 840
840 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[2]} {220 ns} 7 {230 ns} 6 0 1 0 881
841 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {220 ns} 7 {230 ns} 6 32'h000000a8 32'h000000b0 0 842
842 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[4]} {220 ns} 7 {230 ns} 6 0 1 0 843
843 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[3]} {220 ns} 7 {230 ns} 6 1 0 0 855
844 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\\ {220 ns} 7 {230 ns} 6 2'h2 2'h0 0 845
845 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[1]} {220 ns} 7 {230 ns} 6 1 0 0 846
846 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_full<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_full\\ {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 856
847 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\\ {220 ns} 7 {230 ns} 6 2'h2 2'h0 0 848
848 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[1]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 849
849 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\\ {220 ns} 7 {230 ns} 6 2'h2 2'h0 0 850
850 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[1]} {220 ns} 7 {230 ns} 6 1 0 0 857
851 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_valid_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 852
852 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/trans_valid<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_valid\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 854
853 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/busy_o\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 830
854 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/count_up<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_up\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 858
855 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/busy_o\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 844
856 /cv32e40p_if_stage/\\cv32e40p_if_stage/prefetch_busy<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_busy\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 847
857 /cv32e40p_if_stage/\\cv32e40p_if_stage/if_busy_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_busy_o\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 713
858 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_valid_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 1176
859 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 1131
860 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {220 ns} 7 {230 ns} 6 2'h3 2'h1 0 861
861 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[1]} {220 ns} 7 {230 ns} 6 1 0 0 876
862 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 863
863 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[29]} {220 ns} 7 {230 ns} 6 1 0 0 864
864 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[26]} {220 ns} 7 {230 ns} 6 0 1 0 865
865 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[25]} {220 ns} 7 {230 ns} 6 1 0 0 866
866 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[24]} {220 ns} 7 {230 ns} 6 0 1 0 867
867 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[18]} {220 ns} 7 {230 ns} 6 1 0 0 868
868 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[17]} {220 ns} 7 {230 ns} 6 1 0 0 869
869 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[16]} {220 ns} 7 {230 ns} 6 0 1 0 870
870 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[15]} {220 ns} 7 {230 ns} 6 0 1 0 871
871 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[11]} {220 ns} 7 {230 ns} 6 0 1 0 872
872 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[4]} {220 ns} 7 {230 ns} 6 1 0 0 873
873 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[3]} {220 ns} 7 {230 ns} 6 0 1 0 874
874 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[1]} {220 ns} 7 {230 ns} 6 1 0 0 875
875 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/next_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state\\ {220 ns} 7 {230 ns} 6 ALIGNED32 MISALIGNED32 0 816
876 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {220 ns} 7 {230 ns} 6 32'h000000ac 32'h000000b2 0 877
877 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[4]} {220 ns} 7 {230 ns} 6 0 1 0 878
878 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[3]} {220 ns} 7 {230 ns} 6 1 0 0 879
879 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[2]} {220 ns} 7 {230 ns} 6 1 0 0 880
880 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[1]} {220 ns} 7 {230 ns} 6 0 1 0 732
881 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 882
882 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\[2]} {220 ns} 7 {230 ns} 6 0 1 0 885
883 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 884
884 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\[2]} {220 ns} 7 {230 ns} 6 0 1 0 903
885 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 886
886 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[29]} {220 ns} 7 {230 ns} 6 1 0 0 887
887 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[26]} {220 ns} 7 {230 ns} 6 0 1 0 888
888 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[25]} {220 ns} 7 {230 ns} 6 1 0 0 889
889 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[24]} {220 ns} 7 {230 ns} 6 0 1 0 890
890 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[18]} {220 ns} 7 {230 ns} 6 1 0 0 891
891 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[17]} {220 ns} 7 {230 ns} 6 1 0 0 892
892 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[16]} {220 ns} 7 {230 ns} 6 0 1 0 893
893 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[15]} {220 ns} 7 {230 ns} 6 0 1 0 894
894 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[11]} {220 ns} 7 {230 ns} 6 0 1 0 895
895 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[4]} {220 ns} 7 {230 ns} 6 1 0 0 896
896 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[3]} {220 ns} 7 {230 ns} 6 0 1 0 897
897 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[1]} {220 ns} 7 {230 ns} 6 1 0 0 900
898 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/instr_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_req_o\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 899
899 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_req_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_req_o\\ {220 ns} 7 {240 ns} 7 1'h0 1'h1 0 1152
900 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 901
901 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[1]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 978
902 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[4]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 979
903 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 904
904 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[2]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 907
905 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/is_compressed_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/is_compressed_o\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 906
906 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_compressed_int<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_compressed_int\\ {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 909
907 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 908
908 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\[2]} {220 ns} 7 {230 ns} 6 0 1 0 928
909 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h40a60633 0 910
910 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[29]} {220 ns} 7 {230 ns} 6 1 0 0 911
911 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[25]} {220 ns} 7 {230 ns} 6 1 0 0 912
912 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[21]} {220 ns} 7 {230 ns} 6 0 1 0 913
913 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[5]} {220 ns} 7 {230 ns} 6 0 1 0 923
914 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {220 ns} 7 {230 ns} 6 32'h00010413 32'h62860613 0 915
915 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[30]} {220 ns} 7 {230 ns} 6 0 1 0 916
916 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[29]} {220 ns} 7 {230 ns} 6 0 1 0 917
917 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[25]} {220 ns} 7 {230 ns} 6 0 1 0 918
918 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[23]} {220 ns} 7 {230 ns} 6 0 1 0 919
919 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[18]} {220 ns} 7 {230 ns} 6 0 1 0 920
920 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[17]} {220 ns} 7 {230 ns} 6 0 1 0 921
921 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[16]} {220 ns} 7 {230 ns} 6 1 0 0 922
922 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[9]} {220 ns} 7 {230 ns} 6 0 1 0 695
923 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h40a60633 0 924
924 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[29]} {220 ns} 7 {230 ns} 6 1 0 0 925
925 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[25]} {220 ns} 7 {230 ns} 6 1 0 0 926
926 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[21]} {220 ns} 7 {230 ns} 6 0 1 0 927
927 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[5]} {220 ns} 7 {230 ns} 6 0 1 0 883
928 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 929
929 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\[2]} {220 ns} 7 {230 ns} 6 0 1 0 541
930 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o\\ {220 ns} 7 {240 ns} 7 1'h1 1'h0 0 933
931 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\\ {220 ns} 7 {230 ns} 6 32'h000000b0 32'h000000b4 0 932
932 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\[2]} {220 ns} 7 {230 ns} 6 0 1 0 542
933 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_pop<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_pop\\ {220 ns} 7 {240 ns} 7 1'h1 1'h0 0 1151
934 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/pop_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/pop_i\\ {220 ns} 7 {240 ns} 7 1'h1 1'h0 0 1174
935 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\\ {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 936
936 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\[0]} {220 ns} 7 {230 ns} 6 1 0 0 860
937 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {220 ns} 7 {230 ns} 6 2'h1 2'h0 0 938
938 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[0]} {220 ns} 7 {230 ns} 6 1 0 0 1009
939 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 940
940 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[29]} {220 ns} 7 {230 ns} 6 1 0 0 941
941 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[26]} {220 ns} 7 {230 ns} 6 0 1 0 942
942 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[25]} {220 ns} 7 {230 ns} 6 1 0 0 943
943 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[24]} {220 ns} 7 {230 ns} 6 0 1 0 944
944 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[18]} {220 ns} 7 {230 ns} 6 1 0 0 945
945 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[17]} {220 ns} 7 {230 ns} 6 1 0 0 946
946 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[16]} {220 ns} 7 {230 ns} 6 0 1 0 947
947 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[15]} {220 ns} 7 {230 ns} 6 0 1 0 948
948 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[11]} {220 ns} 7 {230 ns} 6 0 1 0 949
949 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[4]} {220 ns} 7 {230 ns} 6 1 0 0 950
950 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[3]} {220 ns} 7 {230 ns} 6 0 1 0 951
951 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[1]} {220 ns} 7 {230 ns} 6 1 0 0 952
952 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 953
953 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[29]} {220 ns} 7 {230 ns} 6 1 0 0 954
954 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[26]} {220 ns} 7 {230 ns} 6 0 1 0 955
955 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[25]} {220 ns} 7 {230 ns} 6 1 0 0 956
956 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[24]} {220 ns} 7 {230 ns} 6 0 1 0 957
957 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[18]} {220 ns} 7 {230 ns} 6 1 0 0 958
958 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[17]} {220 ns} 7 {230 ns} 6 1 0 0 959
959 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[16]} {220 ns} 7 {230 ns} 6 0 1 0 960
960 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[15]} {220 ns} 7 {230 ns} 6 0 1 0 961
961 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[11]} {220 ns} 7 {230 ns} 6 0 1 0 962
962 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[4]} {220 ns} 7 {230 ns} 6 1 0 0 963
963 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[3]} {220 ns} 7 {230 ns} 6 0 1 0 964
964 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[1]} {220 ns} 7 {230 ns} 6 1 0 0 965
965 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\\ {220 ns} 7 {230 ns} 6 32'h62860613 32'h45818e09 0 966
966 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[1]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 967
967 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[3]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 968
968 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[4]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 969
969 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[11]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 970
970 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[15]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 971
971 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[16]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 972
972 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[17]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 973
973 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[18]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 974
974 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[24]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 975
975 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[25]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 976
976 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[26]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 977
977 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[29]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 862
978 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[3]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 902
979 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[11]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 980
980 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[15]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 981
981 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[16]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 982
982 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[17]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 983
983 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[18]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 984
984 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[24]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 985
985 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[25]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 986
986 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[26]} {220 ns} 7 {230 ns} 6 1'h0 1'h1 0 987
987 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[29]} {220 ns} 7 {230 ns} 6 1'h1 1'h0 0 905
988 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {230 ns} 6 {240 ns} 7 32'h000000ac 32'h000000b2 0 989
989 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[4]} {230 ns} 6 {240 ns} 7 0 1 0 990
990 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {230 ns} 6 {240 ns} 7 1 0 0 991
991 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[2]} {230 ns} 6 {240 ns} 7 1 0 0 992
992 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[1]} {230 ns} 6 {240 ns} 7 0 1 0 993
993 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state\\ {230 ns} 6 {240 ns} 7 ALIGNED32 MISALIGNED32 0 1118
994 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {230 ns} 6 {240 ns} 7 2'h3 2'h1 0 995
995 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[1]} {230 ns} 6 {240 ns} 7 1 0 0 988
996 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {230 ns} 6 {240 ns} 7 32'h62860613 32'h40a60633 0 997
997 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[29]} {230 ns} 6 {240 ns} 7 1 0 0 998
998 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[25]} {230 ns} 6 {240 ns} 7 1 0 0 999
999 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[21]} {230 ns} 6 {240 ns} 7 0 1 0 1000
1000 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[5]} {230 ns} 6 {240 ns} 7 0 1 0 1001
1001 /cv32e40p_if_stage/\\cv32e40p_if_stage/is_compressed_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_compressed_id_o\\ {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1002
1002 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {230 ns} 6 {240 ns} 7 32'h000000a8 32'h000000b0 0 1003
1003 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1004
1004 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 994
1005 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1012
1006 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q\[0]} {230 ns} 6 {240 ns} 7 1 0 0 1234
1007 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\\ {230 ns} 6 {240 ns} 7 2'h1 2'h0 0 1126
1008 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q\[0]} {230 ns} 6 {240 ns} 7 1 0 0 1239
1009 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {230 ns} 6 {240 ns} 7 {32'h45818e09 32'h05172541} {32'h5f450513 32'h05172541} 0 812
1010 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\\ {230 ns} 6 {240 ns} 7 2'h1 2'h0 0 1029
1011 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o\[0]} {230 ns} 6 {240 ns} 7 1 0 0 1034
1012 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\\ {230 ns} 6 {240 ns} 7 32'h000000ac 32'h000000b2 0 1017
1013 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1014
1014 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1015
1015 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[2]} {230 ns} 6 {240 ns} 7 1 0 0 1016
1016 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o\[1]} {230 ns} 6 {240 ns} 7 0 1 0 1105
1017 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\\ {230 ns} 6 {240 ns} 7 32'h000000ae 32'h000000b4 0 1021
1018 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1019
1019 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1020
1020 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus2<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2\[1]} {230 ns} 6 {240 ns} 7 1 0 0 1022
1021 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b6 0 1024
1022 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[2]} {230 ns} 6 {240 ns} 7 0 1 0 1023
1023 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_plus4<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4\[1]} {230 ns} 6 {240 ns} 7 0 1 0 1054
1024 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\\ {230 ns} 6 {240 ns} 7 32'h000000ac 32'h000000b2 0 1104
1025 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1026
1026 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1027
1027 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[2]} {230 ns} 6 {240 ns} 7 1 0 0 1028
1028 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_if_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o\[1]} {230 ns} 6 {240 ns} 7 0 1 0 1205
1029 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\\ {230 ns} 6 {240 ns} 7 2'h1 2'h0 0 641
1030 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt\[0]} {230 ns} 6 {240 ns} 7 1 0 0 1175
1031 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\\ {230 ns} 6 {240 ns} 7 2'h1 2'h0 0 1032
1032 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i\[0]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1033
1033 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\\ {230 ns} 6 {240 ns} 7 2'h1 2'h0 0 851
1034 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked\[0]} {230 ns} 6 {240 ns} 7 1 0 0 1130
1035 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h0000d517 0 1057
1036 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1037
1037 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[26]} {230 ns} 6 {240 ns} 7 1 0 0 1038
1038 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[24]} {230 ns} 6 {240 ns} 7 1 0 0 1039
1039 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1040
1040 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[16]} {230 ns} 6 {240 ns} 7 1 0 0 1041
1041 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[14]} {230 ns} 6 {240 ns} 7 0 1 0 1042
1042 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[12]} {230 ns} 6 {240 ns} 7 0 1 0 1043
1043 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1044
1044 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1045
1045 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1046
1046 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1047
1047 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1048
1048 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[2]} {230 ns} 6 {240 ns} 7 0 1 0 1049
1049 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o\[1]} {230 ns} 6 {240 ns} 7 0 1 0 1011
1050 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\\ {230 ns} 6 {240 ns} 7 2'h2 2'h1 0 1035
1051 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[1]} {230 ns} 6 {240 ns} 7 1 0 0 1052
1052 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt\[0]} {230 ns} 6 {240 ns} 7 0 1 0 1220
1053 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\\ {230 ns} 6 {240 ns} 7 32'h000000ae 32'h000000b4 0 1133
1054 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1055
1055 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1056
1056 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n\[1]} {230 ns} 6 {240 ns} 7 1 0 0 1223
1057 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h0000d517 0 1173
1058 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1059
1059 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[26]} {230 ns} 6 {240 ns} 7 1 0 0 1060
1060 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[24]} {230 ns} 6 {240 ns} 7 1 0 0 1061
1061 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1062
1062 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[16]} {230 ns} 6 {240 ns} 7 1 0 0 1063
1063 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[14]} {230 ns} 6 {240 ns} 7 0 1 0 1064
1064 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[12]} {230 ns} 6 {240 ns} 7 0 1 0 1065
1065 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1066
1066 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1067
1067 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1068
1068 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1069
1069 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1070
1070 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[2]} {230 ns} 6 {240 ns} 7 0 1 0 1071
1071 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata\[1]} {230 ns} 6 {240 ns} 7 0 1 0 1030
1072 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05172541 0 1085
1073 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1074
1074 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1075
1075 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[20]} {230 ns} 6 {240 ns} 7 0 1 0 1076
1076 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[18]} {230 ns} 6 {240 ns} 7 0 1 0 1077
1077 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[17]} {230 ns} 6 {240 ns} 7 0 1 0 1078
1078 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[15]} {230 ns} 6 {240 ns} 7 1 0 0 1079
1079 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[13]} {230 ns} 6 {240 ns} 7 0 1 0 1080
1080 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1081
1081 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1082
1082 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1083
1083 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[6]} {230 ns} 6 {240 ns} 7 0 1 0 1084
1084 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1164
1085 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05172541 0 1098
1086 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1087
1087 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1088
1088 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[20]} {230 ns} 6 {240 ns} 7 0 1 0 1089
1089 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[18]} {230 ns} 6 {240 ns} 7 0 1 0 1090
1090 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[17]} {230 ns} 6 {240 ns} 7 0 1 0 1091
1091 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[15]} {230 ns} 6 {240 ns} 7 1 0 0 1092
1092 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[13]} {230 ns} 6 {240 ns} 7 0 1 0 1093
1093 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1094
1094 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1095
1095 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1096
1096 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[6]} {230 ns} 6 {240 ns} 7 0 1 0 1097
1097 {/cv32e40p_if_stage/\cv32e40p_if_stage/fetch_rdata<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1215
1098 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05172541 0 1099
1099 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[3]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1178
1100 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[11]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1101
1101 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[15]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1102
1102 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[17]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1180
1103 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[18]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 859
1104 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05174581 0 1117
1105 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1106
1106 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1107
1107 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[20]} {230 ns} 6 {240 ns} 7 0 1 0 1108
1108 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[18]} {230 ns} 6 {240 ns} 7 0 1 0 1109
1109 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[17]} {230 ns} 6 {240 ns} 7 0 1 0 1110
1110 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[15]} {230 ns} 6 {240 ns} 7 1 0 0 1111
1111 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[14]} {230 ns} 6 {240 ns} 7 0 1 0 1112
1112 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1113
1113 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1114
1114 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1115
1115 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[7]} {230 ns} 6 {240 ns} 7 0 1 0 1116
1116 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/instr_aligned_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1237
1117 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/next_state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state\\ {230 ns} 6 {240 ns} 7 MISALIGNED32 MISALIGNED16 0 1053
1118 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {230 ns} 6 {240 ns} 7 16'h6286 16'h4581 0 1119
1119 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[13]} {230 ns} 6 {240 ns} 7 1 0 0 1120
1120 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[10]} {230 ns} 6 {240 ns} 7 0 1 0 1121
1121 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1122
1122 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1123
1123 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[2]} {230 ns} 6 {240 ns} 7 1 0 0 1124
1124 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[1]} {230 ns} 6 {240 ns} 7 1 0 0 1125
1125 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[0]} {230 ns} 6 {240 ns} 7 0 1 0 1005
1126 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\\ {230 ns} 6 {240 ns} 7 32'h000000ac 32'h000000b4 0 1129
1127 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[4]} {230 ns} 6 {240 ns} 7 0 1 0 1128
1128 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1051
1129 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 625
1130 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1127
1131 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 1163
1132 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1058
1133 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/aligner_ready_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_o\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1050
1134 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05174581 0 1072
1135 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1136
1136 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1137
1137 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[20]} {230 ns} 6 {240 ns} 7 0 1 0 1138
1138 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[18]} {230 ns} 6 {240 ns} 7 0 1 0 1139
1139 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[17]} {230 ns} 6 {240 ns} 7 0 1 0 1140
1140 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[15]} {230 ns} 6 {240 ns} 7 1 0 0 1141
1141 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[14]} {230 ns} 6 {240 ns} 7 0 1 0 1142
1142 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[11]} {230 ns} 6 {240 ns} 7 1 0 0 1143
1143 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1144
1144 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1145
1145 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[7]} {230 ns} 6 {240 ns} 7 0 1 0 1146
1146 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_aligned<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned\[3]} {230 ns} 6 {240 ns} 7 1 0 0 1086
1147 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\\ {230 ns} 6 {240 ns} 7 32'h45818e09 32'h05174581 0 1148
1148 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[3]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1185
1149 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[11]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1188
1150 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[15]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1153
1151 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[17]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1198
1152 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[18]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1183
1153 /cv32e40p_if_stage/compressed_decoder_i/\\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\\ {230 ns} 6 {240 ns} 7 32'h40a60633 32'h00000593 0 1191
1154 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1155
1155 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1156
1156 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[21]} {230 ns} 6 {240 ns} 7 1 0 0 1157
1157 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[18]} {230 ns} 6 {240 ns} 7 1 0 0 1158
1158 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[17]} {230 ns} 6 {240 ns} 7 1 0 0 1159
1159 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1160
1160 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1161
1161 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[7]} {230 ns} 6 {240 ns} 7 0 1 0 1162
1162 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o\[5]} {230 ns} 6 {240 ns} 7 1 0 0 1244
1163 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\\ {230 ns} 6 {240 ns} 7 32'h40a60633 32'h00000593 0 1194
1164 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[30]} {230 ns} 6 {240 ns} 7 1 0 0 1165
1165 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[23]} {230 ns} 6 {240 ns} 7 1 0 0 1166
1166 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[21]} {230 ns} 6 {240 ns} 7 1 0 0 1167
1167 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[18]} {230 ns} 6 {240 ns} 7 1 0 0 1168
1168 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[17]} {230 ns} 6 {240 ns} 7 1 0 0 1169
1169 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[9]} {230 ns} 6 {240 ns} 7 1 0 0 1170
1170 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[8]} {230 ns} 6 {240 ns} 7 0 1 0 1171
1171 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[7]} {230 ns} 6 {240 ns} 7 0 1 0 1172
1172 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_decompressed<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed\[5]} {230 ns} 6 {240 ns} 7 1 0 0 1135
1173 /cv32e40p_if_stage/\\cv32e40p_if_stage/aligner_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_ready\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1134
1174 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 898
1175 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/trans_addr<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1193
1176 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[6]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1179
1177 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[8]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1236
1178 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[9]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1100
1179 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[13]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1103
1180 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[20]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1181
1181 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[23]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1182
1182 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[30]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1147
1183 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 1189
1184 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[3]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1242
1185 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[7]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1186
1186 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[8]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1187
1187 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[9]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1149
1188 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[14]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1150
1189 /cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 1192
1190 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1184
1191 /cv32e40p_if_stage/\\cv32e40p_if_stage/fetch_ready<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_ready\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1007
1192 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 1196
1193 {/cv32e40p_if_stage/prefetch_buffer_i/\cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1073
1194 /cv32e40p_if_stage/prefetch_buffer_i/\\cv32e40p_if_stage/prefetch_buffer_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_ready_i\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1195
1195 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i\\ {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 930
1196 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\\ {230 ns} 6 {240 ns} 7 32'h000000b0 32'h000000b8 0 1154
1197 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_addr_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o\[3]} {230 ns} 6 {240 ns} 7 0 1 0 1224
1198 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[20]} {230 ns} 6 {240 ns} 7 1'h0 1'h1 0 1199
1199 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[23]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 1200
1200 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[30]} {230 ns} 6 {240 ns} 7 1'h1 1'h0 0 934
1201 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\\ {240 ns} 7 {240 ns} 7 {32'h05130000 32'h05130000} {32'h05130000 32'h05172541} 0 1008
1202 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n\[0]} {240 ns} 7 {240 ns} 7 32'hXXXXXXXX 32'hXXXXXXXX 0 1204
1203 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\\ {240 ns} 7 {240 ns} 7 {32'h45818e09 32'h05130000} {32'h5f450513 32'h05172541} 0 1201
1204 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q\[0]} {240 ns} 7 {240 ns} 7 32'hXXXXXXXX 32'hXXXXXXXX 0 1235
1205 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\\ {240 ns} 7 {240 ns} 7 32'h40a60633 32'h00000593 0 1197
1206 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[30]} {240 ns} 7 {240 ns} 7 1 0 0 1207
1207 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[23]} {240 ns} 7 {240 ns} 7 1 0 0 1208
1208 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[21]} {240 ns} 7 {240 ns} 7 1 0 0 1209
1209 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[18]} {240 ns} 7 {240 ns} 7 1 0 0 1210
1210 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[17]} {240 ns} 7 {240 ns} 7 1 0 0 1211
1211 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[9]} {240 ns} 7 {240 ns} 7 1 0 0 1212
1212 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[8]} {240 ns} 7 {240 ns} 7 0 1 0 1213
1213 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[7]} {240 ns} 7 {240 ns} 7 0 1 0 1214
1214 {/cv32e40p_if_stage/\cv32e40p_if_stage/instr_rdata_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o\[5]} {240 ns} 7 {240 ns} 7 1 0 0 1216
1215 /cv32e40p_if_stage/\\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\\ {240 ns} 7 {240 ns} 7 32'h000000ac 32'h000000b2 0 1025
1216 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[4]} {240 ns} 7 {240 ns} 7 0 1 0 1217
1217 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[3]} {240 ns} 7 {240 ns} 7 1 0 0 1218
1218 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[2]} {240 ns} 7 {240 ns} 7 1 0 0 1219
1219 {/cv32e40p_if_stage/\cv32e40p_if_stage/pc_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o\[1]} {240 ns} 7 {240 ns} 7 0 1 0 1202
1220 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {240 ns} 7 {240 ns} 7 2'h2 2'h1 0 1132
1221 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[1]} {240 ns} 7 {240 ns} 7 1 0 0 1222
1222 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[0]} {240 ns} 7 {240 ns} 7 0 1 0 0
1223 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\\ {240 ns} 7 {240 ns} 7 32'h000000ae 32'h000000b4 0 1228
1224 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[4]} {240 ns} 7 {240 ns} 7 0 1 0 1225
1225 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[3]} {240 ns} 7 {240 ns} 7 1 0 0 1226
1226 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/pc_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q\[1]} {240 ns} 7 {240 ns} 7 1 0 0 1229
1227 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/state<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state\\ {240 ns} 7 {240 ns} 7 MISALIGNED32 MISALIGNED16 0 1013
1228 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\\ {240 ns} 7 {240 ns} 7 16'h4581 16'h0517 0 1227
1229 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[14]} {240 ns} 7 {240 ns} 7 1 0 0 1230
1230 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[7]} {240 ns} 7 {240 ns} 7 1 0 0 1231
1231 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[4]} {240 ns} 7 {240 ns} 7 0 1 0 1232
1232 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[2]} {240 ns} 7 {240 ns} 7 0 1 0 1233
1233 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/r_instr_h<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h\[1]} {240 ns} 7 {240 ns} 7 0 1 0 1206
1234 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\\ {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1036
1235 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n\[0]} {240 ns} 7 {240 ns} 7 0 1 0 1240
1236 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[0]} {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1190
1237 {/cv32e40p_if_stage/aligner_i/\cv32e40p_if_stage/aligner_i/fetch_rdata_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i\[10]} {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1177
1238 /cv32e40p_if_stage/aligner_i/\\cv32e40p_if_stage/aligner_i/aligner_ready_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_q\\ {240 ns} 7 {240 ns} 7 1'h1 1'h0 0 1018
1239 /cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\\ {240 ns} 7 {240 ns} 7 2'h2 2'h1 0 1006
1240 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[1]} {240 ns} 7 {240 ns} 7 1 0 0 1241
1241 {/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/\cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n\[0]} {240 ns} 7 {240 ns} 7 0 1 0 1221
1242 {/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/\cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i\[2]} {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1203
1243 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[6]} {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1238
1244 {/cv32e40p_if_stage/compressed_decoder_i/\cv32e40p_if_stage/compressed_decoder_i/instr_i<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i\[13]} {240 ns} 7 {240 ns} 7 1'h0 1'h1 0 1243

