0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sim_1/new/project_screentest.sv,1586635347,systemVerilog,,,,project_screentest;selfcheck_nopause,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/ALU.sv,1582671031,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/adder.sv,,ALU,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/adder.sv,1579556067,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/addsub.sv,,adder,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/addsub.sv,1579558966,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/comparator.sv,,addsub,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/comparator.sv,1579727146,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/new/controller.sv,,comparator,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/fulladder.sv,1579286958,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/logical.sv,,fulladder,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/keyboard.sv,1581482756,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/logical.sv,,keyboard,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/logical.sv,1579729458,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/memIO.sv,,logical,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/mips.sv,1585944727,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/ram_module.sv,,mips,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/ram_module.sv,1586561974,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/ram_module_2port.sv,,ram_module,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/rom_module.sv,1585797083,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/shifter.sv,,rom_module,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/shifter.sv,1579564152,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/top.sv,,shifter,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/vgadisplaydriver.sv,1586635158,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/vgatimer.sv,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/display640x480.vh,vgadisplaydriver,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/vgatimer.sv,1580935013,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/xycounter.sv,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/display640x480.vh,vgatimer,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/xycounter.sv,1580943035,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sim_1/new/project_screentest.sv,,xycounter,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd,1581484100,vhdl,,,,adxl362ctrl,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources/AccelArithmetics.vhd,1581484100,vhdl,,,,accelarithmetics,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources/AccelerometerCtl.vhd,1581484100,vhdl,,,,accelerometerctl,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources/SPI_If.vhd,1581484100,vhdl,,,,spi_if,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources/accelerometer.sv,1581484304,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/adder.sv,,accelerometer,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/imports/new/datapath.sv,1585949588,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/fulladder.sv,,datapath,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/new/controller.sv,1585947181,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/imports/new/datapath.sv,,controller,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/new/register_file.sv,1585945668,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/rom_module.sv,,register_file,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/display640x480.vh,1586390573,verilog,,,,,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/memIO.sv,1586637235,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/mips.sv,,memIO,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/ram_module_2port.sv,1586562142,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/sources_1/new/register_file.sv,,ram_module_2port,,,../../../../final_project.srcs/sources_1/new,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/new/top.sv,1586566073,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/final_project/final_project.srcs/sources_1/imports/new/vgadisplaydriver.sv,,top,,,../../../../final_project.srcs/sources_1/new,,,,,
