

================================================================
== Vitis HLS Report for 'time_img'
================================================================
* Date:           Tue May 11 21:01:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aapv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1048600|  1048600|  10.486 ms|  10.486 ms|  1048601|  1048601|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |  1048598|  1048598|        24|          1|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     273|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     273|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U2      |sitofp_32ns_32_6_no_dsp_1      |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_89_p2                 |         +|   0|  0|  28|          21|           1|
    |ap_block_state24_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_io               |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_95_p2                |      icmp|   0|  0|  14|          21|          22|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          50|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter23  |   9|          2|    1|          2|
    |avg_TDATA_blk_n           |   9|          2|    1|          2|
    |cnt_TDATA_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_71     |   9|          2|   21|         42|
    |res_TDATA_blk_n           |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  74|         16|   27|         56|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |avg_read_reg_119          |  32|   0|   32|          0|
    |cnt_read_reg_124          |  32|   0|   32|          0|
    |conv_reg_129              |  32|   0|   32|          0|
    |icmp_ln32_reg_115         |   1|   0|    1|          0|
    |indvar_flatten_reg_71     |  21|   0|   21|          0|
    |avg_read_reg_119          |  64|  32|   32|          0|
    |icmp_ln32_reg_115         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 273|  64|  178|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_none|      time_img|  return value|
|ap_rst_n    |   in|    1|  ap_ctrl_none|      time_img|  return value|
|avg_TDATA   |   in|   32|          axis|           avg|       pointer|
|avg_TVALID  |   in|    1|          axis|           avg|       pointer|
|avg_TREADY  |  out|    1|          axis|           avg|       pointer|
|cnt_TDATA   |   in|   32|          axis|           cnt|       pointer|
|cnt_TVALID  |   in|    1|          axis|           cnt|       pointer|
|cnt_TREADY  |  out|    1|          axis|           cnt|       pointer|
|res_TDATA   |  out|   32|          axis|           res|       pointer|
|res_TVALID  |  out|    1|          axis|           res|       pointer|
|res_TREADY  |   in|    1|          axis|           res|       pointer|
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 26 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %avg, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %avg"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [aapv.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 0, void, i21 %add_ln32, void %.split2" [aapv.cpp:32]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.22ns)   --->   "%add_ln32 = add i21 %indvar_flatten, i21 1" [aapv.cpp:32]   --->   Operation 37 'add' 'add_ln32' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln32 = icmp_eq  i21 %indvar_flatten, i21 1048576" [aapv.cpp:32]   --->   Operation 39 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split2, void" [aapv.cpp:32]   --->   Operation 40 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%avg_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %avg" [aapv.cpp:34]   --->   Operation 41 'read' 'avg_read' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cnt_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %cnt" [aapv.cpp:34]   --->   Operation 42 'read' 'cnt_read' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 43 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 43 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 44 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 44 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 45 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 45 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 46 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 46 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 47 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 47 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 48 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %cnt_read" [aapv.cpp:34]   --->   Operation 48 'sitofp' 'conv' <Predicate = (!icmp_ln32)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %avg_read" [aapv.cpp:34]   --->   Operation 49 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 50 [16/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 50 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 51 [15/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 51 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 52 [14/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 52 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 53 [13/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 53 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 54 [12/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 54 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 55 [11/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 55 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 56 [10/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 56 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 57 [9/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 57 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 58 [8/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 58 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 59 [7/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 59 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 60 [6/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 60 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 61 [5/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 61 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 62 [4/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 62 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 63 [3/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 63 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 64 [2/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 64 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 65 [1/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln34, i32 %conv" [aapv.cpp:34]   --->   Operation 65 'fdiv' 'div' <Predicate = (!icmp_ln32)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %div" [aapv.cpp:34]   --->   Operation 66 'bitcast' 'bitcast_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 67 [2/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %bitcast_ln34_1" [aapv.cpp:34]   --->   Operation 67 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [aapv.cpp:33]   --->   Operation 71 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 72 [1/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %bitcast_ln34_1" [aapv.cpp:34]   --->   Operation 72 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 26 <SV = 2> <Delay = 0.00>
ST_26 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [aapv.cpp:38]   --->   Operation 74 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ avg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cnt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
br_ln32           (br               ) [ 011111111111111111111111110]
indvar_flatten    (phi              ) [ 001000000000000000000000000]
add_ln32          (add              ) [ 011111111111111111111111110]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000]
icmp_ln32         (icmp             ) [ 001111111111111111111111110]
br_ln32           (br               ) [ 000000000000000000000000000]
avg_read          (read             ) [ 001111111100000000000000000]
cnt_read          (read             ) [ 001111111000000000000000000]
conv              (sitofp           ) [ 001000000111111111111111100]
bitcast_ln34      (bitcast          ) [ 001000000011111111111111100]
div               (fdiv             ) [ 000000000000000000000000000]
bitcast_ln34_1    (bitcast          ) [ 001000000000000000000000010]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln33 (specloopname     ) [ 000000000000000000000000000]
write_ln34        (write            ) [ 000000000000000000000000000]
br_ln0            (br               ) [ 011111111111111111111111110]
ret_ln38          (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="avg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cnt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="avg_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cnt_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/24 "/>
</bind>
</comp>

<comp id="71" class="1005" name="indvar_flatten_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="21" slack="1"/>
<pin id="73" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="indvar_flatten_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="21" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln32_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="21" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln32_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="21" slack="0"/>
<pin id="97" dir="0" index="1" bw="21" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="bitcast_ln34_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="7"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="bitcast_ln34_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_1/24 "/>
</bind>
</comp>

<comp id="110" class="1005" name="add_ln32_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="21" slack="0"/>
<pin id="112" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="115" class="1005" name="icmp_ln32_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="119" class="1005" name="avg_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="7"/>
<pin id="121" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="avg_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="cnt_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="conv_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="134" class="1005" name="bitcast_ln34_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34 "/>
</bind>
</comp>

<comp id="139" class="1005" name="bitcast_ln34_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="93"><net_src comp="75" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="75" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="108"><net_src comp="82" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="113"><net_src comp="89" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="118"><net_src comp="95" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="52" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="127"><net_src comp="58" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="132"><net_src comp="86" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="137"><net_src comp="101" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="142"><net_src comp="105" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {25 }
 - Input state : 
	Port: time_img : avg | {2 }
	Port: time_img : cnt | {2 }
  - Chain level:
	State 1
	State 2
		add_ln32 : 1
		icmp_ln32 : 1
		br_ln32 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		div : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		bitcast_ln34_1 : 1
		write_ln34 : 2
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |    add_ln32_fu_89   |    0    |    28   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln32_fu_95   |    0    |    14   |
|----------|---------------------|---------|---------|
|   read   | avg_read_read_fu_52 |    0    |    0    |
|          | cnt_read_read_fu_58 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_64   |    0    |    0    |
|----------|---------------------|---------|---------|
|   fdiv   |      grp_fu_82      |    0    |    0    |
|----------|---------------------|---------|---------|
|  sitofp  |      grp_fu_86      |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    42   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln32_reg_110   |   21   |
|   avg_read_reg_119   |   32   |
|bitcast_ln34_1_reg_139|   32   |
| bitcast_ln34_reg_134 |   32   |
|   cnt_read_reg_124   |   32   |
|     conv_reg_129     |   32   |
|   icmp_ln32_reg_115  |    1   |
| indvar_flatten_reg_71|   21   |
+----------------------+--------+
|         Total        |   203  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_82    |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  3.176  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   203  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   203  |   60   |
+-----------+--------+--------+--------+
