// Seed: 2002981218
module module_0 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wire id_9,
    output tri0 id_10,
    output tri id_11,
    input wand id_12,
    output tri0 id_13,
    output uwire id_14,
    input tri0 id_15
    , id_29,
    output wor id_16,
    input tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input supply1 id_20,
    output tri1 id_21,
    input tri1 id_22,
    input tri id_23,
    output supply0 id_24,
    output tri0 id_25,
    output supply1 id_26,
    output tri1 id_27
);
  wire id_30;
  wire id_31;
  assign id_26 = id_9;
  wire id_32;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4
    , id_12,
    output tri1 id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9,
    output tri1 id_10
);
  wire id_13;
  wire id_14;
  module_0(
      id_8,
      id_4,
      id_6,
      id_0,
      id_5,
      id_9,
      id_6,
      id_8,
      id_10,
      id_2,
      id_10,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_2,
      id_6,
      id_9,
      id_8,
      id_6,
      id_5,
      id_6,
      id_1
  );
endmodule
