INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/eigth_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eigth_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/sixteen_bit_adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_adder_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/sixteen_bit_adder_subtractorTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_adder_subtractorTest
