{"vcs1":{"timestamp_begin":1759466794.157040019, "rt":0.78, "ut":0.30, "st":0.13}}
{"vcselab":{"timestamp_begin":1759466794.992342054, "rt":0.54, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1759466795.571313899, "rt":0.18, "ut":0.10, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759466793.877177435}
{"VCS_COMP_START_TIME": 1759466793.877177435}
{"VCS_COMP_END_TIME": 1759466796.488343672}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 368588}}
{"vcselab": {"peak_mem": 229972}}
