$date
	Thu May 12 22:13:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # pgt $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # pgt $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1!
1"
#10
0!
0"
#15
1!
1"
#20
0"
1$
#25
1"
#30
0"
#35
1"
#40
0!
0"
0#
#45
1"
#50
0"
