{
  "module_name": "cc_host_regs.h",
  "hash_id": "bd5804e923a9a23942981c13b324675f24fb6d34df7a40306be8db02a50700d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/ccree/cc_host_regs.h",
  "human_readable_source": " \n \n\n#ifndef __CC_HOST_H__\n#define __CC_HOST_H__\n\n\n\n\n\n\n \n#define CC_HOST_IRR_REG_OFFSET\t0xA00UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_0_INT_BIT_SHIFT\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_0_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SHIFT\t0x2UL\n#define CC_HOST_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_1_INT_BIT_SHIFT\t0x3UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_1_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_2_INT_BIT_SHIFT\t0x4UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_2_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_3_INT_BIT_SHIFT\t0x5UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_3_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_4_INT_BIT_SHIFT\t0x6UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_4_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_5_INT_BIT_SHIFT\t0x7UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_5_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_AXI_ERR_INT_BIT_SHIFT\t0x8UL\n#define CC_HOST_IRR_AXI_ERR_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_6_INT_BIT_SHIFT\t0x9UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_6_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_7_INT_BIT_SHIFT\t0xAUL\n#define CC_HOST_IRR_REE_OP_ABORTED_AES_7_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_GPR0_BIT_SHIFT\t0xBUL\n#define CC_HOST_IRR_GPR0_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_0_INT_BIT_SHIFT\t0xCUL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_0_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_1_INT_BIT_SHIFT\t0xDUL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_1_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_2_INT_BIT_SHIFT\t0xEUL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_2_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_3_INT_BIT_SHIFT\t0xFUL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_3_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_4_INT_BIT_SHIFT\t0x10UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_4_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_5_INT_BIT_SHIFT\t0x11UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_5_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_6_INT_BIT_SHIFT\t0x12UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_6_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_DSCRPTR_WATERMARK_INT_BIT_SHIFT\t0x13UL\n#define CC_HOST_IRR_DSCRPTR_WATERMARK_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_7_INT_BIT_SHIFT\t0x14UL\n#define CC_HOST_IRR_REE_OP_ABORTED_SM_7_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_IRR_AXIM_COMP_INT_BIT_SHIFT\t0x17UL\n#define CC_HOST_IRR_AXIM_COMP_INT_BIT_SIZE\t0x1UL\n#define CC_HOST_SEP_SRAM_THRESHOLD_REG_OFFSET\t0xA10UL\n#define CC_HOST_SEP_SRAM_THRESHOLD_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_SEP_SRAM_THRESHOLD_VALUE_BIT_SIZE\t0xCUL\n\n \n#define CC_HOST_IMR_REG_OFFSET\t0x0A04UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_0_MASK_BIT_SHIFT\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_0_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_DSCRPTR_COMPLETION_MASK_BIT_SHIFT\t0x2UL\n#define CC_HOST_IMR_DSCRPTR_COMPLETION_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_1_MASK_BIT_SHIFT\t0x3UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_1_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_2_MASK_BIT_SHIFT\t0x4UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_2_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_3_MASK_BIT_SHIFT\t0x5UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_3_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_4_MASK_BIT_SHIFT\t0x6UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_4_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_5_MASK_BIT_SHIFT\t0x7UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_5_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_AXI_ERR_MASK_BIT_SHIFT\t0x8UL\n#define CC_HOST_IMR_AXI_ERR_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_6_MASK_BIT_SHIFT\t0x9UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_6_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_7_MASK_BIT_SHIFT\t0xAUL\n#define CC_HOST_IMR_REE_OP_ABORTED_AES_7_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_GPR0_BIT_SHIFT\t0xBUL\n#define CC_HOST_IMR_GPR0_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_0_MASK_BIT_SHIFT\t0xCUL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_0_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_1_MASK_BIT_SHIFT\t0xDUL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_1_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_2_MASK_BIT_SHIFT\t0xEUL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_2_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_3_MASK_BIT_SHIFT\t0xFUL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_3_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_4_MASK_BIT_SHIFT\t0x10UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_4_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_5_MASK_BIT_SHIFT\t0x11UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_5_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_6_MASK_BIT_SHIFT\t0x12UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_6_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_DSCRPTR_WATERMARK_MASK0_BIT_SHIFT\t0x13UL\n#define CC_HOST_IMR_DSCRPTR_WATERMARK_MASK0_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_7_MASK_BIT_SHIFT\t0x14UL\n#define CC_HOST_IMR_REE_OP_ABORTED_SM_7_MASK_BIT_SIZE\t0x1UL\n#define CC_HOST_IMR_AXIM_COMP_INT_MASK_BIT_SHIFT\t0x17UL\n#define CC_HOST_IMR_AXIM_COMP_INT_MASK_BIT_SIZE\t0x1UL\n\n \n#define CC_HOST_ICR_REG_OFFSET\t0xA08UL\n#define CC_HOST_ICR_DSCRPTR_COMPLETION_BIT_SHIFT\t0x2UL\n#define CC_HOST_ICR_DSCRPTR_COMPLETION_BIT_SIZE\t0x1UL\n#define CC_HOST_ICR_AXI_ERR_CLEAR_BIT_SHIFT\t0x8UL\n#define CC_HOST_ICR_AXI_ERR_CLEAR_BIT_SIZE\t0x1UL\n#define CC_HOST_ICR_GPR_INT_CLEAR_BIT_SHIFT\t0xBUL\n#define CC_HOST_ICR_GPR_INT_CLEAR_BIT_SIZE\t0x1UL\n#define CC_HOST_ICR_DSCRPTR_WATERMARK_QUEUE0_CLEAR_BIT_SHIFT\t0x13UL\n#define CC_HOST_ICR_DSCRPTR_WATERMARK_QUEUE0_CLEAR_BIT_SIZE\t0x1UL\n#define CC_HOST_ICR_AXIM_COMP_INT_CLEAR_BIT_SHIFT\t0x17UL\n#define CC_HOST_ICR_AXIM_COMP_INT_CLEAR_BIT_SIZE\t0x1UL\n#define CC_NVM_IS_IDLE_REG_OFFSET       0x0A10UL\n#define CC_NVM_IS_IDLE_VALUE_BIT_SHIFT  0x0UL\n#define CC_NVM_IS_IDLE_VALUE_BIT_SIZE   0x1UL\n#define CC_SECURITY_DISABLED_REG_OFFSET\t\t0x0A1CUL\n#define CC_SECURITY_DISABLED_VALUE_BIT_SHIFT\t0x0UL\n#define CC_SECURITY_DISABLED_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_SIGNATURE_712_REG_OFFSET\t0xA24UL\n#define CC_HOST_SIGNATURE_630_REG_OFFSET\t0xAC8UL\n#define CC_HOST_SIGNATURE_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_SIGNATURE_VALUE_BIT_SIZE\t0x20UL\n#define CC_HOST_BOOT_REG_OFFSET\t0xA28UL\n#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SHIFT\t0x0UL\n#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SHIFT\t0x1UL\n#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SHIFT\t0x2UL\n#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SHIFT\t0x3UL\n#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SHIFT\t0x5UL\n#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SHIFT\t0x6UL\n#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SIZE\t0x3UL\n#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SHIFT\t0x9UL\n#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SHIFT\t0xAUL\n#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SHIFT\t0xBUL\n#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SHIFT\t0xCUL\n#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SHIFT\t0xDUL\n#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SHIFT\t0xEUL\n#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SHIFT\t0xFUL\n#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SHIFT\t0x10UL\n#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SHIFT\t0x11UL\n#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SHIFT\t0x12UL\n#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SHIFT\t0x13UL\n#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SHIFT\t0x14UL\n#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SHIFT\t0x15UL\n#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SHIFT\t0x16UL\n#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SHIFT\t0x17UL\n#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SHIFT\t0x18UL\n#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SHIFT\t0x19UL\n#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SHIFT\t0x1AUL\n#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SHIFT\t0x1BUL\n#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SHIFT\t0x1CUL\n#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SHIFT\t0x1DUL\n#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SHIFT\t0x1EUL\n#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SIZE\t0x1UL\n#define CC_HOST_VERSION_712_REG_OFFSET\t0xA40UL\n#define CC_HOST_VERSION_630_REG_OFFSET\t0xAD8UL\n#define CC_HOST_VERSION_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_VERSION_VALUE_BIT_SIZE\t0x20UL\n#define CC_HOST_KFDE0_VALID_REG_OFFSET\t0xA60UL\n#define CC_HOST_KFDE0_VALID_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_KFDE0_VALID_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_KFDE1_VALID_REG_OFFSET\t0xA64UL\n#define CC_HOST_KFDE1_VALID_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_KFDE1_VALID_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_KFDE2_VALID_REG_OFFSET\t0xA68UL\n#define CC_HOST_KFDE2_VALID_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_KFDE2_VALID_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_KFDE3_VALID_REG_OFFSET\t0xA6CUL\n#define CC_HOST_KFDE3_VALID_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_KFDE3_VALID_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_GPR0_REG_OFFSET\t0xA70UL\n#define CC_HOST_GPR0_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_GPR0_VALUE_BIT_SIZE\t0x20UL\n#define CC_GPR_HOST_REG_OFFSET\t0xA74UL\n#define CC_GPR_HOST_VALUE_BIT_SHIFT\t0x0UL\n#define CC_GPR_HOST_VALUE_BIT_SIZE\t0x20UL\n#define CC_HOST_POWER_DOWN_EN_REG_OFFSET\t0xA78UL\n#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SHIFT\t0x0UL\n#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REG_OFFSET\t0x0A7CUL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SHIFT\t0x0UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SHIFT\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SHIFT\t0x2UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SHIFT\t0x3UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SHIFT\t0x4UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SHIFT\t0x5UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SHIFT\t0x6UL\n#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SIZE\t0x1UL\n#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SHIFT\t0x7UL\n#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SIZE\t0x1UL\n\n\n\n#define CC_PERIPHERAL_ID_4_REG_OFFSET\t0x0FD0UL\n#define CC_PERIPHERAL_ID_4_VALUE_BIT_SHIFT\t0x0UL\n#define CC_PERIPHERAL_ID_4_VALUE_BIT_SIZE\t0x4UL\n#define CC_PIDRESERVED0_REG_OFFSET\t0x0FD4UL\n#define CC_PIDRESERVED1_REG_OFFSET\t0x0FD8UL\n#define CC_PIDRESERVED2_REG_OFFSET\t0x0FDCUL\n#define CC_PERIPHERAL_ID_0_REG_OFFSET\t0x0FE0UL\n#define CC_PERIPHERAL_ID_0_VALUE_BIT_SHIFT\t0x0UL\n#define CC_PERIPHERAL_ID_0_VALUE_BIT_SIZE\t0x8UL\n#define CC_PERIPHERAL_ID_1_REG_OFFSET\t0x0FE4UL\n#define CC_PERIPHERAL_ID_1_PART_1_BIT_SHIFT\t0x0UL\n#define CC_PERIPHERAL_ID_1_PART_1_BIT_SIZE\t0x4UL\n#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SHIFT\t0x4UL\n#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SIZE\t0x4UL\n#define CC_PERIPHERAL_ID_2_REG_OFFSET\t0x0FE8UL\n#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SHIFT\t0x0UL\n#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SIZE\t0x3UL\n#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SHIFT\t0x3UL\n#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SIZE\t0x1UL\n#define CC_PERIPHERAL_ID_2_REVISION_BIT_SHIFT\t0x4UL\n#define CC_PERIPHERAL_ID_2_REVISION_BIT_SIZE\t0x4UL\n#define CC_PERIPHERAL_ID_3_REG_OFFSET\t0x0FECUL\n#define CC_PERIPHERAL_ID_3_CMOD_BIT_SHIFT\t0x0UL\n#define CC_PERIPHERAL_ID_3_CMOD_BIT_SIZE\t0x4UL\n#define CC_PERIPHERAL_ID_3_REVAND_BIT_SHIFT\t0x4UL\n#define CC_PERIPHERAL_ID_3_REVAND_BIT_SIZE\t0x4UL\n#define CC_COMPONENT_ID_0_REG_OFFSET\t0x0FF0UL\n#define CC_COMPONENT_ID_0_VALUE_BIT_SHIFT\t0x0UL\n#define CC_COMPONENT_ID_0_VALUE_BIT_SIZE\t0x8UL\n#define CC_COMPONENT_ID_1_REG_OFFSET\t0x0FF4UL\n#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SHIFT\t0x0UL\n#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SIZE\t0x4UL\n#define CC_COMPONENT_ID_1_CLASS_BIT_SHIFT\t0x4UL\n#define CC_COMPONENT_ID_1_CLASS_BIT_SIZE\t0x4UL\n#define CC_COMPONENT_ID_2_REG_OFFSET\t0x0FF8UL\n#define CC_COMPONENT_ID_2_VALUE_BIT_SHIFT\t0x0UL\n#define CC_COMPONENT_ID_2_VALUE_BIT_SIZE\t0x8UL\n#define CC_COMPONENT_ID_3_REG_OFFSET\t0x0FFCUL\n#define CC_COMPONENT_ID_3_VALUE_BIT_SHIFT\t0x0UL\n#define CC_COMPONENT_ID_3_VALUE_BIT_SIZE\t0x8UL\n\n\n\n#define CC_SRAM_DATA_REG_OFFSET\t0xF00UL\n#define CC_SRAM_DATA_VALUE_BIT_SHIFT\t0x0UL\n#define CC_SRAM_DATA_VALUE_BIT_SIZE\t0x20UL\n#define CC_SRAM_ADDR_REG_OFFSET\t0xF04UL\n#define CC_SRAM_ADDR_VALUE_BIT_SHIFT\t0x0UL\n#define CC_SRAM_ADDR_VALUE_BIT_SIZE\t0xFUL\n#define CC_SRAM_DATA_READY_REG_OFFSET\t0xF08UL\n#define CC_SRAM_DATA_READY_VALUE_BIT_SHIFT\t0x0UL\n#define CC_SRAM_DATA_READY_VALUE_BIT_SIZE\t0x1UL\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}