

================================================================
== Vitis HLS Report for 'heat_3d'
================================================================
* Date:           Mon May  5 03:23:55 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        heat_3d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.498 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1869761|  1869761|  9.349 ms|  9.349 ms|  1869762|  1869762|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                            |                                                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48  |heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4  |    23370|    23370|  0.117 ms|  0.117 ms|  23370|  23370|       no|
        |grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56  |heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7  |    23370|    23370|  0.117 ms|  0.117 ms|  23370|  23370|       no|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |  1869760|  1869760|     46744|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    17|     5323|     4733|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      342|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    17|     5336|     5098|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U13                                      |dadddsub_64ns_64ns_64_5_full_dsp_1                                |        0|   3|   457|   698|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U14                                      |dadddsub_64ns_64ns_64_5_full_dsp_1                                |        0|   3|   457|   698|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U15                                      |dadddsub_64ns_64ns_64_5_full_dsp_1                                |        0|   3|   457|   698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U16                                           |dmul_64ns_64ns_64_5_max_dsp_1                                     |        0|   8|   312|   109|    0|
    |grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48  |heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4  |        0|   0|  1820|  1265|    0|
    |grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56  |heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7  |        0|   0|  1820|  1265|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                       |                                                                  |        0|  17|  5323|  4733|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |t_3_fu_78_p2        |         +|   0|  0|  13|           6|           1|
    |icmp_ln11_fu_72_p2  |      icmp|   0|  0|  10|           6|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|          12|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  14|          3|   13|         39|
    |A_ce0              |  14|          3|    1|          3|
    |A_ce1              |   9|          2|    1|          2|
    |A_we0              |   9|          2|    1|          2|
    |B_address0         |  14|          3|   13|         39|
    |B_ce0              |  14|          3|    1|          3|
    |B_ce1              |   9|          2|    1|          2|
    |B_we0              |   9|          2|    1|          2|
    |ap_NS_fsm          |  31|          6|    1|          6|
    |grp_fu_103_ce      |  14|          3|    1|          3|
    |grp_fu_103_opcode  |  14|          3|    2|          6|
    |grp_fu_103_p0      |  14|          3|   64|        192|
    |grp_fu_103_p1      |  14|          3|   64|        192|
    |grp_fu_107_ce      |  14|          3|    1|          3|
    |grp_fu_107_opcode  |  14|          3|    2|          6|
    |grp_fu_107_p0      |  14|          3|   64|        192|
    |grp_fu_107_p1      |  14|          3|   64|        192|
    |grp_fu_111_ce      |  14|          3|    1|          3|
    |grp_fu_111_p0      |  14|          3|   64|        192|
    |grp_fu_111_p1      |  14|          3|   64|        192|
    |grp_fu_99_ce       |  14|          3|    1|          3|
    |grp_fu_99_opcode   |  14|          3|    2|          6|
    |grp_fu_99_p0       |  14|          3|   64|        192|
    |grp_fu_99_p1       |  14|          3|   64|        192|
    |t_fu_44            |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 342|         73|  561|       1676|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                          | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                |  5|   0|    5|          0|
    |grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |t_fu_44                                                                                  |  6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                    | 13|   0|   13|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       heat_3d|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       heat_3d|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       heat_3d|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       heat_3d|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       heat_3d|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       heat_3d|  return value|
|tsteps      |   in|   32|     ap_none|        tsteps|        scalar|
|n           |   in|   32|     ap_none|             n|        scalar|
|A_address0  |  out|   13|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   13|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
|B_address0  |  out|   13|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|   64|   ap_memory|             B|         array|
|B_q0        |   in|   64|   ap_memory|             B|         array|
|B_address1  |  out|   13|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   64|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

