Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 14:06:04 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  649         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (517)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (517)
---------------------------------
 There are 517 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.096        0.000                      0                11455        0.098        0.000                      0                11455        3.870        0.000                       0                  4156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.096        0.000                      0                11455        0.098        0.000                      0                11455        3.870        0.000                       0                  4156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 4.055ns (51.405%)  route 3.833ns (48.595%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.410 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.675 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.675    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_137
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 4.050ns (51.374%)  route 3.833ns (48.626%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.410 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.670 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.670    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_135
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 3.990ns (51.001%)  route 3.833ns (48.999%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.410 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.610 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.610    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_136
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 3.971ns (50.882%)  route 3.833ns (49.118%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.410 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.591 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.591    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_138
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.957ns (50.793%)  route 3.833ns (49.207%))
  Logic Levels:           31  (CARRY4=29 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.577 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_133
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[121]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[121]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 3.952ns (50.762%)  route 3.833ns (49.238%))
  Logic Levels:           31  (CARRY4=29 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.572 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.572    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_131
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[123]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[123]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 3.892ns (50.379%)  route 3.833ns (49.621%))
  Logic Levels:           31  (CARRY4=29 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.512 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.512    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_132
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[122]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[122]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 4.153ns (53.880%)  route 3.555ns (46.120%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.516     1.682    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.105     1.787 f  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.030     4.818    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X31Y2          LUT2 (Prop_lut2_I1_O)        0.105     4.923 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_4/O
                         net (fo=1, routed)           0.000     4.923    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_4_n_3
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.380 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.478 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.576 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.576    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.674 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.772 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.772    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.870 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.870    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.968 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.968    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.066 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.164 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.164    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.262 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.262    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.360 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.360    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.458 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.556 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.556    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.654 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.654    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.752 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.850 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.850    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.948 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.046 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.144 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.242 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.340 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.340    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.438 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.536 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.544    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.642 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.642    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.740 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.740    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.838 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.936 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.034 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.132 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.495 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.495    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_136
    SLICE_X31Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 3.873ns (50.257%)  route 3.833ns (49.743%))
  Logic Levels:           31  (CARRY4=29 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.365     1.531    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.105     1.636 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.460     5.096    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     5.201 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4/O
                         net (fo=1, routed)           0.000     5.201    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[8]_i_4_n_3
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.658 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.756 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.854 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.952    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.148    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.246    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.442 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.540 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.540    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.638 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.638    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.736 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.834 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.932 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.030 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.128 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.226 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.226    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.324 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.422 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.520 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.618 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.716 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.814 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.822    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.493 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.493    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_134
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X29Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[120]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[120]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 4.148ns (53.850%)  route 3.555ns (46.150%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.516     1.682    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.105     1.787 f  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.030     4.818    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X31Y2          LUT2 (Prop_lut2_I1_O)        0.105     4.923 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_4/O
                         net (fo=1, routed)           0.000     4.923    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_4_n_3
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.380 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.478 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.576 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.576    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.674 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.772 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.772    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.870 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.870    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.968 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.968    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.066 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.164 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.164    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.262 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.262    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.360 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.360    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.458 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.556 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.556    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.654 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.654    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.752 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.850 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.850    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.948 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.046 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.144 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.242 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.340 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.340    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.438 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.536 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.544    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.642 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.642    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.740 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.740    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.838 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.936 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.034 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.132 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.490 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.490    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_134
    SLICE_X31Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[19]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122_reg[63]_0[19]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122[19]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_113
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[35]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110_reg[63]_0[35]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110[35]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_357
    SLICE_X6Y40          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X6Y40          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[35]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_5_reg_347_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add56256_fu_138_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X7Y41          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_5_reg_347_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_5_reg_347_reg[35]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add56256_fu_138_reg[63]_0[35]
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.045     0.632 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add56256_fu_138[35]_i_1/O
                         net (fo=1, routed)           0.000     0.632    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_33
    SLICE_X6Y41          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add56256_fu_138_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X6Y41          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add56256_fu_138_reg[35]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add56256_fu_138_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.595%)  route 0.077ns (29.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X25Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[4]/Q
                         net (fo=4, routed)           0.077     0.609    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/i_fu_106_reg[6]_1
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.654 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/i_fu_106[5]_i_1/O
                         net (fo=1, routed)           0.000     0.654    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_ln27_fu_326_p2[5]
    SLICE_X24Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X24Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/i_fu_106_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[40]/Q
                         net (fo=1, routed)           0.079     0.611    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251_fu_130_reg[63][40]
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.656 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251_fu_130[40]_i_1/O
                         net (fo=1, routed)           0.000     0.656    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/p_0_in[40]
    SLICE_X18Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X18Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[40]/C
                         clock pessimism              0.000     0.411    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.190ns (68.236%)  route 0.088ns (31.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[42]/Q
                         net (fo=1, routed)           0.088     0.620    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add562568_fu_126_reg[63]_0[42]
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.049     0.669 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add562568_fu_126[42]_i_1/O
                         net (fo=1, routed)           0.000     0.669    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_415
    SLICE_X10Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[42]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.131     0.542    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[39]/Q
                         net (fo=1, routed)           0.056     0.588    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110_reg[63]_0[39]
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.633 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110[39]_i_1/O
                         net (fo=1, routed)           0.000     0.633    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_353
    SLICE_X20Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X20Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[39]/C
                         clock pessimism              0.000     0.411    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X5Y42          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[42]/Q
                         net (fo=1, routed)           0.056     0.588    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[42]
    SLICE_X4Y42          LUT4 (Prop_lut4_I3_O)        0.045     0.633 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[42]_i_1/O
                         net (fo=1, routed)           0.000     0.633    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_154
    SLICE_X4Y42          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X4Y42          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[42]/C
                         clock pessimism              0.000     0.411    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[8]/Q
                         net (fo=1, routed)           0.057     0.588    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122_reg[63]_0[8]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.045     0.633 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122[8]_i_1/O
                         net (fo=1, routed)           0.000     0.633    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_124
    SLICE_X8Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X8Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[8]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_6_reg_352_reg[14]/Q
                         net (fo=1, routed)           0.086     0.618    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122_reg[63]_0[14]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251347_fu_122[14]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_118
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X2Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[14]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251347_fu_122_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y6   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y6   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y9   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y9   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y7   bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y7   bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y8   bd_0_i/hls_inst/inst/interHash_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y8   bd_0_i/hls_inst/inst/interHash_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y21  bd_0_i/hls_inst/inst/addSize_1_loc_load_reg_707_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y21  bd_0_i/hls_inst/inst/addSize_2_reg_371_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y26  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y26  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y29  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y26  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y26  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y26  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.775ns  (logic 0.391ns (14.092%)  route 2.384ns (85.908%))
  Logic Levels:           2  (LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X35Y31         LUT5 (Prop_lut5_I3_O)        0.124     0.911 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.810     1.721    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.267     1.988 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.787     2.775    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.698ns  (logic 0.124ns (7.303%)  route 1.574ns (92.697%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.787     0.787    bd_0_i/hls_inst/inst/ap_start
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.911 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.787     1.698    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.042ns (5.106%)  route 0.781ns (94.894%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_start
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.042     0.432 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.390     0.823    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_empty_n
    SLICE_X35Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.390     0.826    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           517 Endpoints
Min Delay           517 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/icmp_ln16_reg_963_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.680ns  (logic 0.754ns (20.490%)  route 2.926ns (79.510%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X17Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/icmp_ln16_reg_963_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/icmp_ln16_reg_963_reg[0]/Q
                         net (fo=12, routed)          1.329     2.495    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/icmp_ln16_reg_963_reg_n_3_[0]
    SLICE_X35Y31         LUT5 (Prop_lut5_I4_O)        0.108     2.603 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.810     3.413    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.267     3.680 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.787     4.467    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[384]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[0]
                         net (fo=3, unset)            0.787     3.699    output_r[384]
                                                                      r  output_r[384] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[385]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[1]
                         net (fo=3, unset)            0.787     3.699    output_r[385]
                                                                      r  output_r[385] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[386]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[2]
                         net (fo=3, unset)            0.787     3.699    output_r[386]
                                                                      r  output_r[386] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[387]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[3]
                         net (fo=3, unset)            0.787     3.699    output_r[387]
                                                                      r  output_r[387] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[388]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[4]
                         net (fo=3, unset)            0.787     3.699    output_r[388]
                                                                      r  output_r[388] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[389]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[5]
                         net (fo=3, unset)            0.787     3.699    output_r[389]
                                                                      r  output_r[389] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[390]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[6]
                         net (fo=3, unset)            0.787     3.699    output_r[390]
                                                                      r  output_r[390] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[391]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[7]
                         net (fo=3, unset)            0.787     3.699    output_r[391]
                                                                      r  output_r[391] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[392]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[8]
                         net (fo=3, unset)            0.787     3.699    output_r[392]
                                                                      r  output_r[392] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y41         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[62]/Q
                         net (fo=0)                   0.390     0.909    output_r[126]
                                                                      r  output_r[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_724_reg[63]/Q
                         net (fo=0)                   0.390     0.909    output_r[127]
                                                                      r  output_r[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[133]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y39         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[5]/Q
                         net (fo=0)                   0.390     0.909    output_r[133]
                                                                      r  output_r[133] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[137]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[9]/Q
                         net (fo=0)                   0.390     0.909    output_r[137]
                                                                      r  output_r[137] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[163]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y38         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[35]/Q
                         net (fo=0)                   0.390     0.909    output_r[163]
                                                                      r  output_r[163] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[177]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y43         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[49]/Q
                         net (fo=0)                   0.390     0.909    output_r[177]
                                                                      r  output_r[177] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[178]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y43         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[50]/Q
                         net (fo=0)                   0.390     0.909    output_r[178]
                                                                      r  output_r[178] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[183]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y43         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[55]/Q
                         net (fo=0)                   0.390     0.909    output_r[183]
                                                                      r  output_r[183] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[184]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[56]/Q
                         net (fo=0)                   0.390     0.909    output_r[184]
                                                                      r  output_r[184] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[186]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_729_reg[58]/Q
                         net (fo=0)                   0.390     0.909    output_r[186]
                                                                      r  output_r[186] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           844 Endpoints
Min Delay           844 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 0.105ns (2.656%)  route 3.849ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.062     3.954    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 0.105ns (2.656%)  route 3.849ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.062     3.954    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[1]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 0.105ns (2.656%)  route 3.849ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.062     3.954    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[2]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 0.105ns (2.656%)  route 3.849ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.062     3.954    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[3]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 0.105ns (2.664%)  route 3.836ns (97.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.049     3.941    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[4]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 0.105ns (2.664%)  route 3.836ns (97.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.049     3.941    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[5]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 0.105ns (2.664%)  route 3.836ns (97.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.049     3.941    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[6]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 0.105ns (2.664%)  route 3.836ns (97.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         3.049     3.941    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[7]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 0.105ns (2.739%)  route 3.729ns (97.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         2.942     3.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[10]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 0.105ns (2.739%)  route 3.729ns (97.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/bitstream_empty_n
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_1/O
                         net (fo=128, routed)         2.942     3.834    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186
    SLICE_X31Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.748     0.748    bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X31Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y36         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y36         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X35Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X29Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y43         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4155, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C





