// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Aug 29 12:26:53 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top bd_3a92_smartconnect_0_0 -prefix
//               bd_3a92_smartconnect_0_0_ bd_3a92_smartconnect_0_0_stub.v
// Design      : bd_3a92_smartconnect_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "bd_ddf0,Vivado 2022.1" *)
module bd_3a92_smartconnect_0_0(aclk, aclk1, aclk2, aclk3, aclk4, aresetn, 
  S00_AXI_awaddr, S00_AXI_awprot, S00_AXI_awvalid, S00_AXI_awready, S00_AXI_wdata, 
  S00_AXI_wstrb, S00_AXI_wvalid, S00_AXI_wready, S00_AXI_bresp, S00_AXI_bvalid, 
  S00_AXI_bready, S00_AXI_araddr, S00_AXI_arprot, S00_AXI_arvalid, S00_AXI_arready, 
  S00_AXI_rdata, S00_AXI_rresp, S00_AXI_rvalid, S00_AXI_rready, M00_AXI_awaddr, 
  M00_AXI_awprot, M00_AXI_awvalid, M00_AXI_awready, M00_AXI_wdata, M00_AXI_wstrb, 
  M00_AXI_wvalid, M00_AXI_wready, M00_AXI_bresp, M00_AXI_bvalid, M00_AXI_bready, 
  M00_AXI_araddr, M00_AXI_arprot, M00_AXI_arvalid, M00_AXI_arready, M00_AXI_rdata, 
  M00_AXI_rresp, M00_AXI_rvalid, M00_AXI_rready, M01_AXI_awaddr, M01_AXI_awprot, 
  M01_AXI_awvalid, M01_AXI_awready, M01_AXI_wdata, M01_AXI_wstrb, M01_AXI_wvalid, 
  M01_AXI_wready, M01_AXI_bresp, M01_AXI_bvalid, M01_AXI_bready, M01_AXI_araddr, 
  M01_AXI_arprot, M01_AXI_arvalid, M01_AXI_arready, M01_AXI_rdata, M01_AXI_rresp, 
  M01_AXI_rvalid, M01_AXI_rready, M02_AXI_awaddr, M02_AXI_awprot, M02_AXI_awvalid, 
  M02_AXI_awready, M02_AXI_wdata, M02_AXI_wstrb, M02_AXI_wvalid, M02_AXI_wready, 
  M02_AXI_bresp, M02_AXI_bvalid, M02_AXI_bready, M02_AXI_araddr, M02_AXI_arprot, 
  M02_AXI_arvalid, M02_AXI_arready, M02_AXI_rdata, M02_AXI_rresp, M02_AXI_rvalid, 
  M02_AXI_rready, M03_AXI_awaddr, M03_AXI_awprot, M03_AXI_awvalid, M03_AXI_awready, 
  M03_AXI_wdata, M03_AXI_wstrb, M03_AXI_wvalid, M03_AXI_wready, M03_AXI_bresp, 
  M03_AXI_bvalid, M03_AXI_bready, M03_AXI_araddr, M03_AXI_arprot, M03_AXI_arvalid, 
  M03_AXI_arready, M03_AXI_rdata, M03_AXI_rresp, M03_AXI_rvalid, M03_AXI_rready, 
  M04_AXI_awaddr, M04_AXI_awprot, M04_AXI_awvalid, M04_AXI_awready, M04_AXI_wdata, 
  M04_AXI_wstrb, M04_AXI_wvalid, M04_AXI_wready, M04_AXI_bresp, M04_AXI_bvalid, 
  M04_AXI_bready, M04_AXI_araddr, M04_AXI_arprot, M04_AXI_arvalid, M04_AXI_arready, 
  M04_AXI_rdata, M04_AXI_rresp, M04_AXI_rvalid, M04_AXI_rready, M05_AXI_awaddr, 
  M05_AXI_awprot, M05_AXI_awvalid, M05_AXI_awready, M05_AXI_wdata, M05_AXI_wstrb, 
  M05_AXI_wvalid, M05_AXI_wready, M05_AXI_bresp, M05_AXI_bvalid, M05_AXI_bready, 
  M05_AXI_araddr, M05_AXI_arprot, M05_AXI_arvalid, M05_AXI_arready, M05_AXI_rdata, 
  M05_AXI_rresp, M05_AXI_rvalid, M05_AXI_rready, M06_AXI_awid, M06_AXI_awaddr, M06_AXI_awlen, 
  M06_AXI_awsize, M06_AXI_awburst, M06_AXI_awlock, M06_AXI_awcache, M06_AXI_awprot, 
  M06_AXI_awregion, M06_AXI_awqos, M06_AXI_awuser, M06_AXI_awvalid, M06_AXI_awready, 
  M06_AXI_wid, M06_AXI_wdata, M06_AXI_wstrb, M06_AXI_wlast, M06_AXI_wuser, M06_AXI_wvalid, 
  M06_AXI_wready, M06_AXI_bid, M06_AXI_bresp, M06_AXI_buser, M06_AXI_bvalid, M06_AXI_bready, 
  M06_AXI_arid, M06_AXI_araddr, M06_AXI_arlen, M06_AXI_arsize, M06_AXI_arburst, 
  M06_AXI_arlock, M06_AXI_arcache, M06_AXI_arprot, M06_AXI_arregion, M06_AXI_arqos, 
  M06_AXI_aruser, M06_AXI_arvalid, M06_AXI_arready, M06_AXI_rid, M06_AXI_rdata, 
  M06_AXI_rresp, M06_AXI_rlast, M06_AXI_ruser, M06_AXI_rvalid, M06_AXI_rready, M07_AXI_awid, 
  M07_AXI_awaddr, M07_AXI_awlen, M07_AXI_awsize, M07_AXI_awburst, M07_AXI_awlock, 
  M07_AXI_awcache, M07_AXI_awprot, M07_AXI_awregion, M07_AXI_awqos, M07_AXI_awuser, 
  M07_AXI_awvalid, M07_AXI_awready, M07_AXI_wid, M07_AXI_wdata, M07_AXI_wstrb, M07_AXI_wlast, 
  M07_AXI_wuser, M07_AXI_wvalid, M07_AXI_wready, M07_AXI_bid, M07_AXI_bresp, M07_AXI_buser, 
  M07_AXI_bvalid, M07_AXI_bready, M07_AXI_arid, M07_AXI_araddr, M07_AXI_arlen, 
  M07_AXI_arsize, M07_AXI_arburst, M07_AXI_arlock, M07_AXI_arcache, M07_AXI_arprot, 
  M07_AXI_arregion, M07_AXI_arqos, M07_AXI_aruser, M07_AXI_arvalid, M07_AXI_arready, 
  M07_AXI_rid, M07_AXI_rdata, M07_AXI_rresp, M07_AXI_rlast, M07_AXI_ruser, M07_AXI_rvalid, 
  M07_AXI_rready, M08_AXI_awaddr, M08_AXI_awprot, M08_AXI_awvalid, M08_AXI_awready, 
  M08_AXI_wdata, M08_AXI_wstrb, M08_AXI_wvalid, M08_AXI_wready, M08_AXI_bresp, 
  M08_AXI_bvalid, M08_AXI_bready, M08_AXI_araddr, M08_AXI_arprot, M08_AXI_arvalid, 
  M08_AXI_arready, M08_AXI_rdata, M08_AXI_rresp, M08_AXI_rvalid, M08_AXI_rready, 
  M09_AXI_awid, M09_AXI_awaddr, M09_AXI_awlen, M09_AXI_awsize, M09_AXI_awburst, 
  M09_AXI_awlock, M09_AXI_awcache, M09_AXI_awprot, M09_AXI_awregion, M09_AXI_awqos, 
  M09_AXI_awuser, M09_AXI_awvalid, M09_AXI_awready, M09_AXI_wid, M09_AXI_wdata, 
  M09_AXI_wstrb, M09_AXI_wlast, M09_AXI_wuser, M09_AXI_wvalid, M09_AXI_wready, M09_AXI_bid, 
  M09_AXI_bresp, M09_AXI_buser, M09_AXI_bvalid, M09_AXI_bready, M09_AXI_arid, M09_AXI_araddr, 
  M09_AXI_arlen, M09_AXI_arsize, M09_AXI_arburst, M09_AXI_arlock, M09_AXI_arcache, 
  M09_AXI_arprot, M09_AXI_arregion, M09_AXI_arqos, M09_AXI_aruser, M09_AXI_arvalid, 
  M09_AXI_arready, M09_AXI_rid, M09_AXI_rdata, M09_AXI_rresp, M09_AXI_rlast, M09_AXI_ruser, 
  M09_AXI_rvalid, M09_AXI_rready, M10_AXI_awid, M10_AXI_awaddr, M10_AXI_awlen, 
  M10_AXI_awsize, M10_AXI_awburst, M10_AXI_awlock, M10_AXI_awcache, M10_AXI_awprot, 
  M10_AXI_awregion, M10_AXI_awqos, M10_AXI_awuser, M10_AXI_awvalid, M10_AXI_awready, 
  M10_AXI_wid, M10_AXI_wdata, M10_AXI_wstrb, M10_AXI_wlast, M10_AXI_wuser, M10_AXI_wvalid, 
  M10_AXI_wready, M10_AXI_bid, M10_AXI_bresp, M10_AXI_buser, M10_AXI_bvalid, M10_AXI_bready, 
  M10_AXI_arid, M10_AXI_araddr, M10_AXI_arlen, M10_AXI_arsize, M10_AXI_arburst, 
  M10_AXI_arlock, M10_AXI_arcache, M10_AXI_arprot, M10_AXI_arregion, M10_AXI_arqos, 
  M10_AXI_aruser, M10_AXI_arvalid, M10_AXI_arready, M10_AXI_rid, M10_AXI_rdata, 
  M10_AXI_rresp, M10_AXI_rlast, M10_AXI_ruser, M10_AXI_rvalid, M10_AXI_rready, M11_AXI_awid, 
  M11_AXI_awaddr, M11_AXI_awlen, M11_AXI_awsize, M11_AXI_awburst, M11_AXI_awlock, 
  M11_AXI_awcache, M11_AXI_awprot, M11_AXI_awregion, M11_AXI_awqos, M11_AXI_awuser, 
  M11_AXI_awvalid, M11_AXI_awready, M11_AXI_wid, M11_AXI_wdata, M11_AXI_wstrb, M11_AXI_wlast, 
  M11_AXI_wuser, M11_AXI_wvalid, M11_AXI_wready, M11_AXI_bid, M11_AXI_bresp, M11_AXI_buser, 
  M11_AXI_bvalid, M11_AXI_bready, M11_AXI_arid, M11_AXI_araddr, M11_AXI_arlen, 
  M11_AXI_arsize, M11_AXI_arburst, M11_AXI_arlock, M11_AXI_arcache, M11_AXI_arprot, 
  M11_AXI_arregion, M11_AXI_arqos, M11_AXI_aruser, M11_AXI_arvalid, M11_AXI_arready, 
  M11_AXI_rid, M11_AXI_rdata, M11_AXI_rresp, M11_AXI_rlast, M11_AXI_ruser, M11_AXI_rvalid, 
  M11_AXI_rready)
/* synthesis syn_black_box black_box_pad_pin="aclk,aclk1,aclk2,aclk3,aclk4,aresetn,S00_AXI_awaddr[18:0],S00_AXI_awprot[2:0],S00_AXI_awvalid,S00_AXI_awready,S00_AXI_wdata[31:0],S00_AXI_wstrb[3:0],S00_AXI_wvalid,S00_AXI_wready,S00_AXI_bresp[1:0],S00_AXI_bvalid,S00_AXI_bready,S00_AXI_araddr[18:0],S00_AXI_arprot[2:0],S00_AXI_arvalid,S00_AXI_arready,S00_AXI_rdata[31:0],S00_AXI_rresp[1:0],S00_AXI_rvalid,S00_AXI_rready,M00_AXI_awaddr[6:0],M00_AXI_awprot[2:0],M00_AXI_awvalid,M00_AXI_awready,M00_AXI_wdata[31:0],M00_AXI_wstrb[3:0],M00_AXI_wvalid,M00_AXI_wready,M00_AXI_bresp[1:0],M00_AXI_bvalid,M00_AXI_bready,M00_AXI_araddr[6:0],M00_AXI_arprot[2:0],M00_AXI_arvalid,M00_AXI_arready,M00_AXI_rdata[31:0],M00_AXI_rresp[1:0],M00_AXI_rvalid,M00_AXI_rready,M01_AXI_awaddr[8:0],M01_AXI_awprot[2:0],M01_AXI_awvalid,M01_AXI_awready,M01_AXI_wdata[31:0],M01_AXI_wstrb[3:0],M01_AXI_wvalid,M01_AXI_wready,M01_AXI_bresp[1:0],M01_AXI_bvalid,M01_AXI_bready,M01_AXI_araddr[8:0],M01_AXI_arprot[2:0],M01_AXI_arvalid,M01_AXI_arready,M01_AXI_rdata[31:0],M01_AXI_rresp[1:0],M01_AXI_rvalid,M01_AXI_rready,M02_AXI_awaddr[11:0],M02_AXI_awprot[2:0],M02_AXI_awvalid,M02_AXI_awready,M02_AXI_wdata[31:0],M02_AXI_wstrb[3:0],M02_AXI_wvalid,M02_AXI_wready,M02_AXI_bresp[1:0],M02_AXI_bvalid,M02_AXI_bready,M02_AXI_araddr[11:0],M02_AXI_arprot[2:0],M02_AXI_arvalid,M02_AXI_arready,M02_AXI_rdata[31:0],M02_AXI_rresp[1:0],M02_AXI_rvalid,M02_AXI_rready,M03_AXI_awaddr[15:0],M03_AXI_awprot[2:0],M03_AXI_awvalid,M03_AXI_awready,M03_AXI_wdata[31:0],M03_AXI_wstrb[3:0],M03_AXI_wvalid,M03_AXI_wready,M03_AXI_bresp[1:0],M03_AXI_bvalid,M03_AXI_bready,M03_AXI_araddr[15:0],M03_AXI_arprot[2:0],M03_AXI_arvalid,M03_AXI_arready,M03_AXI_rdata[31:0],M03_AXI_rresp[1:0],M03_AXI_rvalid,M03_AXI_rready,M04_AXI_awaddr[6:0],M04_AXI_awprot[2:0],M04_AXI_awvalid,M04_AXI_awready,M04_AXI_wdata[31:0],M04_AXI_wstrb[3:0],M04_AXI_wvalid,M04_AXI_wready,M04_AXI_bresp[1:0],M04_AXI_bvalid,M04_AXI_bready,M04_AXI_araddr[6:0],M04_AXI_arprot[2:0],M04_AXI_arvalid,M04_AXI_arready,M04_AXI_rdata[31:0],M04_AXI_rresp[1:0],M04_AXI_rvalid,M04_AXI_rready,M05_AXI_awaddr[10:0],M05_AXI_awprot[2:0],M05_AXI_awvalid,M05_AXI_awready,M05_AXI_wdata[31:0],M05_AXI_wstrb[3:0],M05_AXI_wvalid,M05_AXI_wready,M05_AXI_bresp[1:0],M05_AXI_bvalid,M05_AXI_bready,M05_AXI_araddr[10:0],M05_AXI_arprot[2:0],M05_AXI_arvalid,M05_AXI_arready,M05_AXI_rdata[31:0],M05_AXI_rresp[1:0],M05_AXI_rvalid,M05_AXI_rready,M06_AXI_awid,M06_AXI_awaddr,M06_AXI_awlen,M06_AXI_awsize[2:0],M06_AXI_awburst[1:0],M06_AXI_awlock,M06_AXI_awcache[3:0],M06_AXI_awprot[2:0],M06_AXI_awregion[3:0],M06_AXI_awqos[3:0],M06_AXI_awuser,M06_AXI_awvalid[0:0],M06_AXI_awready[0:0],M06_AXI_wid,M06_AXI_wdata,M06_AXI_wstrb,M06_AXI_wlast[0:0],M06_AXI_wuser,M06_AXI_wvalid[0:0],M06_AXI_wready[0:0],M06_AXI_bid,M06_AXI_bresp[1:0],M06_AXI_buser,M06_AXI_bvalid[0:0],M06_AXI_bready[0:0],M06_AXI_arid,M06_AXI_araddr,M06_AXI_arlen,M06_AXI_arsize[2:0],M06_AXI_arburst[1:0],M06_AXI_arlock,M06_AXI_arcache[3:0],M06_AXI_arprot[2:0],M06_AXI_arregion[3:0],M06_AXI_arqos[3:0],M06_AXI_aruser,M06_AXI_arvalid[0:0],M06_AXI_arready[0:0],M06_AXI_rid,M06_AXI_rdata,M06_AXI_rresp[1:0],M06_AXI_rlast[0:0],M06_AXI_ruser,M06_AXI_rvalid[0:0],M06_AXI_rready[0:0],M07_AXI_awid,M07_AXI_awaddr,M07_AXI_awlen,M07_AXI_awsize[2:0],M07_AXI_awburst[1:0],M07_AXI_awlock,M07_AXI_awcache[3:0],M07_AXI_awprot[2:0],M07_AXI_awregion[3:0],M07_AXI_awqos[3:0],M07_AXI_awuser,M07_AXI_awvalid[0:0],M07_AXI_awready[0:0],M07_AXI_wid,M07_AXI_wdata,M07_AXI_wstrb,M07_AXI_wlast[0:0],M07_AXI_wuser,M07_AXI_wvalid[0:0],M07_AXI_wready[0:0],M07_AXI_bid,M07_AXI_bresp[1:0],M07_AXI_buser,M07_AXI_bvalid[0:0],M07_AXI_bready[0:0],M07_AXI_arid,M07_AXI_araddr,M07_AXI_arlen,M07_AXI_arsize[2:0],M07_AXI_arburst[1:0],M07_AXI_arlock,M07_AXI_arcache[3:0],M07_AXI_arprot[2:0],M07_AXI_arregion[3:0],M07_AXI_arqos[3:0],M07_AXI_aruser,M07_AXI_arvalid[0:0],M07_AXI_arready[0:0],M07_AXI_rid,M07_AXI_rdata,M07_AXI_rresp[1:0],M07_AXI_rlast[0:0],M07_AXI_ruser,M07_AXI_rvalid[0:0],M07_AXI_rready[0:0],M08_AXI_awaddr[8:0],M08_AXI_awprot[2:0],M08_AXI_awvalid,M08_AXI_awready,M08_AXI_wdata[31:0],M08_AXI_wstrb[3:0],M08_AXI_wvalid,M08_AXI_wready,M08_AXI_bresp[1:0],M08_AXI_bvalid,M08_AXI_bready,M08_AXI_araddr[8:0],M08_AXI_arprot[2:0],M08_AXI_arvalid,M08_AXI_arready,M08_AXI_rdata[31:0],M08_AXI_rresp[1:0],M08_AXI_rvalid,M08_AXI_rready,M09_AXI_awid,M09_AXI_awaddr,M09_AXI_awlen,M09_AXI_awsize[2:0],M09_AXI_awburst[1:0],M09_AXI_awlock,M09_AXI_awcache[3:0],M09_AXI_awprot[2:0],M09_AXI_awregion[3:0],M09_AXI_awqos[3:0],M09_AXI_awuser,M09_AXI_awvalid[0:0],M09_AXI_awready[0:0],M09_AXI_wid,M09_AXI_wdata,M09_AXI_wstrb,M09_AXI_wlast[0:0],M09_AXI_wuser,M09_AXI_wvalid[0:0],M09_AXI_wready[0:0],M09_AXI_bid,M09_AXI_bresp[1:0],M09_AXI_buser,M09_AXI_bvalid[0:0],M09_AXI_bready[0:0],M09_AXI_arid,M09_AXI_araddr,M09_AXI_arlen,M09_AXI_arsize[2:0],M09_AXI_arburst[1:0],M09_AXI_arlock,M09_AXI_arcache[3:0],M09_AXI_arprot[2:0],M09_AXI_arregion[3:0],M09_AXI_arqos[3:0],M09_AXI_aruser,M09_AXI_arvalid[0:0],M09_AXI_arready[0:0],M09_AXI_rid,M09_AXI_rdata,M09_AXI_rresp[1:0],M09_AXI_rlast[0:0],M09_AXI_ruser,M09_AXI_rvalid[0:0],M09_AXI_rready[0:0],M10_AXI_awid,M10_AXI_awaddr,M10_AXI_awlen,M10_AXI_awsize[2:0],M10_AXI_awburst[1:0],M10_AXI_awlock,M10_AXI_awcache[3:0],M10_AXI_awprot[2:0],M10_AXI_awregion[3:0],M10_AXI_awqos[3:0],M10_AXI_awuser,M10_AXI_awvalid[0:0],M10_AXI_awready[0:0],M10_AXI_wid,M10_AXI_wdata,M10_AXI_wstrb,M10_AXI_wlast[0:0],M10_AXI_wuser,M10_AXI_wvalid[0:0],M10_AXI_wready[0:0],M10_AXI_bid,M10_AXI_bresp[1:0],M10_AXI_buser,M10_AXI_bvalid[0:0],M10_AXI_bready[0:0],M10_AXI_arid,M10_AXI_araddr,M10_AXI_arlen,M10_AXI_arsize[2:0],M10_AXI_arburst[1:0],M10_AXI_arlock,M10_AXI_arcache[3:0],M10_AXI_arprot[2:0],M10_AXI_arregion[3:0],M10_AXI_arqos[3:0],M10_AXI_aruser,M10_AXI_arvalid[0:0],M10_AXI_arready[0:0],M10_AXI_rid,M10_AXI_rdata,M10_AXI_rresp[1:0],M10_AXI_rlast[0:0],M10_AXI_ruser,M10_AXI_rvalid[0:0],M10_AXI_rready[0:0],M11_AXI_awid,M11_AXI_awaddr,M11_AXI_awlen,M11_AXI_awsize[2:0],M11_AXI_awburst[1:0],M11_AXI_awlock,M11_AXI_awcache[3:0],M11_AXI_awprot[2:0],M11_AXI_awregion[3:0],M11_AXI_awqos[3:0],M11_AXI_awuser,M11_AXI_awvalid[0:0],M11_AXI_awready[0:0],M11_AXI_wid,M11_AXI_wdata,M11_AXI_wstrb,M11_AXI_wlast[0:0],M11_AXI_wuser,M11_AXI_wvalid[0:0],M11_AXI_wready[0:0],M11_AXI_bid,M11_AXI_bresp[1:0],M11_AXI_buser,M11_AXI_bvalid[0:0],M11_AXI_bready[0:0],M11_AXI_arid,M11_AXI_araddr,M11_AXI_arlen,M11_AXI_arsize[2:0],M11_AXI_arburst[1:0],M11_AXI_arlock,M11_AXI_arcache[3:0],M11_AXI_arprot[2:0],M11_AXI_arregion[3:0],M11_AXI_arqos[3:0],M11_AXI_aruser,M11_AXI_arvalid[0:0],M11_AXI_arready[0:0],M11_AXI_rid,M11_AXI_rdata,M11_AXI_rresp[1:0],M11_AXI_rlast[0:0],M11_AXI_ruser,M11_AXI_rvalid[0:0],M11_AXI_rready[0:0]" */;
  input aclk;
  input aclk1;
  input aclk2;
  input aclk3;
  input aclk4;
  input aresetn;
  input [18:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  input S00_AXI_awvalid;
  output S00_AXI_awready;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;
  output S00_AXI_wready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  input S00_AXI_bready;
  input [18:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  input S00_AXI_arvalid;
  output S00_AXI_arready;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input S00_AXI_rready;
  output [6:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  output M00_AXI_awvalid;
  input M00_AXI_awready;
  output [31:0]M00_AXI_wdata;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  output M00_AXI_bready;
  output [6:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  output M00_AXI_arvalid;
  input M00_AXI_arready;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output M00_AXI_rready;
  output [8:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  output M01_AXI_awvalid;
  input M01_AXI_awready;
  output [31:0]M01_AXI_wdata;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M01_AXI_wready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  output M01_AXI_bready;
  output [8:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  output M01_AXI_arvalid;
  input M01_AXI_arready;
  input [31:0]M01_AXI_rdata;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output M01_AXI_rready;
  output [11:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  output M02_AXI_awvalid;
  input M02_AXI_awready;
  output [31:0]M02_AXI_wdata;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M02_AXI_wready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  output M02_AXI_bready;
  output [11:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  output M02_AXI_arvalid;
  input M02_AXI_arready;
  input [31:0]M02_AXI_rdata;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output M02_AXI_rready;
  output [15:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  output M03_AXI_awvalid;
  input M03_AXI_awready;
  output [31:0]M03_AXI_wdata;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  input M03_AXI_wready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  output M03_AXI_bready;
  output [15:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  output M03_AXI_arvalid;
  input M03_AXI_arready;
  input [31:0]M03_AXI_rdata;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output M03_AXI_rready;
  output [6:0]M04_AXI_awaddr;
  output [2:0]M04_AXI_awprot;
  output M04_AXI_awvalid;
  input M04_AXI_awready;
  output [31:0]M04_AXI_wdata;
  output [3:0]M04_AXI_wstrb;
  output M04_AXI_wvalid;
  input M04_AXI_wready;
  input [1:0]M04_AXI_bresp;
  input M04_AXI_bvalid;
  output M04_AXI_bready;
  output [6:0]M04_AXI_araddr;
  output [2:0]M04_AXI_arprot;
  output M04_AXI_arvalid;
  input M04_AXI_arready;
  input [31:0]M04_AXI_rdata;
  input [1:0]M04_AXI_rresp;
  input M04_AXI_rvalid;
  output M04_AXI_rready;
  output [10:0]M05_AXI_awaddr;
  output [2:0]M05_AXI_awprot;
  output M05_AXI_awvalid;
  input M05_AXI_awready;
  output [31:0]M05_AXI_wdata;
  output [3:0]M05_AXI_wstrb;
  output M05_AXI_wvalid;
  input M05_AXI_wready;
  input [1:0]M05_AXI_bresp;
  input M05_AXI_bvalid;
  output M05_AXI_bready;
  output [10:0]M05_AXI_araddr;
  output [2:0]M05_AXI_arprot;
  output M05_AXI_arvalid;
  input M05_AXI_arready;
  input [31:0]M05_AXI_rdata;
  input [1:0]M05_AXI_rresp;
  input M05_AXI_rvalid;
  output M05_AXI_rready;
  output M06_AXI_awid;
  output M06_AXI_awaddr;
  output M06_AXI_awlen;
  output [2:0]M06_AXI_awsize;
  output [1:0]M06_AXI_awburst;
  output M06_AXI_awlock;
  output [3:0]M06_AXI_awcache;
  output [2:0]M06_AXI_awprot;
  output [3:0]M06_AXI_awregion;
  output [3:0]M06_AXI_awqos;
  output M06_AXI_awuser;
  output [0:0]M06_AXI_awvalid;
  input [0:0]M06_AXI_awready;
  output M06_AXI_wid;
  output M06_AXI_wdata;
  output M06_AXI_wstrb;
  output [0:0]M06_AXI_wlast;
  output M06_AXI_wuser;
  output [0:0]M06_AXI_wvalid;
  input [0:0]M06_AXI_wready;
  input M06_AXI_bid;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_buser;
  input [0:0]M06_AXI_bvalid;
  output [0:0]M06_AXI_bready;
  output M06_AXI_arid;
  output M06_AXI_araddr;
  output M06_AXI_arlen;
  output [2:0]M06_AXI_arsize;
  output [1:0]M06_AXI_arburst;
  output M06_AXI_arlock;
  output [3:0]M06_AXI_arcache;
  output [2:0]M06_AXI_arprot;
  output [3:0]M06_AXI_arregion;
  output [3:0]M06_AXI_arqos;
  output M06_AXI_aruser;
  output [0:0]M06_AXI_arvalid;
  input [0:0]M06_AXI_arready;
  input M06_AXI_rid;
  input M06_AXI_rdata;
  input [1:0]M06_AXI_rresp;
  input [0:0]M06_AXI_rlast;
  input M06_AXI_ruser;
  input [0:0]M06_AXI_rvalid;
  output [0:0]M06_AXI_rready;
  output M07_AXI_awid;
  output M07_AXI_awaddr;
  output M07_AXI_awlen;
  output [2:0]M07_AXI_awsize;
  output [1:0]M07_AXI_awburst;
  output M07_AXI_awlock;
  output [3:0]M07_AXI_awcache;
  output [2:0]M07_AXI_awprot;
  output [3:0]M07_AXI_awregion;
  output [3:0]M07_AXI_awqos;
  output M07_AXI_awuser;
  output [0:0]M07_AXI_awvalid;
  input [0:0]M07_AXI_awready;
  output M07_AXI_wid;
  output M07_AXI_wdata;
  output M07_AXI_wstrb;
  output [0:0]M07_AXI_wlast;
  output M07_AXI_wuser;
  output [0:0]M07_AXI_wvalid;
  input [0:0]M07_AXI_wready;
  input M07_AXI_bid;
  input [1:0]M07_AXI_bresp;
  input M07_AXI_buser;
  input [0:0]M07_AXI_bvalid;
  output [0:0]M07_AXI_bready;
  output M07_AXI_arid;
  output M07_AXI_araddr;
  output M07_AXI_arlen;
  output [2:0]M07_AXI_arsize;
  output [1:0]M07_AXI_arburst;
  output M07_AXI_arlock;
  output [3:0]M07_AXI_arcache;
  output [2:0]M07_AXI_arprot;
  output [3:0]M07_AXI_arregion;
  output [3:0]M07_AXI_arqos;
  output M07_AXI_aruser;
  output [0:0]M07_AXI_arvalid;
  input [0:0]M07_AXI_arready;
  input M07_AXI_rid;
  input M07_AXI_rdata;
  input [1:0]M07_AXI_rresp;
  input [0:0]M07_AXI_rlast;
  input M07_AXI_ruser;
  input [0:0]M07_AXI_rvalid;
  output [0:0]M07_AXI_rready;
  output [8:0]M08_AXI_awaddr;
  output [2:0]M08_AXI_awprot;
  output M08_AXI_awvalid;
  input M08_AXI_awready;
  output [31:0]M08_AXI_wdata;
  output [3:0]M08_AXI_wstrb;
  output M08_AXI_wvalid;
  input M08_AXI_wready;
  input [1:0]M08_AXI_bresp;
  input M08_AXI_bvalid;
  output M08_AXI_bready;
  output [8:0]M08_AXI_araddr;
  output [2:0]M08_AXI_arprot;
  output M08_AXI_arvalid;
  input M08_AXI_arready;
  input [31:0]M08_AXI_rdata;
  input [1:0]M08_AXI_rresp;
  input M08_AXI_rvalid;
  output M08_AXI_rready;
  output M09_AXI_awid;
  output M09_AXI_awaddr;
  output M09_AXI_awlen;
  output [2:0]M09_AXI_awsize;
  output [1:0]M09_AXI_awburst;
  output M09_AXI_awlock;
  output [3:0]M09_AXI_awcache;
  output [2:0]M09_AXI_awprot;
  output [3:0]M09_AXI_awregion;
  output [3:0]M09_AXI_awqos;
  output M09_AXI_awuser;
  output [0:0]M09_AXI_awvalid;
  input [0:0]M09_AXI_awready;
  output M09_AXI_wid;
  output M09_AXI_wdata;
  output M09_AXI_wstrb;
  output [0:0]M09_AXI_wlast;
  output M09_AXI_wuser;
  output [0:0]M09_AXI_wvalid;
  input [0:0]M09_AXI_wready;
  input M09_AXI_bid;
  input [1:0]M09_AXI_bresp;
  input M09_AXI_buser;
  input [0:0]M09_AXI_bvalid;
  output [0:0]M09_AXI_bready;
  output M09_AXI_arid;
  output M09_AXI_araddr;
  output M09_AXI_arlen;
  output [2:0]M09_AXI_arsize;
  output [1:0]M09_AXI_arburst;
  output M09_AXI_arlock;
  output [3:0]M09_AXI_arcache;
  output [2:0]M09_AXI_arprot;
  output [3:0]M09_AXI_arregion;
  output [3:0]M09_AXI_arqos;
  output M09_AXI_aruser;
  output [0:0]M09_AXI_arvalid;
  input [0:0]M09_AXI_arready;
  input M09_AXI_rid;
  input M09_AXI_rdata;
  input [1:0]M09_AXI_rresp;
  input [0:0]M09_AXI_rlast;
  input M09_AXI_ruser;
  input [0:0]M09_AXI_rvalid;
  output [0:0]M09_AXI_rready;
  output M10_AXI_awid;
  output M10_AXI_awaddr;
  output M10_AXI_awlen;
  output [2:0]M10_AXI_awsize;
  output [1:0]M10_AXI_awburst;
  output M10_AXI_awlock;
  output [3:0]M10_AXI_awcache;
  output [2:0]M10_AXI_awprot;
  output [3:0]M10_AXI_awregion;
  output [3:0]M10_AXI_awqos;
  output M10_AXI_awuser;
  output [0:0]M10_AXI_awvalid;
  input [0:0]M10_AXI_awready;
  output M10_AXI_wid;
  output M10_AXI_wdata;
  output M10_AXI_wstrb;
  output [0:0]M10_AXI_wlast;
  output M10_AXI_wuser;
  output [0:0]M10_AXI_wvalid;
  input [0:0]M10_AXI_wready;
  input M10_AXI_bid;
  input [1:0]M10_AXI_bresp;
  input M10_AXI_buser;
  input [0:0]M10_AXI_bvalid;
  output [0:0]M10_AXI_bready;
  output M10_AXI_arid;
  output M10_AXI_araddr;
  output M10_AXI_arlen;
  output [2:0]M10_AXI_arsize;
  output [1:0]M10_AXI_arburst;
  output M10_AXI_arlock;
  output [3:0]M10_AXI_arcache;
  output [2:0]M10_AXI_arprot;
  output [3:0]M10_AXI_arregion;
  output [3:0]M10_AXI_arqos;
  output M10_AXI_aruser;
  output [0:0]M10_AXI_arvalid;
  input [0:0]M10_AXI_arready;
  input M10_AXI_rid;
  input M10_AXI_rdata;
  input [1:0]M10_AXI_rresp;
  input [0:0]M10_AXI_rlast;
  input M10_AXI_ruser;
  input [0:0]M10_AXI_rvalid;
  output [0:0]M10_AXI_rready;
  output M11_AXI_awid;
  output M11_AXI_awaddr;
  output M11_AXI_awlen;
  output [2:0]M11_AXI_awsize;
  output [1:0]M11_AXI_awburst;
  output M11_AXI_awlock;
  output [3:0]M11_AXI_awcache;
  output [2:0]M11_AXI_awprot;
  output [3:0]M11_AXI_awregion;
  output [3:0]M11_AXI_awqos;
  output M11_AXI_awuser;
  output [0:0]M11_AXI_awvalid;
  input [0:0]M11_AXI_awready;
  output M11_AXI_wid;
  output M11_AXI_wdata;
  output M11_AXI_wstrb;
  output [0:0]M11_AXI_wlast;
  output M11_AXI_wuser;
  output [0:0]M11_AXI_wvalid;
  input [0:0]M11_AXI_wready;
  input M11_AXI_bid;
  input [1:0]M11_AXI_bresp;
  input M11_AXI_buser;
  input [0:0]M11_AXI_bvalid;
  output [0:0]M11_AXI_bready;
  output M11_AXI_arid;
  output M11_AXI_araddr;
  output M11_AXI_arlen;
  output [2:0]M11_AXI_arsize;
  output [1:0]M11_AXI_arburst;
  output M11_AXI_arlock;
  output [3:0]M11_AXI_arcache;
  output [2:0]M11_AXI_arprot;
  output [3:0]M11_AXI_arregion;
  output [3:0]M11_AXI_arqos;
  output M11_AXI_aruser;
  output [0:0]M11_AXI_arvalid;
  input [0:0]M11_AXI_arready;
  input M11_AXI_rid;
  input M11_AXI_rdata;
  input [1:0]M11_AXI_rresp;
  input [0:0]M11_AXI_rlast;
  input M11_AXI_ruser;
  input [0:0]M11_AXI_rvalid;
  output [0:0]M11_AXI_rready;
endmodule
