

================================================================
== Vivado HLS Report for 'readCalcData'
================================================================
* Date:           Thu Jan  9 23:44:27 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      3|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       1|     11|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |F_V_data_00_status  |    and   |      0|  0|   1|           1|           1|
    |V_V_data_00_status  |    and   |      0|  0|   1|           1|           1|
    |ap_condition_79     |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   3|           3|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |F_V_data_0_blk_n  |   1|          2|    1|          2|
    |F_V_data_1_blk_n  |   1|          2|    1|          2|
    |F_V_data_2_blk_n  |   1|          2|    1|          2|
    |F_V_data_3_blk_n  |   1|          2|    1|          2|
    |V_V_data_0_blk_n  |   1|          2|    1|          2|
    |V_V_data_1_blk_n  |   1|          2|    1|          2|
    |V_V_data_2_blk_n  |   1|          2|    1|          2|
    |V_V_data_3_blk_n  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |   8|         16|    8|         16|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | readCalcData | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | readCalcData | return value |
|ap_start            |  in |    1| ap_ctrl_hs | readCalcData | return value |
|ap_done             | out |    1| ap_ctrl_hs | readCalcData | return value |
|ap_idle             | out |    1| ap_ctrl_hs | readCalcData | return value |
|ap_ready            | out |    1| ap_ctrl_hs | readCalcData | return value |
|ap_return_0         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_1         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_2         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_3         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_4         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_5         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_6         | out |   32| ap_ctrl_hs | readCalcData | return value |
|ap_return_7         | out |   32| ap_ctrl_hs | readCalcData | return value |
|F_V_data_0_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|F_V_data_1_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|F_V_data_2_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|F_V_data_3_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|V_V_data_0_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|V_V_data_1_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|V_V_data_2_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|V_V_data_3_blk_n    | out |    1| ap_ctrl_hs | readCalcData | return value |
|ap_ce               |  in |    1| ap_ctrl_hs | readCalcData | return value |
|F_V_data_0_dout     |  in |   32|   ap_fifo  |  F_V_data_0  |    pointer   |
|F_V_data_0_empty_n  |  in |    1|   ap_fifo  |  F_V_data_0  |    pointer   |
|F_V_data_0_read     | out |    1|   ap_fifo  |  F_V_data_0  |    pointer   |
|F_V_data_1_dout     |  in |   32|   ap_fifo  |  F_V_data_1  |    pointer   |
|F_V_data_1_empty_n  |  in |    1|   ap_fifo  |  F_V_data_1  |    pointer   |
|F_V_data_1_read     | out |    1|   ap_fifo  |  F_V_data_1  |    pointer   |
|F_V_data_2_dout     |  in |   32|   ap_fifo  |  F_V_data_2  |    pointer   |
|F_V_data_2_empty_n  |  in |    1|   ap_fifo  |  F_V_data_2  |    pointer   |
|F_V_data_2_read     | out |    1|   ap_fifo  |  F_V_data_2  |    pointer   |
|F_V_data_3_dout     |  in |   32|   ap_fifo  |  F_V_data_3  |    pointer   |
|F_V_data_3_empty_n  |  in |    1|   ap_fifo  |  F_V_data_3  |    pointer   |
|F_V_data_3_read     | out |    1|   ap_fifo  |  F_V_data_3  |    pointer   |
|V_V_data_0_dout     |  in |   32|   ap_fifo  |  V_V_data_0  |    pointer   |
|V_V_data_0_empty_n  |  in |    1|   ap_fifo  |  V_V_data_0  |    pointer   |
|V_V_data_0_read     | out |    1|   ap_fifo  |  V_V_data_0  |    pointer   |
|V_V_data_1_dout     |  in |   32|   ap_fifo  |  V_V_data_1  |    pointer   |
|V_V_data_1_empty_n  |  in |    1|   ap_fifo  |  V_V_data_1  |    pointer   |
|V_V_data_1_read     | out |    1|   ap_fifo  |  V_V_data_1  |    pointer   |
|V_V_data_2_dout     |  in |   32|   ap_fifo  |  V_V_data_2  |    pointer   |
|V_V_data_2_empty_n  |  in |    1|   ap_fifo  |  V_V_data_2  |    pointer   |
|V_V_data_2_read     | out |    1|   ap_fifo  |  V_V_data_2  |    pointer   |
|V_V_data_3_dout     |  in |   32|   ap_fifo  |  V_V_data_3  |    pointer   |
|V_V_data_3_empty_n  |  in |    1|   ap_fifo  |  V_V_data_3  |    pointer   |
|V_V_data_3_read     | out |    1|   ap_fifo  |  V_V_data_3  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: StgValue_2 (9)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_3 (10)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_4 (11)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_5 (12)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (13)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (14)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (15)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (16)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty (17)  [1/1] 3.00ns  loc: modules/acc/acc.cpp:7
entry:8  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_V_data_0, float* @F_V_data_1, float* @F_V_data_2, float* @F_V_data_3)

ST_1: tmp_data_0 (18)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:9  %tmp_data_0 = extractvalue { float, float, float, float } %empty, 0

ST_1: tmp_data_1 (19)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:10  %tmp_data_1 = extractvalue { float, float, float, float } %empty, 1

ST_1: tmp_data_2 (20)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:11  %tmp_data_2 = extractvalue { float, float, float, float } %empty, 2

ST_1: tmp_data_3 (21)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:12  %tmp_data_3 = extractvalue { float, float, float, float } %empty, 3

ST_1: empty_18 (22)  [1/1] 3.00ns  loc: modules/acc/acc.cpp:8
entry:13  %empty_18 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_V_data_0, float* @V_V_data_1, float* @V_V_data_2, float* @V_V_data_3)

ST_1: tmp_data_0_1 (23)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:14  %tmp_data_0_1 = extractvalue { float, float, float, float } %empty_18, 0

ST_1: tmp_data_1_1 (24)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:15  %tmp_data_1_1 = extractvalue { float, float, float, float } %empty_18, 1

ST_1: tmp_data_2_1 (25)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:16  %tmp_data_2_1 = extractvalue { float, float, float, float } %empty_18, 2

ST_1: tmp_data_3_1 (26)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:17  %tmp_data_3_1 = extractvalue { float, float, float, float } %empty_18, 3

ST_1: mrv_i (27)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:18  %mrv_i = insertvalue { float, float, float, float, float, float, float, float } undef, float %tmp_data_0, 0

ST_1: mrv_1_i (28)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:19  %mrv_1_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_i, float %tmp_data_1, 1

ST_1: mrv_2_i (29)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:20  %mrv_2_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_1_i, float %tmp_data_2, 2

ST_1: mrv_3_i (30)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:21  %mrv_3_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_2_i, float %tmp_data_3, 3

ST_1: mrv_4_i (31)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:22  %mrv_4_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_3_i, float %tmp_data_0_1, 4

ST_1: mrv_5_i (32)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:23  %mrv_5_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_4_i, float %tmp_data_1_1, 5

ST_1: mrv_6_i (33)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:24  %mrv_6_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_5_i, float %tmp_data_2_1, 6

ST_1: mrv_7_i (34)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:25  %mrv_7_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_6_i, float %tmp_data_3_1, 7

ST_1: StgValue_28 (35)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:26  ret { float, float, float, float, float, float, float, float } %mrv_7_i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ F_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2   (specinterface) [ 00]
StgValue_3   (specinterface) [ 00]
StgValue_4   (specinterface) [ 00]
StgValue_5   (specinterface) [ 00]
StgValue_6   (specinterface) [ 00]
StgValue_7   (specinterface) [ 00]
StgValue_8   (specinterface) [ 00]
StgValue_9   (specinterface) [ 00]
empty        (read         ) [ 00]
tmp_data_0   (extractvalue ) [ 00]
tmp_data_1   (extractvalue ) [ 00]
tmp_data_2   (extractvalue ) [ 00]
tmp_data_3   (extractvalue ) [ 00]
empty_18     (read         ) [ 00]
tmp_data_0_1 (extractvalue ) [ 00]
tmp_data_1_1 (extractvalue ) [ 00]
tmp_data_2_1 (extractvalue ) [ 00]
tmp_data_3_1 (extractvalue ) [ 00]
mrv_i        (insertvalue  ) [ 00]
mrv_1_i      (insertvalue  ) [ 00]
mrv_2_i      (insertvalue  ) [ 00]
mrv_3_i      (insertvalue  ) [ 00]
mrv_4_i      (insertvalue  ) [ 00]
mrv_5_i      (insertvalue  ) [ 00]
mrv_6_i      (insertvalue  ) [ 00]
mrv_7_i      (insertvalue  ) [ 00]
StgValue_28  (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="F_V_data_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="F_V_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="F_V_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="F_V_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="V_V_data_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_V_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_V_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="V_V_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="empty_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="128" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="0" index="3" bw="32" slack="0"/>
<pin id="37" dir="0" index="4" bw="32" slack="0"/>
<pin id="38" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="empty_18_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="128" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="0"/>
<pin id="49" dir="0" index="4" bw="32" slack="0"/>
<pin id="50" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_data_0_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_data_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_data_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_data_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_data_0_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_data_1_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_data_2_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_data_3_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="128" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mrv_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mrv_1_i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mrv_2_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mrv_3_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="256" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mrv_4_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="256" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mrv_5_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="256" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mrv_6_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="256" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mrv_7_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="256" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7_i/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="28" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="59"><net_src comp="32" pin="5"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="32" pin="5"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="32" pin="5"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="32" pin="5"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="5"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="44" pin="5"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="44" pin="5"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="5"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="56" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="60" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="64" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="68" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="72" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="76" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="80" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="84" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: F_V_data_0 | {}
	Port: F_V_data_1 | {}
	Port: F_V_data_2 | {}
	Port: F_V_data_3 | {}
	Port: V_V_data_0 | {}
	Port: V_V_data_1 | {}
	Port: V_V_data_2 | {}
	Port: V_V_data_3 | {}
 - Input state : 
	Port: readCalcData : F_V_data_0 | {1 }
	Port: readCalcData : F_V_data_1 | {1 }
	Port: readCalcData : F_V_data_2 | {1 }
	Port: readCalcData : F_V_data_3 | {1 }
	Port: readCalcData : V_V_data_0 | {1 }
	Port: readCalcData : V_V_data_1 | {1 }
	Port: readCalcData : V_V_data_2 | {1 }
	Port: readCalcData : V_V_data_3 | {1 }
  - Chain level:
	State 1
		mrv_i : 1
		mrv_1_i : 2
		mrv_2_i : 3
		mrv_3_i : 4
		mrv_4_i : 5
		mrv_5_i : 6
		mrv_6_i : 7
		mrv_7_i : 8
		StgValue_28 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   |   empty_read_fu_32  |
|          | empty_18_read_fu_44 |
|----------|---------------------|
|          |   tmp_data_0_fu_56  |
|          |   tmp_data_1_fu_60  |
|          |   tmp_data_2_fu_64  |
|extractvalue|   tmp_data_3_fu_68  |
|          |  tmp_data_0_1_fu_72 |
|          |  tmp_data_1_1_fu_76 |
|          |  tmp_data_2_1_fu_80 |
|          |  tmp_data_3_1_fu_84 |
|----------|---------------------|
|          |     mrv_i_fu_88     |
|          |    mrv_1_i_fu_94    |
|          |    mrv_2_i_fu_100   |
|insertvalue|    mrv_3_i_fu_106   |
|          |    mrv_4_i_fu_112   |
|          |    mrv_5_i_fu_118   |
|          |    mrv_6_i_fu_124   |
|          |    mrv_7_i_fu_130   |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
