// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nodes_features_proj_V_0_0_load,
        nodes_features_proj_V_0_1_load,
        nodes_features_proj_V_0_2_load,
        nodes_features_proj_V_0_3_load,
        nodes_features_proj_V_0_4_load,
        nodes_features_proj_V_0_5_load,
        nodes_features_proj_V_0_6_load,
        nodes_features_proj_V_0_7_load,
        nodes_features_proj_V_0_8_load,
        nodes_features_proj_V_0_9_load,
        nodes_features_proj_V_0_10_load,
        nodes_features_proj_V_0_11_load,
        nodes_features_proj_V_0_12_load,
        nodes_features_proj_V_0_13_load,
        nodes_features_proj_V_0_14_load,
        nodes_features_proj_V_0_15_load,
        mul_ln195_1,
        nodes_features_proj_V_1_0_load,
        nodes_features_proj_V_1_1_load,
        nodes_features_proj_V_1_2_load,
        nodes_features_proj_V_1_3_load,
        nodes_features_proj_V_1_4_load,
        nodes_features_proj_V_1_5_load,
        nodes_features_proj_V_1_6_load,
        nodes_features_proj_V_1_7_load,
        nodes_features_proj_V_1_8_load,
        nodes_features_proj_V_1_9_load,
        nodes_features_proj_V_1_10_load,
        nodes_features_proj_V_1_11_load,
        nodes_features_proj_V_1_12_load,
        nodes_features_proj_V_1_13_load,
        nodes_features_proj_V_1_14_load,
        nodes_features_proj_V_1_15_load,
        nodes_features_proj_V_2_0_load,
        nodes_features_proj_V_2_1_load,
        nodes_features_proj_V_2_2_load,
        nodes_features_proj_V_2_3_load,
        nodes_features_proj_V_2_4_load,
        nodes_features_proj_V_2_5_load,
        nodes_features_proj_V_2_6_load,
        nodes_features_proj_V_2_7_load,
        nodes_features_proj_V_2_8_load,
        nodes_features_proj_V_2_9_load,
        nodes_features_proj_V_2_10_load,
        nodes_features_proj_V_2_11_load,
        nodes_features_proj_V_2_12_load,
        nodes_features_proj_V_2_13_load,
        nodes_features_proj_V_2_14_load,
        nodes_features_proj_V_2_15_load,
        nodes_features_proj_V_3_0_load,
        nodes_features_proj_V_3_1_load,
        nodes_features_proj_V_3_2_load,
        nodes_features_proj_V_3_3_load,
        nodes_features_proj_V_3_4_load,
        nodes_features_proj_V_3_5_load,
        nodes_features_proj_V_3_6_load,
        nodes_features_proj_V_3_7_load,
        nodes_features_proj_V_3_8_load,
        nodes_features_proj_V_3_9_load,
        nodes_features_proj_V_3_10_load,
        nodes_features_proj_V_3_11_load,
        nodes_features_proj_V_3_12_load,
        nodes_features_proj_V_3_13_load,
        nodes_features_proj_V_3_14_load,
        nodes_features_proj_V_3_15_load,
        nodes_features_proj_V_4_0_load,
        nodes_features_proj_V_4_1_load,
        nodes_features_proj_V_4_2_load,
        nodes_features_proj_V_4_3_load,
        nodes_features_proj_V_4_4_load,
        nodes_features_proj_V_4_5_load,
        nodes_features_proj_V_4_6_load,
        nodes_features_proj_V_4_7_load,
        nodes_features_proj_V_4_8_load,
        nodes_features_proj_V_4_9_load,
        nodes_features_proj_V_4_10_load,
        nodes_features_proj_V_4_11_load,
        nodes_features_proj_V_4_12_load,
        nodes_features_proj_V_4_13_load,
        nodes_features_proj_V_4_14_load,
        nodes_features_proj_V_4_15_load,
        nodes_features_proj_V_5_0_load,
        nodes_features_proj_V_5_1_load,
        nodes_features_proj_V_5_2_load,
        nodes_features_proj_V_5_3_load,
        nodes_features_proj_V_5_4_load,
        nodes_features_proj_V_5_5_load,
        nodes_features_proj_V_5_6_load,
        nodes_features_proj_V_5_7_load,
        nodes_features_proj_V_5_8_load,
        nodes_features_proj_V_5_9_load,
        nodes_features_proj_V_5_10_load,
        nodes_features_proj_V_5_11_load,
        nodes_features_proj_V_5_12_load,
        nodes_features_proj_V_5_13_load,
        nodes_features_proj_V_5_14_load,
        nodes_features_proj_V_5_15_load,
        nodes_features_proj_V_6_0_load,
        nodes_features_proj_V_6_1_load,
        nodes_features_proj_V_6_2_load,
        nodes_features_proj_V_6_3_load,
        nodes_features_proj_V_6_4_load,
        nodes_features_proj_V_6_5_load,
        nodes_features_proj_V_6_6_load,
        nodes_features_proj_V_6_7_load,
        nodes_features_proj_V_6_8_load,
        nodes_features_proj_V_6_9_load,
        nodes_features_proj_V_6_10_load,
        nodes_features_proj_V_6_11_load,
        nodes_features_proj_V_6_12_load,
        nodes_features_proj_V_6_13_load,
        nodes_features_proj_V_6_14_load,
        nodes_features_proj_V_6_15_load,
        nodes_features_proj_V_7_0_load,
        nodes_features_proj_V_7_1_load,
        nodes_features_proj_V_7_2_load,
        nodes_features_proj_V_7_3_load,
        nodes_features_proj_V_7_4_load,
        nodes_features_proj_V_7_5_load,
        nodes_features_proj_V_7_6_load,
        nodes_features_proj_V_7_7_load,
        nodes_features_proj_V_7_8_load,
        nodes_features_proj_V_7_9_load,
        nodes_features_proj_V_7_10_load,
        nodes_features_proj_V_7_11_load,
        nodes_features_proj_V_7_12_load,
        nodes_features_proj_V_7_13_load,
        nodes_features_proj_V_7_14_load,
        nodes_features_proj_V_7_15_load,
        nodes_features_proj_V_8_0_load,
        nodes_features_proj_V_8_1_load,
        nodes_features_proj_V_8_2_load,
        nodes_features_proj_V_8_3_load,
        nodes_features_proj_V_8_4_load,
        nodes_features_proj_V_8_5_load,
        nodes_features_proj_V_8_6_load,
        nodes_features_proj_V_8_7_load,
        nodes_features_proj_V_8_8_load,
        nodes_features_proj_V_8_9_load,
        nodes_features_proj_V_8_10_load,
        nodes_features_proj_V_8_11_load,
        nodes_features_proj_V_8_12_load,
        nodes_features_proj_V_8_13_load,
        nodes_features_proj_V_8_14_load,
        nodes_features_proj_V_8_15_load,
        nodes_features_proj_V_9_0_load,
        nodes_features_proj_V_9_1_load,
        nodes_features_proj_V_9_2_load,
        nodes_features_proj_V_9_3_load,
        nodes_features_proj_V_9_4_load,
        nodes_features_proj_V_9_5_load,
        nodes_features_proj_V_9_6_load,
        nodes_features_proj_V_9_7_load,
        nodes_features_proj_V_9_8_load,
        nodes_features_proj_V_9_9_load,
        nodes_features_proj_V_9_10_load,
        nodes_features_proj_V_9_11_load,
        nodes_features_proj_V_9_12_load,
        nodes_features_proj_V_9_13_load,
        nodes_features_proj_V_9_14_load,
        nodes_features_proj_V_9_15_load,
        nodes_features_proj_V_10_0_load,
        nodes_features_proj_V_10_1_load,
        nodes_features_proj_V_10_2_load,
        nodes_features_proj_V_10_3_load,
        nodes_features_proj_V_10_4_load,
        nodes_features_proj_V_10_5_load,
        nodes_features_proj_V_10_6_load,
        nodes_features_proj_V_10_7_load,
        nodes_features_proj_V_10_8_load,
        nodes_features_proj_V_10_9_load,
        nodes_features_proj_V_10_10_load,
        nodes_features_proj_V_10_11_load,
        nodes_features_proj_V_10_12_load,
        nodes_features_proj_V_10_13_load,
        nodes_features_proj_V_10_14_load,
        nodes_features_proj_V_10_15_load,
        nodes_features_proj_V_11_0_load,
        nodes_features_proj_V_11_1_load,
        nodes_features_proj_V_11_2_load,
        nodes_features_proj_V_11_3_load,
        nodes_features_proj_V_11_4_load,
        nodes_features_proj_V_11_5_load,
        nodes_features_proj_V_11_6_load,
        nodes_features_proj_V_11_7_load,
        nodes_features_proj_V_11_8_load,
        nodes_features_proj_V_11_9_load,
        nodes_features_proj_V_11_10_load,
        nodes_features_proj_V_11_11_load,
        nodes_features_proj_V_11_12_load,
        nodes_features_proj_V_11_13_load,
        nodes_features_proj_V_11_14_load,
        nodes_features_proj_V_11_15_load,
        nodes_features_proj_V_12_0_load,
        nodes_features_proj_V_12_1_load,
        nodes_features_proj_V_12_2_load,
        nodes_features_proj_V_12_3_load,
        nodes_features_proj_V_12_4_load,
        nodes_features_proj_V_12_5_load,
        nodes_features_proj_V_12_6_load,
        nodes_features_proj_V_12_7_load,
        nodes_features_proj_V_12_8_load,
        nodes_features_proj_V_12_9_load,
        nodes_features_proj_V_12_10_load,
        nodes_features_proj_V_12_11_load,
        nodes_features_proj_V_12_12_load,
        nodes_features_proj_V_12_13_load,
        nodes_features_proj_V_12_14_load,
        nodes_features_proj_V_12_15_load,
        nodes_features_proj_V_13_0_load,
        nodes_features_proj_V_13_1_load,
        nodes_features_proj_V_13_2_load,
        nodes_features_proj_V_13_3_load,
        nodes_features_proj_V_13_4_load,
        nodes_features_proj_V_13_5_load,
        nodes_features_proj_V_13_6_load,
        nodes_features_proj_V_13_7_load,
        nodes_features_proj_V_13_8_load,
        nodes_features_proj_V_13_9_load,
        nodes_features_proj_V_13_10_load,
        nodes_features_proj_V_13_11_load,
        nodes_features_proj_V_13_12_load,
        nodes_features_proj_V_13_13_load,
        nodes_features_proj_V_13_14_load,
        nodes_features_proj_V_13_15_load,
        nodes_features_proj_V_14_0_load,
        nodes_features_proj_V_14_1_load,
        nodes_features_proj_V_14_2_load,
        nodes_features_proj_V_14_3_load,
        nodes_features_proj_V_14_4_load,
        nodes_features_proj_V_14_5_load,
        nodes_features_proj_V_14_6_load,
        nodes_features_proj_V_14_7_load,
        nodes_features_proj_V_14_8_load,
        nodes_features_proj_V_14_9_load,
        nodes_features_proj_V_14_10_load,
        nodes_features_proj_V_14_11_load,
        nodes_features_proj_V_14_12_load,
        nodes_features_proj_V_14_13_load,
        nodes_features_proj_V_14_14_load,
        nodes_features_proj_V_14_15_load,
        nodes_features_proj_V_15_0_load,
        nodes_features_proj_V_15_1_load,
        nodes_features_proj_V_15_2_load,
        nodes_features_proj_V_15_3_load,
        nodes_features_proj_V_15_4_load,
        nodes_features_proj_V_15_5_load,
        nodes_features_proj_V_15_6_load,
        nodes_features_proj_V_15_7_load,
        nodes_features_proj_V_15_8_load,
        nodes_features_proj_V_15_9_load,
        nodes_features_proj_V_15_10_load,
        nodes_features_proj_V_15_11_load,
        nodes_features_proj_V_15_12_load,
        nodes_features_proj_V_15_13_load,
        nodes_features_proj_V_15_14_load,
        nodes_features_proj_V_15_15_load,
        nodes_features_proj_V_16_0_load,
        nodes_features_proj_V_16_1_load,
        nodes_features_proj_V_16_2_load,
        nodes_features_proj_V_16_3_load,
        nodes_features_proj_V_16_4_load,
        nodes_features_proj_V_16_5_load,
        nodes_features_proj_V_16_6_load,
        nodes_features_proj_V_16_7_load,
        nodes_features_proj_V_16_8_load,
        nodes_features_proj_V_16_9_load,
        nodes_features_proj_V_16_10_load,
        nodes_features_proj_V_16_11_load,
        nodes_features_proj_V_16_12_load,
        nodes_features_proj_V_16_13_load,
        nodes_features_proj_V_16_14_load,
        nodes_features_proj_V_16_15_load,
        nodes_features_proj_V_17_0_load,
        nodes_features_proj_V_17_1_load,
        nodes_features_proj_V_17_2_load,
        nodes_features_proj_V_17_3_load,
        nodes_features_proj_V_17_4_load,
        nodes_features_proj_V_17_5_load,
        nodes_features_proj_V_17_6_load,
        nodes_features_proj_V_17_7_load,
        nodes_features_proj_V_17_8_load,
        nodes_features_proj_V_17_9_load,
        nodes_features_proj_V_17_10_load,
        nodes_features_proj_V_17_11_load,
        nodes_features_proj_V_17_12_load,
        nodes_features_proj_V_17_13_load,
        nodes_features_proj_V_17_14_load,
        nodes_features_proj_V_17_15_load,
        nodes_features_proj_V_18_0_load,
        nodes_features_proj_V_18_1_load,
        nodes_features_proj_V_18_2_load,
        nodes_features_proj_V_18_3_load,
        nodes_features_proj_V_18_4_load,
        nodes_features_proj_V_18_5_load,
        nodes_features_proj_V_18_6_load,
        nodes_features_proj_V_18_7_load,
        nodes_features_proj_V_18_8_load,
        nodes_features_proj_V_18_9_load,
        nodes_features_proj_V_18_10_load,
        nodes_features_proj_V_18_11_load,
        nodes_features_proj_V_18_12_load,
        nodes_features_proj_V_18_13_load,
        nodes_features_proj_V_18_14_load,
        nodes_features_proj_V_18_15_load,
        out_nodes_features_sum_V_0_i,
        out_nodes_features_sum_V_0_o,
        out_nodes_features_sum_V_0_o_ap_vld,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0,
        out_nodes_features_sum_V_1_i,
        out_nodes_features_sum_V_1_o,
        out_nodes_features_sum_V_1_o_ap_vld,
        out_nodes_features_sum_V_2_i,
        out_nodes_features_sum_V_2_o,
        out_nodes_features_sum_V_2_o_ap_vld,
        out_nodes_features_sum_V_3_i,
        out_nodes_features_sum_V_3_o,
        out_nodes_features_sum_V_3_o_ap_vld,
        out_nodes_features_sum_V_4_i,
        out_nodes_features_sum_V_4_o,
        out_nodes_features_sum_V_4_o_ap_vld,
        out_nodes_features_sum_V_5_i,
        out_nodes_features_sum_V_5_o,
        out_nodes_features_sum_V_5_o_ap_vld,
        out_nodes_features_sum_V_6_i,
        out_nodes_features_sum_V_6_o,
        out_nodes_features_sum_V_6_o_ap_vld,
        out_nodes_features_sum_V_7_i,
        out_nodes_features_sum_V_7_o,
        out_nodes_features_sum_V_7_o_ap_vld,
        out_nodes_features_sum_V_8_i,
        out_nodes_features_sum_V_8_o,
        out_nodes_features_sum_V_8_o_ap_vld,
        out_nodes_features_sum_V_9_i,
        out_nodes_features_sum_V_9_o,
        out_nodes_features_sum_V_9_o_ap_vld,
        out_nodes_features_sum_V_10_i,
        out_nodes_features_sum_V_10_o,
        out_nodes_features_sum_V_10_o_ap_vld,
        out_nodes_features_sum_V_11_i,
        out_nodes_features_sum_V_11_o,
        out_nodes_features_sum_V_11_o_ap_vld,
        out_nodes_features_sum_V_12_i,
        out_nodes_features_sum_V_12_o,
        out_nodes_features_sum_V_12_o_ap_vld,
        out_nodes_features_sum_V_13_i,
        out_nodes_features_sum_V_13_o,
        out_nodes_features_sum_V_13_o_ap_vld,
        out_nodes_features_sum_V_14_i,
        out_nodes_features_sum_V_14_o,
        out_nodes_features_sum_V_14_o_ap_vld,
        out_nodes_features_sum_V_15_i,
        out_nodes_features_sum_V_15_o,
        out_nodes_features_sum_V_15_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [27:0] nodes_features_proj_V_0_0_load;
input  [27:0] nodes_features_proj_V_0_1_load;
input  [27:0] nodes_features_proj_V_0_2_load;
input  [27:0] nodes_features_proj_V_0_3_load;
input  [27:0] nodes_features_proj_V_0_4_load;
input  [27:0] nodes_features_proj_V_0_5_load;
input  [27:0] nodes_features_proj_V_0_6_load;
input  [27:0] nodes_features_proj_V_0_7_load;
input  [27:0] nodes_features_proj_V_0_8_load;
input  [27:0] nodes_features_proj_V_0_9_load;
input  [27:0] nodes_features_proj_V_0_10_load;
input  [27:0] nodes_features_proj_V_0_11_load;
input  [27:0] nodes_features_proj_V_0_12_load;
input  [27:0] nodes_features_proj_V_0_13_load;
input  [27:0] nodes_features_proj_V_0_14_load;
input  [27:0] nodes_features_proj_V_0_15_load;
input  [15:0] mul_ln195_1;
input  [27:0] nodes_features_proj_V_1_0_load;
input  [27:0] nodes_features_proj_V_1_1_load;
input  [27:0] nodes_features_proj_V_1_2_load;
input  [27:0] nodes_features_proj_V_1_3_load;
input  [27:0] nodes_features_proj_V_1_4_load;
input  [27:0] nodes_features_proj_V_1_5_load;
input  [27:0] nodes_features_proj_V_1_6_load;
input  [27:0] nodes_features_proj_V_1_7_load;
input  [27:0] nodes_features_proj_V_1_8_load;
input  [27:0] nodes_features_proj_V_1_9_load;
input  [27:0] nodes_features_proj_V_1_10_load;
input  [27:0] nodes_features_proj_V_1_11_load;
input  [27:0] nodes_features_proj_V_1_12_load;
input  [27:0] nodes_features_proj_V_1_13_load;
input  [27:0] nodes_features_proj_V_1_14_load;
input  [27:0] nodes_features_proj_V_1_15_load;
input  [27:0] nodes_features_proj_V_2_0_load;
input  [27:0] nodes_features_proj_V_2_1_load;
input  [27:0] nodes_features_proj_V_2_2_load;
input  [27:0] nodes_features_proj_V_2_3_load;
input  [27:0] nodes_features_proj_V_2_4_load;
input  [27:0] nodes_features_proj_V_2_5_load;
input  [27:0] nodes_features_proj_V_2_6_load;
input  [27:0] nodes_features_proj_V_2_7_load;
input  [27:0] nodes_features_proj_V_2_8_load;
input  [27:0] nodes_features_proj_V_2_9_load;
input  [27:0] nodes_features_proj_V_2_10_load;
input  [27:0] nodes_features_proj_V_2_11_load;
input  [27:0] nodes_features_proj_V_2_12_load;
input  [27:0] nodes_features_proj_V_2_13_load;
input  [27:0] nodes_features_proj_V_2_14_load;
input  [27:0] nodes_features_proj_V_2_15_load;
input  [27:0] nodes_features_proj_V_3_0_load;
input  [27:0] nodes_features_proj_V_3_1_load;
input  [27:0] nodes_features_proj_V_3_2_load;
input  [27:0] nodes_features_proj_V_3_3_load;
input  [27:0] nodes_features_proj_V_3_4_load;
input  [27:0] nodes_features_proj_V_3_5_load;
input  [27:0] nodes_features_proj_V_3_6_load;
input  [27:0] nodes_features_proj_V_3_7_load;
input  [27:0] nodes_features_proj_V_3_8_load;
input  [27:0] nodes_features_proj_V_3_9_load;
input  [27:0] nodes_features_proj_V_3_10_load;
input  [27:0] nodes_features_proj_V_3_11_load;
input  [27:0] nodes_features_proj_V_3_12_load;
input  [27:0] nodes_features_proj_V_3_13_load;
input  [27:0] nodes_features_proj_V_3_14_load;
input  [27:0] nodes_features_proj_V_3_15_load;
input  [27:0] nodes_features_proj_V_4_0_load;
input  [27:0] nodes_features_proj_V_4_1_load;
input  [27:0] nodes_features_proj_V_4_2_load;
input  [27:0] nodes_features_proj_V_4_3_load;
input  [27:0] nodes_features_proj_V_4_4_load;
input  [27:0] nodes_features_proj_V_4_5_load;
input  [27:0] nodes_features_proj_V_4_6_load;
input  [27:0] nodes_features_proj_V_4_7_load;
input  [27:0] nodes_features_proj_V_4_8_load;
input  [27:0] nodes_features_proj_V_4_9_load;
input  [27:0] nodes_features_proj_V_4_10_load;
input  [27:0] nodes_features_proj_V_4_11_load;
input  [27:0] nodes_features_proj_V_4_12_load;
input  [27:0] nodes_features_proj_V_4_13_load;
input  [27:0] nodes_features_proj_V_4_14_load;
input  [27:0] nodes_features_proj_V_4_15_load;
input  [27:0] nodes_features_proj_V_5_0_load;
input  [27:0] nodes_features_proj_V_5_1_load;
input  [27:0] nodes_features_proj_V_5_2_load;
input  [27:0] nodes_features_proj_V_5_3_load;
input  [27:0] nodes_features_proj_V_5_4_load;
input  [27:0] nodes_features_proj_V_5_5_load;
input  [27:0] nodes_features_proj_V_5_6_load;
input  [27:0] nodes_features_proj_V_5_7_load;
input  [27:0] nodes_features_proj_V_5_8_load;
input  [27:0] nodes_features_proj_V_5_9_load;
input  [27:0] nodes_features_proj_V_5_10_load;
input  [27:0] nodes_features_proj_V_5_11_load;
input  [27:0] nodes_features_proj_V_5_12_load;
input  [27:0] nodes_features_proj_V_5_13_load;
input  [27:0] nodes_features_proj_V_5_14_load;
input  [27:0] nodes_features_proj_V_5_15_load;
input  [27:0] nodes_features_proj_V_6_0_load;
input  [27:0] nodes_features_proj_V_6_1_load;
input  [27:0] nodes_features_proj_V_6_2_load;
input  [27:0] nodes_features_proj_V_6_3_load;
input  [27:0] nodes_features_proj_V_6_4_load;
input  [27:0] nodes_features_proj_V_6_5_load;
input  [27:0] nodes_features_proj_V_6_6_load;
input  [27:0] nodes_features_proj_V_6_7_load;
input  [27:0] nodes_features_proj_V_6_8_load;
input  [27:0] nodes_features_proj_V_6_9_load;
input  [27:0] nodes_features_proj_V_6_10_load;
input  [27:0] nodes_features_proj_V_6_11_load;
input  [27:0] nodes_features_proj_V_6_12_load;
input  [27:0] nodes_features_proj_V_6_13_load;
input  [27:0] nodes_features_proj_V_6_14_load;
input  [27:0] nodes_features_proj_V_6_15_load;
input  [27:0] nodes_features_proj_V_7_0_load;
input  [27:0] nodes_features_proj_V_7_1_load;
input  [27:0] nodes_features_proj_V_7_2_load;
input  [27:0] nodes_features_proj_V_7_3_load;
input  [27:0] nodes_features_proj_V_7_4_load;
input  [27:0] nodes_features_proj_V_7_5_load;
input  [27:0] nodes_features_proj_V_7_6_load;
input  [27:0] nodes_features_proj_V_7_7_load;
input  [27:0] nodes_features_proj_V_7_8_load;
input  [27:0] nodes_features_proj_V_7_9_load;
input  [27:0] nodes_features_proj_V_7_10_load;
input  [27:0] nodes_features_proj_V_7_11_load;
input  [27:0] nodes_features_proj_V_7_12_load;
input  [27:0] nodes_features_proj_V_7_13_load;
input  [27:0] nodes_features_proj_V_7_14_load;
input  [27:0] nodes_features_proj_V_7_15_load;
input  [27:0] nodes_features_proj_V_8_0_load;
input  [27:0] nodes_features_proj_V_8_1_load;
input  [27:0] nodes_features_proj_V_8_2_load;
input  [27:0] nodes_features_proj_V_8_3_load;
input  [27:0] nodes_features_proj_V_8_4_load;
input  [27:0] nodes_features_proj_V_8_5_load;
input  [27:0] nodes_features_proj_V_8_6_load;
input  [27:0] nodes_features_proj_V_8_7_load;
input  [27:0] nodes_features_proj_V_8_8_load;
input  [27:0] nodes_features_proj_V_8_9_load;
input  [27:0] nodes_features_proj_V_8_10_load;
input  [27:0] nodes_features_proj_V_8_11_load;
input  [27:0] nodes_features_proj_V_8_12_load;
input  [27:0] nodes_features_proj_V_8_13_load;
input  [27:0] nodes_features_proj_V_8_14_load;
input  [27:0] nodes_features_proj_V_8_15_load;
input  [27:0] nodes_features_proj_V_9_0_load;
input  [27:0] nodes_features_proj_V_9_1_load;
input  [27:0] nodes_features_proj_V_9_2_load;
input  [27:0] nodes_features_proj_V_9_3_load;
input  [27:0] nodes_features_proj_V_9_4_load;
input  [27:0] nodes_features_proj_V_9_5_load;
input  [27:0] nodes_features_proj_V_9_6_load;
input  [27:0] nodes_features_proj_V_9_7_load;
input  [27:0] nodes_features_proj_V_9_8_load;
input  [27:0] nodes_features_proj_V_9_9_load;
input  [27:0] nodes_features_proj_V_9_10_load;
input  [27:0] nodes_features_proj_V_9_11_load;
input  [27:0] nodes_features_proj_V_9_12_load;
input  [27:0] nodes_features_proj_V_9_13_load;
input  [27:0] nodes_features_proj_V_9_14_load;
input  [27:0] nodes_features_proj_V_9_15_load;
input  [27:0] nodes_features_proj_V_10_0_load;
input  [27:0] nodes_features_proj_V_10_1_load;
input  [27:0] nodes_features_proj_V_10_2_load;
input  [27:0] nodes_features_proj_V_10_3_load;
input  [27:0] nodes_features_proj_V_10_4_load;
input  [27:0] nodes_features_proj_V_10_5_load;
input  [27:0] nodes_features_proj_V_10_6_load;
input  [27:0] nodes_features_proj_V_10_7_load;
input  [27:0] nodes_features_proj_V_10_8_load;
input  [27:0] nodes_features_proj_V_10_9_load;
input  [27:0] nodes_features_proj_V_10_10_load;
input  [27:0] nodes_features_proj_V_10_11_load;
input  [27:0] nodes_features_proj_V_10_12_load;
input  [27:0] nodes_features_proj_V_10_13_load;
input  [27:0] nodes_features_proj_V_10_14_load;
input  [27:0] nodes_features_proj_V_10_15_load;
input  [27:0] nodes_features_proj_V_11_0_load;
input  [27:0] nodes_features_proj_V_11_1_load;
input  [27:0] nodes_features_proj_V_11_2_load;
input  [27:0] nodes_features_proj_V_11_3_load;
input  [27:0] nodes_features_proj_V_11_4_load;
input  [27:0] nodes_features_proj_V_11_5_load;
input  [27:0] nodes_features_proj_V_11_6_load;
input  [27:0] nodes_features_proj_V_11_7_load;
input  [27:0] nodes_features_proj_V_11_8_load;
input  [27:0] nodes_features_proj_V_11_9_load;
input  [27:0] nodes_features_proj_V_11_10_load;
input  [27:0] nodes_features_proj_V_11_11_load;
input  [27:0] nodes_features_proj_V_11_12_load;
input  [27:0] nodes_features_proj_V_11_13_load;
input  [27:0] nodes_features_proj_V_11_14_load;
input  [27:0] nodes_features_proj_V_11_15_load;
input  [27:0] nodes_features_proj_V_12_0_load;
input  [27:0] nodes_features_proj_V_12_1_load;
input  [27:0] nodes_features_proj_V_12_2_load;
input  [27:0] nodes_features_proj_V_12_3_load;
input  [27:0] nodes_features_proj_V_12_4_load;
input  [27:0] nodes_features_proj_V_12_5_load;
input  [27:0] nodes_features_proj_V_12_6_load;
input  [27:0] nodes_features_proj_V_12_7_load;
input  [27:0] nodes_features_proj_V_12_8_load;
input  [27:0] nodes_features_proj_V_12_9_load;
input  [27:0] nodes_features_proj_V_12_10_load;
input  [27:0] nodes_features_proj_V_12_11_load;
input  [27:0] nodes_features_proj_V_12_12_load;
input  [27:0] nodes_features_proj_V_12_13_load;
input  [27:0] nodes_features_proj_V_12_14_load;
input  [27:0] nodes_features_proj_V_12_15_load;
input  [27:0] nodes_features_proj_V_13_0_load;
input  [27:0] nodes_features_proj_V_13_1_load;
input  [27:0] nodes_features_proj_V_13_2_load;
input  [27:0] nodes_features_proj_V_13_3_load;
input  [27:0] nodes_features_proj_V_13_4_load;
input  [27:0] nodes_features_proj_V_13_5_load;
input  [27:0] nodes_features_proj_V_13_6_load;
input  [27:0] nodes_features_proj_V_13_7_load;
input  [27:0] nodes_features_proj_V_13_8_load;
input  [27:0] nodes_features_proj_V_13_9_load;
input  [27:0] nodes_features_proj_V_13_10_load;
input  [27:0] nodes_features_proj_V_13_11_load;
input  [27:0] nodes_features_proj_V_13_12_load;
input  [27:0] nodes_features_proj_V_13_13_load;
input  [27:0] nodes_features_proj_V_13_14_load;
input  [27:0] nodes_features_proj_V_13_15_load;
input  [27:0] nodes_features_proj_V_14_0_load;
input  [27:0] nodes_features_proj_V_14_1_load;
input  [27:0] nodes_features_proj_V_14_2_load;
input  [27:0] nodes_features_proj_V_14_3_load;
input  [27:0] nodes_features_proj_V_14_4_load;
input  [27:0] nodes_features_proj_V_14_5_load;
input  [27:0] nodes_features_proj_V_14_6_load;
input  [27:0] nodes_features_proj_V_14_7_load;
input  [27:0] nodes_features_proj_V_14_8_load;
input  [27:0] nodes_features_proj_V_14_9_load;
input  [27:0] nodes_features_proj_V_14_10_load;
input  [27:0] nodes_features_proj_V_14_11_load;
input  [27:0] nodes_features_proj_V_14_12_load;
input  [27:0] nodes_features_proj_V_14_13_load;
input  [27:0] nodes_features_proj_V_14_14_load;
input  [27:0] nodes_features_proj_V_14_15_load;
input  [27:0] nodes_features_proj_V_15_0_load;
input  [27:0] nodes_features_proj_V_15_1_load;
input  [27:0] nodes_features_proj_V_15_2_load;
input  [27:0] nodes_features_proj_V_15_3_load;
input  [27:0] nodes_features_proj_V_15_4_load;
input  [27:0] nodes_features_proj_V_15_5_load;
input  [27:0] nodes_features_proj_V_15_6_load;
input  [27:0] nodes_features_proj_V_15_7_load;
input  [27:0] nodes_features_proj_V_15_8_load;
input  [27:0] nodes_features_proj_V_15_9_load;
input  [27:0] nodes_features_proj_V_15_10_load;
input  [27:0] nodes_features_proj_V_15_11_load;
input  [27:0] nodes_features_proj_V_15_12_load;
input  [27:0] nodes_features_proj_V_15_13_load;
input  [27:0] nodes_features_proj_V_15_14_load;
input  [27:0] nodes_features_proj_V_15_15_load;
input  [27:0] nodes_features_proj_V_16_0_load;
input  [27:0] nodes_features_proj_V_16_1_load;
input  [27:0] nodes_features_proj_V_16_2_load;
input  [27:0] nodes_features_proj_V_16_3_load;
input  [27:0] nodes_features_proj_V_16_4_load;
input  [27:0] nodes_features_proj_V_16_5_load;
input  [27:0] nodes_features_proj_V_16_6_load;
input  [27:0] nodes_features_proj_V_16_7_load;
input  [27:0] nodes_features_proj_V_16_8_load;
input  [27:0] nodes_features_proj_V_16_9_load;
input  [27:0] nodes_features_proj_V_16_10_load;
input  [27:0] nodes_features_proj_V_16_11_load;
input  [27:0] nodes_features_proj_V_16_12_load;
input  [27:0] nodes_features_proj_V_16_13_load;
input  [27:0] nodes_features_proj_V_16_14_load;
input  [27:0] nodes_features_proj_V_16_15_load;
input  [27:0] nodes_features_proj_V_17_0_load;
input  [27:0] nodes_features_proj_V_17_1_load;
input  [27:0] nodes_features_proj_V_17_2_load;
input  [27:0] nodes_features_proj_V_17_3_load;
input  [27:0] nodes_features_proj_V_17_4_load;
input  [27:0] nodes_features_proj_V_17_5_load;
input  [27:0] nodes_features_proj_V_17_6_load;
input  [27:0] nodes_features_proj_V_17_7_load;
input  [27:0] nodes_features_proj_V_17_8_load;
input  [27:0] nodes_features_proj_V_17_9_load;
input  [27:0] nodes_features_proj_V_17_10_load;
input  [27:0] nodes_features_proj_V_17_11_load;
input  [27:0] nodes_features_proj_V_17_12_load;
input  [27:0] nodes_features_proj_V_17_13_load;
input  [27:0] nodes_features_proj_V_17_14_load;
input  [27:0] nodes_features_proj_V_17_15_load;
input  [27:0] nodes_features_proj_V_18_0_load;
input  [27:0] nodes_features_proj_V_18_1_load;
input  [27:0] nodes_features_proj_V_18_2_load;
input  [27:0] nodes_features_proj_V_18_3_load;
input  [27:0] nodes_features_proj_V_18_4_load;
input  [27:0] nodes_features_proj_V_18_5_load;
input  [27:0] nodes_features_proj_V_18_6_load;
input  [27:0] nodes_features_proj_V_18_7_load;
input  [27:0] nodes_features_proj_V_18_8_load;
input  [27:0] nodes_features_proj_V_18_9_load;
input  [27:0] nodes_features_proj_V_18_10_load;
input  [27:0] nodes_features_proj_V_18_11_load;
input  [27:0] nodes_features_proj_V_18_12_load;
input  [27:0] nodes_features_proj_V_18_13_load;
input  [27:0] nodes_features_proj_V_18_14_load;
input  [27:0] nodes_features_proj_V_18_15_load;
input  [27:0] out_nodes_features_sum_V_0_i;
output  [27:0] out_nodes_features_sum_V_0_o;
output   out_nodes_features_sum_V_0_o_ap_vld;
output  [15:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;
input  [27:0] out_nodes_features_sum_V_1_i;
output  [27:0] out_nodes_features_sum_V_1_o;
output   out_nodes_features_sum_V_1_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_2_i;
output  [27:0] out_nodes_features_sum_V_2_o;
output   out_nodes_features_sum_V_2_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_3_i;
output  [27:0] out_nodes_features_sum_V_3_o;
output   out_nodes_features_sum_V_3_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_4_i;
output  [27:0] out_nodes_features_sum_V_4_o;
output   out_nodes_features_sum_V_4_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_5_i;
output  [27:0] out_nodes_features_sum_V_5_o;
output   out_nodes_features_sum_V_5_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_6_i;
output  [27:0] out_nodes_features_sum_V_6_o;
output   out_nodes_features_sum_V_6_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_7_i;
output  [27:0] out_nodes_features_sum_V_7_o;
output   out_nodes_features_sum_V_7_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_8_i;
output  [27:0] out_nodes_features_sum_V_8_o;
output   out_nodes_features_sum_V_8_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_9_i;
output  [27:0] out_nodes_features_sum_V_9_o;
output   out_nodes_features_sum_V_9_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_10_i;
output  [27:0] out_nodes_features_sum_V_10_o;
output   out_nodes_features_sum_V_10_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_11_i;
output  [27:0] out_nodes_features_sum_V_11_o;
output   out_nodes_features_sum_V_11_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_12_i;
output  [27:0] out_nodes_features_sum_V_12_o;
output   out_nodes_features_sum_V_12_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_13_i;
output  [27:0] out_nodes_features_sum_V_13_o;
output   out_nodes_features_sum_V_13_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_14_i;
output  [27:0] out_nodes_features_sum_V_14_o;
output   out_nodes_features_sum_V_14_o_ap_vld;
input  [27:0] out_nodes_features_sum_V_15_i;
output  [27:0] out_nodes_features_sum_V_15_o;
output   out_nodes_features_sum_V_15_o_ap_vld;

reg ap_idle;
reg[27:0] out_nodes_features_sum_V_0_o;
reg out_nodes_features_sum_V_0_o_ap_vld;
reg all_attention_coefficients_V_ce0;
reg[27:0] out_nodes_features_sum_V_1_o;
reg out_nodes_features_sum_V_1_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_2_o;
reg out_nodes_features_sum_V_2_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_3_o;
reg out_nodes_features_sum_V_3_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_4_o;
reg out_nodes_features_sum_V_4_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_5_o;
reg out_nodes_features_sum_V_5_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_6_o;
reg out_nodes_features_sum_V_6_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_7_o;
reg out_nodes_features_sum_V_7_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_8_o;
reg out_nodes_features_sum_V_8_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_9_o;
reg out_nodes_features_sum_V_9_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_10_o;
reg out_nodes_features_sum_V_10_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_11_o;
reg out_nodes_features_sum_V_11_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_12_o;
reg out_nodes_features_sum_V_12_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_13_o;
reg out_nodes_features_sum_V_13_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_14_o;
reg out_nodes_features_sum_V_14_o_ap_vld;
reg[27:0] out_nodes_features_sum_V_15_o;
reg out_nodes_features_sum_V_15_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln193_fu_2720_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [27:0] phi_ln1171_reg_2617;
reg  signed [27:0] phi_ln1171_reg_2617_pp0_iter2_reg;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln193_reg_3768;
reg   [0:0] icmp_ln193_reg_3768_pp0_iter1_reg;
reg   [0:0] icmp_ln193_reg_3768_pp0_iter2_reg;
wire   [0:0] select_ln193_1_fu_2770_p3;
reg   [0:0] select_ln193_1_reg_3772;
reg   [0:0] select_ln193_1_reg_3772_pp0_iter1_reg;
reg   [0:0] select_ln193_1_reg_3772_pp0_iter2_reg;
wire   [4:0] select_ln193_2_fu_2778_p3;
reg   [4:0] select_ln193_2_reg_3776;
wire   [3:0] trunc_ln200_fu_2786_p1;
reg   [3:0] trunc_ln200_reg_3781;
reg   [3:0] trunc_ln200_reg_3781_pp0_iter1_reg;
reg   [3:0] trunc_ln200_reg_3781_pp0_iter2_reg;
reg   [3:0] trunc_ln200_reg_3781_pp0_iter3_reg;
wire   [27:0] tmp_17_fu_2790_p18;
wire   [27:0] tmp_16_fu_2828_p18;
wire   [27:0] tmp_15_fu_2866_p18;
wire   [27:0] tmp_14_fu_2904_p18;
wire   [27:0] tmp_13_fu_2942_p18;
wire   [27:0] tmp_12_fu_2980_p18;
wire   [27:0] tmp_11_fu_3018_p18;
wire   [27:0] tmp_10_fu_3056_p18;
wire   [27:0] tmp_7_fu_3094_p18;
wire   [27:0] tmp_6_fu_3132_p18;
wire   [27:0] tmp_5_fu_3170_p18;
wire   [27:0] tmp_4_fu_3208_p18;
wire   [27:0] tmp_3_fu_3246_p18;
wire   [27:0] tmp_2_fu_3284_p18;
wire   [27:0] tmp_1_fu_3322_p18;
wire   [27:0] tmp_s_fu_3360_p18;
wire   [27:0] tmp_9_fu_3398_p18;
wire   [27:0] tmp_8_fu_3436_p18;
wire   [27:0] tmp_fu_3474_p18;
reg  signed [27:0] all_attention_coefficients_V_load_reg_3885;
wire   [45:0] r_V_fu_3617_p2;
reg   [45:0] r_V_reg_3970;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1171_reg_2617;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617;
wire   [27:0] ap_phi_reg_pp0_iter0_lhs_reg_2661;
reg   [27:0] ap_phi_reg_pp0_iter1_lhs_reg_2661;
reg   [27:0] ap_phi_reg_pp0_iter2_lhs_reg_2661;
reg   [27:0] ap_phi_reg_pp0_iter3_lhs_reg_2661;
reg   [27:0] ap_phi_reg_pp0_iter4_lhs_reg_2661;
wire   [63:0] zext_ln195_fu_3541_p1;
wire    ap_block_pp0_stage0;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_0_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_1_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_2_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_3_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_4_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_5_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_6_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_7_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_8_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_9_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_10_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_11_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_12_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_13_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_14_load;
reg   [27:0] ap_sig_allocacmp_out_nodes_features_sum_V_15_load;
reg   [4:0] fout_1_fu_762;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_fout_1_load;
wire   [4:0] add_ln197_fu_3512_p2;
reg   [4:0] n2_fu_766;
reg   [4:0] ap_sig_allocacmp_n2_load;
reg   [8:0] indvar_flatten_fu_770;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [8:0] add_ln193_2_fu_2726_p2;
wire   [0:0] icmp_ln197_fu_2744_p2;
wire   [4:0] add_ln193_fu_2738_p2;
wire   [0:0] cmp8_mid1_fu_2758_p2;
wire   [0:0] cmp82829_fu_2764_p2;
wire   [4:0] select_ln193_fu_2750_p3;
wire   [15:0] zext_ln193_fu_3533_p1;
wire   [15:0] add_ln193_1_fu_3536_p2;
wire   [45:0] lhs_2_fu_3623_p3;
wire   [45:0] ret_V_fu_3631_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_713;
reg    ap_condition_598;
reg    ap_condition_698;
reg    ap_condition_692;
reg    ap_condition_686;
reg    ap_condition_680;
reg    ap_condition_674;
reg    ap_condition_668;
reg    ap_condition_662;
reg    ap_condition_656;
reg    ap_condition_650;
reg    ap_condition_644;
reg    ap_condition_638;
reg    ap_condition_632;
reg    ap_condition_626;
reg    ap_condition_620;
reg    ap_condition_614;
reg    ap_condition_704;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1934(
    .din0(nodes_features_proj_V_17_0_load),
    .din1(nodes_features_proj_V_17_1_load),
    .din2(nodes_features_proj_V_17_2_load),
    .din3(nodes_features_proj_V_17_3_load),
    .din4(nodes_features_proj_V_17_4_load),
    .din5(nodes_features_proj_V_17_5_load),
    .din6(nodes_features_proj_V_17_6_load),
    .din7(nodes_features_proj_V_17_7_load),
    .din8(nodes_features_proj_V_17_8_load),
    .din9(nodes_features_proj_V_17_9_load),
    .din10(nodes_features_proj_V_17_10_load),
    .din11(nodes_features_proj_V_17_11_load),
    .din12(nodes_features_proj_V_17_12_load),
    .din13(nodes_features_proj_V_17_13_load),
    .din14(nodes_features_proj_V_17_14_load),
    .din15(nodes_features_proj_V_17_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_17_fu_2790_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1935(
    .din0(nodes_features_proj_V_16_0_load),
    .din1(nodes_features_proj_V_16_1_load),
    .din2(nodes_features_proj_V_16_2_load),
    .din3(nodes_features_proj_V_16_3_load),
    .din4(nodes_features_proj_V_16_4_load),
    .din5(nodes_features_proj_V_16_5_load),
    .din6(nodes_features_proj_V_16_6_load),
    .din7(nodes_features_proj_V_16_7_load),
    .din8(nodes_features_proj_V_16_8_load),
    .din9(nodes_features_proj_V_16_9_load),
    .din10(nodes_features_proj_V_16_10_load),
    .din11(nodes_features_proj_V_16_11_load),
    .din12(nodes_features_proj_V_16_12_load),
    .din13(nodes_features_proj_V_16_13_load),
    .din14(nodes_features_proj_V_16_14_load),
    .din15(nodes_features_proj_V_16_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_16_fu_2828_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1936(
    .din0(nodes_features_proj_V_15_0_load),
    .din1(nodes_features_proj_V_15_1_load),
    .din2(nodes_features_proj_V_15_2_load),
    .din3(nodes_features_proj_V_15_3_load),
    .din4(nodes_features_proj_V_15_4_load),
    .din5(nodes_features_proj_V_15_5_load),
    .din6(nodes_features_proj_V_15_6_load),
    .din7(nodes_features_proj_V_15_7_load),
    .din8(nodes_features_proj_V_15_8_load),
    .din9(nodes_features_proj_V_15_9_load),
    .din10(nodes_features_proj_V_15_10_load),
    .din11(nodes_features_proj_V_15_11_load),
    .din12(nodes_features_proj_V_15_12_load),
    .din13(nodes_features_proj_V_15_13_load),
    .din14(nodes_features_proj_V_15_14_load),
    .din15(nodes_features_proj_V_15_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_15_fu_2866_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1937(
    .din0(nodes_features_proj_V_14_0_load),
    .din1(nodes_features_proj_V_14_1_load),
    .din2(nodes_features_proj_V_14_2_load),
    .din3(nodes_features_proj_V_14_3_load),
    .din4(nodes_features_proj_V_14_4_load),
    .din5(nodes_features_proj_V_14_5_load),
    .din6(nodes_features_proj_V_14_6_load),
    .din7(nodes_features_proj_V_14_7_load),
    .din8(nodes_features_proj_V_14_8_load),
    .din9(nodes_features_proj_V_14_9_load),
    .din10(nodes_features_proj_V_14_10_load),
    .din11(nodes_features_proj_V_14_11_load),
    .din12(nodes_features_proj_V_14_12_load),
    .din13(nodes_features_proj_V_14_13_load),
    .din14(nodes_features_proj_V_14_14_load),
    .din15(nodes_features_proj_V_14_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_14_fu_2904_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1938(
    .din0(nodes_features_proj_V_13_0_load),
    .din1(nodes_features_proj_V_13_1_load),
    .din2(nodes_features_proj_V_13_2_load),
    .din3(nodes_features_proj_V_13_3_load),
    .din4(nodes_features_proj_V_13_4_load),
    .din5(nodes_features_proj_V_13_5_load),
    .din6(nodes_features_proj_V_13_6_load),
    .din7(nodes_features_proj_V_13_7_load),
    .din8(nodes_features_proj_V_13_8_load),
    .din9(nodes_features_proj_V_13_9_load),
    .din10(nodes_features_proj_V_13_10_load),
    .din11(nodes_features_proj_V_13_11_load),
    .din12(nodes_features_proj_V_13_12_load),
    .din13(nodes_features_proj_V_13_13_load),
    .din14(nodes_features_proj_V_13_14_load),
    .din15(nodes_features_proj_V_13_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_13_fu_2942_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1939(
    .din0(nodes_features_proj_V_12_0_load),
    .din1(nodes_features_proj_V_12_1_load),
    .din2(nodes_features_proj_V_12_2_load),
    .din3(nodes_features_proj_V_12_3_load),
    .din4(nodes_features_proj_V_12_4_load),
    .din5(nodes_features_proj_V_12_5_load),
    .din6(nodes_features_proj_V_12_6_load),
    .din7(nodes_features_proj_V_12_7_load),
    .din8(nodes_features_proj_V_12_8_load),
    .din9(nodes_features_proj_V_12_9_load),
    .din10(nodes_features_proj_V_12_10_load),
    .din11(nodes_features_proj_V_12_11_load),
    .din12(nodes_features_proj_V_12_12_load),
    .din13(nodes_features_proj_V_12_13_load),
    .din14(nodes_features_proj_V_12_14_load),
    .din15(nodes_features_proj_V_12_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_12_fu_2980_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1940(
    .din0(nodes_features_proj_V_11_0_load),
    .din1(nodes_features_proj_V_11_1_load),
    .din2(nodes_features_proj_V_11_2_load),
    .din3(nodes_features_proj_V_11_3_load),
    .din4(nodes_features_proj_V_11_4_load),
    .din5(nodes_features_proj_V_11_5_load),
    .din6(nodes_features_proj_V_11_6_load),
    .din7(nodes_features_proj_V_11_7_load),
    .din8(nodes_features_proj_V_11_8_load),
    .din9(nodes_features_proj_V_11_9_load),
    .din10(nodes_features_proj_V_11_10_load),
    .din11(nodes_features_proj_V_11_11_load),
    .din12(nodes_features_proj_V_11_12_load),
    .din13(nodes_features_proj_V_11_13_load),
    .din14(nodes_features_proj_V_11_14_load),
    .din15(nodes_features_proj_V_11_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_11_fu_3018_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1941(
    .din0(nodes_features_proj_V_10_0_load),
    .din1(nodes_features_proj_V_10_1_load),
    .din2(nodes_features_proj_V_10_2_load),
    .din3(nodes_features_proj_V_10_3_load),
    .din4(nodes_features_proj_V_10_4_load),
    .din5(nodes_features_proj_V_10_5_load),
    .din6(nodes_features_proj_V_10_6_load),
    .din7(nodes_features_proj_V_10_7_load),
    .din8(nodes_features_proj_V_10_8_load),
    .din9(nodes_features_proj_V_10_9_load),
    .din10(nodes_features_proj_V_10_10_load),
    .din11(nodes_features_proj_V_10_11_load),
    .din12(nodes_features_proj_V_10_12_load),
    .din13(nodes_features_proj_V_10_13_load),
    .din14(nodes_features_proj_V_10_14_load),
    .din15(nodes_features_proj_V_10_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_10_fu_3056_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1942(
    .din0(nodes_features_proj_V_9_0_load),
    .din1(nodes_features_proj_V_9_1_load),
    .din2(nodes_features_proj_V_9_2_load),
    .din3(nodes_features_proj_V_9_3_load),
    .din4(nodes_features_proj_V_9_4_load),
    .din5(nodes_features_proj_V_9_5_load),
    .din6(nodes_features_proj_V_9_6_load),
    .din7(nodes_features_proj_V_9_7_load),
    .din8(nodes_features_proj_V_9_8_load),
    .din9(nodes_features_proj_V_9_9_load),
    .din10(nodes_features_proj_V_9_10_load),
    .din11(nodes_features_proj_V_9_11_load),
    .din12(nodes_features_proj_V_9_12_load),
    .din13(nodes_features_proj_V_9_13_load),
    .din14(nodes_features_proj_V_9_14_load),
    .din15(nodes_features_proj_V_9_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_7_fu_3094_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1943(
    .din0(nodes_features_proj_V_8_0_load),
    .din1(nodes_features_proj_V_8_1_load),
    .din2(nodes_features_proj_V_8_2_load),
    .din3(nodes_features_proj_V_8_3_load),
    .din4(nodes_features_proj_V_8_4_load),
    .din5(nodes_features_proj_V_8_5_load),
    .din6(nodes_features_proj_V_8_6_load),
    .din7(nodes_features_proj_V_8_7_load),
    .din8(nodes_features_proj_V_8_8_load),
    .din9(nodes_features_proj_V_8_9_load),
    .din10(nodes_features_proj_V_8_10_load),
    .din11(nodes_features_proj_V_8_11_load),
    .din12(nodes_features_proj_V_8_12_load),
    .din13(nodes_features_proj_V_8_13_load),
    .din14(nodes_features_proj_V_8_14_load),
    .din15(nodes_features_proj_V_8_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_6_fu_3132_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1944(
    .din0(nodes_features_proj_V_7_0_load),
    .din1(nodes_features_proj_V_7_1_load),
    .din2(nodes_features_proj_V_7_2_load),
    .din3(nodes_features_proj_V_7_3_load),
    .din4(nodes_features_proj_V_7_4_load),
    .din5(nodes_features_proj_V_7_5_load),
    .din6(nodes_features_proj_V_7_6_load),
    .din7(nodes_features_proj_V_7_7_load),
    .din8(nodes_features_proj_V_7_8_load),
    .din9(nodes_features_proj_V_7_9_load),
    .din10(nodes_features_proj_V_7_10_load),
    .din11(nodes_features_proj_V_7_11_load),
    .din12(nodes_features_proj_V_7_12_load),
    .din13(nodes_features_proj_V_7_13_load),
    .din14(nodes_features_proj_V_7_14_load),
    .din15(nodes_features_proj_V_7_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_5_fu_3170_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1945(
    .din0(nodes_features_proj_V_6_0_load),
    .din1(nodes_features_proj_V_6_1_load),
    .din2(nodes_features_proj_V_6_2_load),
    .din3(nodes_features_proj_V_6_3_load),
    .din4(nodes_features_proj_V_6_4_load),
    .din5(nodes_features_proj_V_6_5_load),
    .din6(nodes_features_proj_V_6_6_load),
    .din7(nodes_features_proj_V_6_7_load),
    .din8(nodes_features_proj_V_6_8_load),
    .din9(nodes_features_proj_V_6_9_load),
    .din10(nodes_features_proj_V_6_10_load),
    .din11(nodes_features_proj_V_6_11_load),
    .din12(nodes_features_proj_V_6_12_load),
    .din13(nodes_features_proj_V_6_13_load),
    .din14(nodes_features_proj_V_6_14_load),
    .din15(nodes_features_proj_V_6_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_4_fu_3208_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1946(
    .din0(nodes_features_proj_V_5_0_load),
    .din1(nodes_features_proj_V_5_1_load),
    .din2(nodes_features_proj_V_5_2_load),
    .din3(nodes_features_proj_V_5_3_load),
    .din4(nodes_features_proj_V_5_4_load),
    .din5(nodes_features_proj_V_5_5_load),
    .din6(nodes_features_proj_V_5_6_load),
    .din7(nodes_features_proj_V_5_7_load),
    .din8(nodes_features_proj_V_5_8_load),
    .din9(nodes_features_proj_V_5_9_load),
    .din10(nodes_features_proj_V_5_10_load),
    .din11(nodes_features_proj_V_5_11_load),
    .din12(nodes_features_proj_V_5_12_load),
    .din13(nodes_features_proj_V_5_13_load),
    .din14(nodes_features_proj_V_5_14_load),
    .din15(nodes_features_proj_V_5_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_3_fu_3246_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1947(
    .din0(nodes_features_proj_V_4_0_load),
    .din1(nodes_features_proj_V_4_1_load),
    .din2(nodes_features_proj_V_4_2_load),
    .din3(nodes_features_proj_V_4_3_load),
    .din4(nodes_features_proj_V_4_4_load),
    .din5(nodes_features_proj_V_4_5_load),
    .din6(nodes_features_proj_V_4_6_load),
    .din7(nodes_features_proj_V_4_7_load),
    .din8(nodes_features_proj_V_4_8_load),
    .din9(nodes_features_proj_V_4_9_load),
    .din10(nodes_features_proj_V_4_10_load),
    .din11(nodes_features_proj_V_4_11_load),
    .din12(nodes_features_proj_V_4_12_load),
    .din13(nodes_features_proj_V_4_13_load),
    .din14(nodes_features_proj_V_4_14_load),
    .din15(nodes_features_proj_V_4_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_2_fu_3284_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1948(
    .din0(nodes_features_proj_V_3_0_load),
    .din1(nodes_features_proj_V_3_1_load),
    .din2(nodes_features_proj_V_3_2_load),
    .din3(nodes_features_proj_V_3_3_load),
    .din4(nodes_features_proj_V_3_4_load),
    .din5(nodes_features_proj_V_3_5_load),
    .din6(nodes_features_proj_V_3_6_load),
    .din7(nodes_features_proj_V_3_7_load),
    .din8(nodes_features_proj_V_3_8_load),
    .din9(nodes_features_proj_V_3_9_load),
    .din10(nodes_features_proj_V_3_10_load),
    .din11(nodes_features_proj_V_3_11_load),
    .din12(nodes_features_proj_V_3_12_load),
    .din13(nodes_features_proj_V_3_13_load),
    .din14(nodes_features_proj_V_3_14_load),
    .din15(nodes_features_proj_V_3_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_1_fu_3322_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1949(
    .din0(nodes_features_proj_V_2_0_load),
    .din1(nodes_features_proj_V_2_1_load),
    .din2(nodes_features_proj_V_2_2_load),
    .din3(nodes_features_proj_V_2_3_load),
    .din4(nodes_features_proj_V_2_4_load),
    .din5(nodes_features_proj_V_2_5_load),
    .din6(nodes_features_proj_V_2_6_load),
    .din7(nodes_features_proj_V_2_7_load),
    .din8(nodes_features_proj_V_2_8_load),
    .din9(nodes_features_proj_V_2_9_load),
    .din10(nodes_features_proj_V_2_10_load),
    .din11(nodes_features_proj_V_2_11_load),
    .din12(nodes_features_proj_V_2_12_load),
    .din13(nodes_features_proj_V_2_13_load),
    .din14(nodes_features_proj_V_2_14_load),
    .din15(nodes_features_proj_V_2_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_s_fu_3360_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1950(
    .din0(nodes_features_proj_V_1_0_load),
    .din1(nodes_features_proj_V_1_1_load),
    .din2(nodes_features_proj_V_1_2_load),
    .din3(nodes_features_proj_V_1_3_load),
    .din4(nodes_features_proj_V_1_4_load),
    .din5(nodes_features_proj_V_1_5_load),
    .din6(nodes_features_proj_V_1_6_load),
    .din7(nodes_features_proj_V_1_7_load),
    .din8(nodes_features_proj_V_1_8_load),
    .din9(nodes_features_proj_V_1_9_load),
    .din10(nodes_features_proj_V_1_10_load),
    .din11(nodes_features_proj_V_1_11_load),
    .din12(nodes_features_proj_V_1_12_load),
    .din13(nodes_features_proj_V_1_13_load),
    .din14(nodes_features_proj_V_1_14_load),
    .din15(nodes_features_proj_V_1_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_9_fu_3398_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1951(
    .din0(nodes_features_proj_V_0_0_load),
    .din1(nodes_features_proj_V_0_1_load),
    .din2(nodes_features_proj_V_0_2_load),
    .din3(nodes_features_proj_V_0_3_load),
    .din4(nodes_features_proj_V_0_4_load),
    .din5(nodes_features_proj_V_0_5_load),
    .din6(nodes_features_proj_V_0_6_load),
    .din7(nodes_features_proj_V_0_7_load),
    .din8(nodes_features_proj_V_0_8_load),
    .din9(nodes_features_proj_V_0_9_load),
    .din10(nodes_features_proj_V_0_10_load),
    .din11(nodes_features_proj_V_0_11_load),
    .din12(nodes_features_proj_V_0_12_load),
    .din13(nodes_features_proj_V_0_13_load),
    .din14(nodes_features_proj_V_0_14_load),
    .din15(nodes_features_proj_V_0_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_8_fu_3436_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1952(
    .din0(nodes_features_proj_V_18_0_load),
    .din1(nodes_features_proj_V_18_1_load),
    .din2(nodes_features_proj_V_18_2_load),
    .din3(nodes_features_proj_V_18_3_load),
    .din4(nodes_features_proj_V_18_4_load),
    .din5(nodes_features_proj_V_18_5_load),
    .din6(nodes_features_proj_V_18_6_load),
    .din7(nodes_features_proj_V_18_7_load),
    .din8(nodes_features_proj_V_18_8_load),
    .din9(nodes_features_proj_V_18_9_load),
    .din10(nodes_features_proj_V_18_10_load),
    .din11(nodes_features_proj_V_18_11_load),
    .din12(nodes_features_proj_V_18_12_load),
    .din13(nodes_features_proj_V_18_13_load),
    .din14(nodes_features_proj_V_18_14_load),
    .din15(nodes_features_proj_V_18_15_load),
    .din16(trunc_ln200_fu_2786_p1),
    .dout(tmp_fu_3474_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U1953(
    .din0(phi_ln1171_reg_2617_pp0_iter2_reg),
    .din1(all_attention_coefficients_V_load_reg_3885),
    .dout(r_V_fu_3617_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_1_fu_2770_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_lhs_reg_2661 <= 28'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_lhs_reg_2661 <= ap_phi_reg_pp0_iter0_lhs_reg_2661;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if ((1'b1 == ap_condition_598)) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_fu_3474_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd17))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_17_fu_2790_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd16))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_16_fu_2828_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd15))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_15_fu_2866_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd14))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_14_fu_2904_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd13))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_13_fu_2942_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd12))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_12_fu_2980_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd11))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_11_fu_3018_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd10))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_10_fu_3056_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd9))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_7_fu_3094_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd8))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_6_fu_3132_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd7))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_5_fu_3170_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd6))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_4_fu_3208_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd5))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_3_fu_3246_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd4))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_2_fu_3284_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd3))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_1_fu_3322_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd2))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_s_fu_3360_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd1))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_9_fu_3398_p18;
        end else if (((icmp_ln193_fu_2720_p2 == 1'd0) & (select_ln193_2_fu_2778_p3 == 5'd0))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= tmp_8_fu_3436_p18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617 <= ap_phi_reg_pp0_iter0_phi_ln1171_reg_2617;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_704)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_15_load;
        end else if ((1'b1 == ap_condition_614)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_14_load;
        end else if ((1'b1 == ap_condition_620)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_13_load;
        end else if ((1'b1 == ap_condition_626)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_12_load;
        end else if ((1'b1 == ap_condition_632)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_11_load;
        end else if ((1'b1 == ap_condition_638)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_10_load;
        end else if ((1'b1 == ap_condition_644)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_9_load;
        end else if ((1'b1 == ap_condition_650)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_8_load;
        end else if ((1'b1 == ap_condition_656)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_7_load;
        end else if ((1'b1 == ap_condition_662)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_6_load;
        end else if ((1'b1 == ap_condition_668)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_5_load;
        end else if ((1'b1 == ap_condition_674)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_4_load;
        end else if ((1'b1 == ap_condition_680)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_3_load;
        end else if ((1'b1 == ap_condition_686)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_2_load;
        end else if ((1'b1 == ap_condition_692)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_1_load;
        end else if ((1'b1 == ap_condition_698)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_sig_allocacmp_out_nodes_features_sum_V_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_lhs_reg_2661 <= ap_phi_reg_pp0_iter3_lhs_reg_2661;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln193_fu_2720_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            fout_1_fu_762 <= add_ln197_fu_3512_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            fout_1_fu_762 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln193_fu_2720_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_770 <= add_ln193_2_fu_2726_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_770 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln193_fu_2720_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_766 <= select_ln193_2_fu_2778_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_766 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln193_reg_3768_pp0_iter1_reg == 1'd0))) begin
        all_attention_coefficients_V_load_reg_3885 <= all_attention_coefficients_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln193_reg_3768 <= icmp_ln193_fu_2720_p2;
        icmp_ln193_reg_3768_pp0_iter1_reg <= icmp_ln193_reg_3768;
        select_ln193_1_reg_3772_pp0_iter1_reg <= select_ln193_1_reg_3772;
        trunc_ln200_reg_3781_pp0_iter1_reg <= trunc_ln200_reg_3781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln193_reg_3768_pp0_iter2_reg <= icmp_ln193_reg_3768_pp0_iter1_reg;
        phi_ln1171_reg_2617_pp0_iter2_reg <= phi_ln1171_reg_2617;
        r_V_reg_3970 <= r_V_fu_3617_p2;
        select_ln193_1_reg_3772_pp0_iter2_reg <= select_ln193_1_reg_3772_pp0_iter1_reg;
        trunc_ln200_reg_3781_pp0_iter2_reg <= trunc_ln200_reg_3781_pp0_iter1_reg;
        trunc_ln200_reg_3781_pp0_iter3_reg <= trunc_ln200_reg_3781_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_lhs_reg_2661 <= ap_phi_reg_pp0_iter1_lhs_reg_2661;
        phi_ln1171_reg_2617 <= ap_phi_reg_pp0_iter1_phi_ln1171_reg_2617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_lhs_reg_2661 <= ap_phi_reg_pp0_iter2_lhs_reg_2661;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_2720_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln193_1_reg_3772 <= select_ln193_1_fu_2770_p3;
        select_ln193_2_reg_3776 <= select_ln193_2_fu_2778_p3;
        trunc_ln200_reg_3781 <= trunc_ln200_fu_2786_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_2720_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_fout_1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_fout_1_load = fout_1_fu_762;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_770;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n2_load = n2_fu_766;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_0_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_0_load = out_nodes_features_sum_V_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_10_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_10_load = out_nodes_features_sum_V_10_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_11_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_11_load = out_nodes_features_sum_V_11_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_12_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_12_load = out_nodes_features_sum_V_12_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_13_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_13_load = out_nodes_features_sum_V_13_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_14_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_14_load = out_nodes_features_sum_V_14_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_15_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_15_load = out_nodes_features_sum_V_15_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_1_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_1_load = out_nodes_features_sum_V_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_2_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_2_load = out_nodes_features_sum_V_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_3_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_3_load = out_nodes_features_sum_V_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_4_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_4_load = out_nodes_features_sum_V_4_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_5_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_5_load = out_nodes_features_sum_V_5_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_6_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_6_load = out_nodes_features_sum_V_6_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_7_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_7_load = out_nodes_features_sum_V_7_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_8_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_8_load = out_nodes_features_sum_V_8_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_out_nodes_features_sum_V_9_load = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        ap_sig_allocacmp_out_nodes_features_sum_V_9_load = out_nodes_features_sum_V_9_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_0_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_0_o = out_nodes_features_sum_V_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_0_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_10_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_10_o = out_nodes_features_sum_V_10_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_10_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_11_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_11_o = out_nodes_features_sum_V_11_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_11_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_12_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_12_o = out_nodes_features_sum_V_12_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_12_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_13_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_13_o = out_nodes_features_sum_V_13_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_13_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_14_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_14_o = out_nodes_features_sum_V_14_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_14_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_15_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_15_o = out_nodes_features_sum_V_15_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_15_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_1_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_1_o = out_nodes_features_sum_V_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_1_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_2_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_2_o = out_nodes_features_sum_V_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_2_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_3_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_3_o = out_nodes_features_sum_V_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_3_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_4_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_4_o = out_nodes_features_sum_V_4_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_4_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_5_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_5_o = out_nodes_features_sum_V_5_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_5_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_6_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_6_o = out_nodes_features_sum_V_6_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_6_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_7_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_7_o = out_nodes_features_sum_V_7_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_7_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_8_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_8_o = out_nodes_features_sum_V_8_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_8_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_9_o = {{ret_V_fu_3631_p2[45:18]}};
    end else begin
        out_nodes_features_sum_V_9_o = out_nodes_features_sum_V_9_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln200_reg_3781_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_9_o_ap_vld = 1'b1;
    end else begin
        out_nodes_features_sum_V_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln193_1_fu_3536_p2 = (mul_ln195_1 + zext_ln193_fu_3533_p1);

assign add_ln193_2_fu_2726_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln193_fu_2738_p2 = (ap_sig_allocacmp_n2_load + 5'd1);

assign add_ln197_fu_3512_p2 = (select_ln193_fu_2750_p3 + 5'd1);

assign all_attention_coefficients_V_address0 = zext_ln195_fu_3541_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_598 = (~(select_ln193_2_fu_2778_p3 == 5'd0) & ~(select_ln193_2_fu_2778_p3 == 5'd1) & ~(select_ln193_2_fu_2778_p3 == 5'd2) & ~(select_ln193_2_fu_2778_p3 == 5'd3) & ~(select_ln193_2_fu_2778_p3 == 5'd4) & ~(select_ln193_2_fu_2778_p3 == 5'd5) & ~(select_ln193_2_fu_2778_p3 == 5'd6) & ~(select_ln193_2_fu_2778_p3 == 5'd7) & ~(select_ln193_2_fu_2778_p3 == 5'd8) & ~(select_ln193_2_fu_2778_p3 == 5'd9) & ~(select_ln193_2_fu_2778_p3 == 5'd10) & ~(select_ln193_2_fu_2778_p3 == 5'd11) & ~(select_ln193_2_fu_2778_p3 == 5'd12) & ~(select_ln193_2_fu_2778_p3 == 5'd13) & ~(select_ln193_2_fu_2778_p3 == 5'd14) & ~(select_ln193_2_fu_2778_p3 == 5'd15) & ~(select_ln193_2_fu_2778_p3 == 5'd16) & ~(select_ln193_2_fu_2778_p3 == 5'd17) & (icmp_ln193_fu_2720_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_614 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd14) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_620 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd13) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_626 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd12) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_632 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd11) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_638 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd10) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_644 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd9) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_650 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd8) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_656 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd7) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_662 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd6) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_668 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd5) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_674 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd4) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_680 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd3) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_686 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd2) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_692 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd1) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_698 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd0) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_704 = ((trunc_ln200_reg_3781_pp0_iter2_reg == 4'd15) & (select_ln193_1_reg_3772_pp0_iter2_reg == 1'd0) & (icmp_ln193_reg_3768_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_713 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_lhs_reg_2661 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1171_reg_2617 = 'bx;

assign cmp82829_fu_2764_p2 = ((ap_sig_allocacmp_n2_load == 5'd0) ? 1'b1 : 1'b0);

assign cmp8_mid1_fu_2758_p2 = ((add_ln193_fu_2738_p2 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_2720_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd304) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_2744_p2 = ((ap_sig_allocacmp_fout_1_load == 5'd16) ? 1'b1 : 1'b0);

assign lhs_2_fu_3623_p3 = {{ap_phi_reg_pp0_iter4_lhs_reg_2661}, {18'd0}};

assign ret_V_fu_3631_p2 = (lhs_2_fu_3623_p3 + r_V_reg_3970);

assign select_ln193_1_fu_2770_p3 = ((icmp_ln197_fu_2744_p2[0:0] == 1'b1) ? cmp8_mid1_fu_2758_p2 : cmp82829_fu_2764_p2);

assign select_ln193_2_fu_2778_p3 = ((icmp_ln197_fu_2744_p2[0:0] == 1'b1) ? add_ln193_fu_2738_p2 : ap_sig_allocacmp_n2_load);

assign select_ln193_fu_2750_p3 = ((icmp_ln197_fu_2744_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_fout_1_load);

assign trunc_ln200_fu_2786_p1 = select_ln193_fu_2750_p3[3:0];

assign zext_ln193_fu_3533_p1 = select_ln193_2_reg_3776;

assign zext_ln195_fu_3541_p1 = add_ln193_1_fu_3536_p2;

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4
