{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523705855317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523705855325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 12:37:35 2018 " "Processing started: Sat Apr 14 12:37:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523705855325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705855325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705855326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523705856550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523705856551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicWatch-Structural " "Found design unit 1: BasicWatch-Structural" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870759 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicWatch " "Found entity 1: BasicWatch" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870780 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-RTL " "Found design unit 1: Bin7SegDecoder-RTL" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenablegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkenablegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkEnableGenerator-RTL " "Found design unit 1: ClkEnableGenerator-RTL" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/ClkEnableGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkEnableGenerator " "Found entity 1: ClkEnableGenerator" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/ClkEnableGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/Counter4Bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/Counter4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705870798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "valOut BasicWatch.vhd(86) " "VHDL error at BasicWatch.vhd(86): object \"valOut\" is used but not declared" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 86 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned BasicWatch.vhd(87) " "VHDL error at BasicWatch.vhd(87): object \"unsigned\" is used but not declared" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 87 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned BasicWatch.vhd(88) " "VHDL error at BasicWatch.vhd(88): object \"unsigned\" is used but not declared" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 88 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned BasicWatch.vhd(89) " "VHDL error at BasicWatch.vhd(89): object \"unsigned\" is used but not declared" {  } { { "BasicWatch.vhd" "" { Text "C:/intelFPGA_lite/17.1/AULASLSD/miniprojeto/BasicWatch.vhd" 89 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1523705870798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523705870976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 14 12:37:50 2018 " "Processing ended: Sat Apr 14 12:37:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523705870976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523705870976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523705870976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705870976 ""}
