Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 18 00:08:37 2024
| Host         : vinayy232 running 64-bit major release  (build 9200)
| Command      : report_drc -file imageProcessingSystem_wrapper_drc_opted.rpt -pb imageProcessingSystem_wrapper_drc_opted.pb -rpx imageProcessingSystem_wrapper_drc_opted.rpx
| Design       : imageProcessingSystem_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPOP-1 | Warning  | PREG Output pipelining | 2          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP imageProcessingSystem_i/EdgeDetection_0/inst/conv/convolved_data_int1_reg output imageProcessingSystem_i/EdgeDetection_0/inst/conv/convolved_data_int1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP imageProcessingSystem_i/EdgeDetection_0/inst/conv/convolved_data_int2_reg output imageProcessingSystem_i/EdgeDetection_0/inst/conv/convolved_data_int2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>


