#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Oct 26 08:02:58 2024
# Process ID: 22152
# Log file: D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Demux_1_to_8/planAhead_run_1/planAhead.log
# Journal file: D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Demux_1_to_8/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Demux_1_to_8/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin L13 [get_ports IN]
endgroup
startgroup
set_property package_pin L14 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {OUT[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {OUT[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {OUT[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {OUT[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {OUT[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {OUT[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {OUT[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {OUT[0]}]
endgroup
save_constraints
set_property iostandard LVCMOS25 [get_ports [list {OUT[1]}]]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
