// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/25/2017 01:45:42"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \buffer[15]~DUPLICATE_q ;
wire \buffer[0]_OTERM3 ;
wire \Add0~126 ;
wire \Add0~121_sumout ;
wire \buffer[1]_OTERM5 ;
wire \Add0~122 ;
wire \Add0~117_sumout ;
wire \buffer[2]_OTERM7 ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \buffer[3]_OTERM9 ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \buffer[4]_OTERM11 ;
wire \Add0~110 ;
wire \Add0~21_sumout ;
wire \buffer[5]_OTERM13 ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \buffer[6]_OTERM15 ;
wire \buffer[6]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \buffer[7]_OTERM17 ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \buffer[8]_OTERM19 ;
wire \buffer[8]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \buffer[9]_OTERM21 ;
wire \buffer[9]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \buffer[10]_OTERM1 ;
wire \buffer[10]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~53_sumout ;
wire \buffer[11]_OTERM23 ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \buffer[12]_OTERM25 ;
wire \buffer[12]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~69_sumout ;
wire \buffer[13]_OTERM27 ;
wire \buffer[13]~DUPLICATE_q ;
wire \Add0~70 ;
wire \Add0~45_sumout ;
wire \buffer[14]_OTERM29 ;
wire \buffer[14]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~65_sumout ;
wire \buffer[15]_OTERM31 ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \buffer[16]_OTERM33 ;
wire \Add0~62 ;
wire \Add0~81_sumout ;
wire \buffer[17]_OTERM35 ;
wire \buffer[17]~DUPLICATE_q ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \buffer[18]_OTERM37 ;
wire \Add0~78 ;
wire \Add0~57_sumout ;
wire \buffer[19]_OTERM39 ;
wire \buffer[16]~DUPLICATE_q ;
wire \LessThan0~3_combout ;
wire \LessThan0~2_combout ;
wire \Add0~58 ;
wire \Add0~73_sumout ;
wire \buffer[20]_OTERM41 ;
wire \buffer[20]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~41_sumout ;
wire \buffer[21]_OTERM43 ;
wire \buffer[21]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \buffer[22]_OTERM45 ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \buffer[23]_OTERM47 ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \buffer[24]_OTERM49 ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \buffer[25]_OTERM51 ;
wire \Add0~26 ;
wire \Add0~105_sumout ;
wire \buffer[26]_OTERM53 ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \buffer[27]_OTERM55 ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \buffer[28]_OTERM57 ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \buffer[29]_OTERM59 ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \buffer[30]_OTERM61 ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \buffer[31]_OTERM63 ;
wire \LessThan0~5_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~6_combout ;
wire \clk~0_combout ;
wire \clk~q ;
wire \PC[2]~0_combout ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \PC[8]~1_combout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \Add1~50 ;
wire \Add1~1_sumout ;
wire \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \PC[8]~_wirecell_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ;
wire \Decoder1~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \Selector14~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Selector16~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \Selector15~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \Selector20~0_combout ;
wire \Selector40~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \Selector17~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \Selector18~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \Selector19~0_combout ;
wire \Selector58~0_combout ;
wire \Selector27~0_combout ;
wire \Decoder1~1_combout ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \aluin2_A~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \aluin2_A~10_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \WideOr0~0_combout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \always9~0_combout ;
wire \Selector21~0_combout ;
wire \aluin2_A~5_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \Selector25~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \Selector24~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \Selector23~0_combout ;
wire \Selector22~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \aluin2_A~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \aluin2_A~2_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \aluin2_A~3_combout ;
wire \ShiftRight0~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \aluin2_A~8_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \aluin2_A~9_combout ;
wire \aluin2_A~7_combout ;
wire \aluin2_A~6_combout ;
wire \aluin2_A~4_combout ;
wire \aluin2_A[13]~DUPLICATE_q ;
wire \ShiftRight0~1_combout ;
wire \Selector58~2_combout ;
wire \aluin2_A~11_combout ;
wire \ShiftLeft0~12_combout ;
wire \Selector55~0_combout ;
wire \Selector27~1_combout ;
wire \aluin2_A~13_combout ;
wire \Selector53~0_combout ;
wire \Selector53~1_combout ;
wire \aluin2_A~12_combout ;
wire \aluin2_A[0]~DUPLICATE_q ;
wire \Selector44~0_combout ;
wire \Selector48~1_combout ;
wire \Selector45~0_combout ;
wire \aluin2_A[12]~DUPLICATE_q ;
wire \Selector46~1_combout ;
wire \Selector45~1_combout ;
wire \Selector27~4_combout ;
wire \Selector43~3_combout ;
wire \Selector40~1_combout ;
wire \Selector43~0_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector36~3_combout ;
wire \Selector27~3_combout ;
wire \Selector27~2_combout ;
wire \Selector27~5_combout ;
wire \ShiftLeft0~28_combout ;
wire \Selector34~2_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector31~0_combout ;
wire \Selector30~0_combout ;
wire \ShiftRight0~49_combout ;
wire \Selector45~3_combout ;
wire \Selector29~2_combout ;
wire \Add2~70 ;
wire \Add2~66 ;
wire \Add2~53_sumout ;
wire \Selector27~6_combout ;
wire \Add2~54 ;
wire \Add2~49_sumout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \Add3~30 ;
wire \Add3~31 ;
wire \Add3~26 ;
wire \Add3~27 ;
wire \Add3~22 ;
wire \Add3~23 ;
wire \Add3~18 ;
wire \Add3~19 ;
wire \Add3~14 ;
wire \Add3~15 ;
wire \Add3~10 ;
wire \Add3~11 ;
wire \Add3~6 ;
wire \Add3~7 ;
wire \Add3~2 ;
wire \Add3~3 ;
wire \Add3~126 ;
wire \Add3~127 ;
wire \Add3~122 ;
wire \Add3~123 ;
wire \Add3~118 ;
wire \Add3~119 ;
wire \Add3~114 ;
wire \Add3~115 ;
wire \Add3~46 ;
wire \Add3~47 ;
wire \Add3~42 ;
wire \Add3~43 ;
wire \Add3~94 ;
wire \Add3~95 ;
wire \Add3~90 ;
wire \Add3~91 ;
wire \Add3~86 ;
wire \Add3~87 ;
wire \Add3~82 ;
wire \Add3~83 ;
wire \Add3~62 ;
wire \Add3~63 ;
wire \Add3~58 ;
wire \Add3~59 ;
wire \Add3~110 ;
wire \Add3~111 ;
wire \Add3~107 ;
wire \Add3~103 ;
wire \Add3~99 ;
wire \Add3~39 ;
wire \Add3~35 ;
wire \Add3~79 ;
wire \Add3~75 ;
wire \Add3~71 ;
wire \Add3~67 ;
wire \Add3~54 ;
wire \Add3~55 ;
wire \Add3~49_sumout ;
wire \Selector27~10_combout ;
wire \Selector27~7_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~35_combout ;
wire \Selector27~8_combout ;
wire \Selector27~9_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \Add3~106 ;
wire \Add3~102 ;
wire \Add3~98 ;
wire \Add3~38 ;
wire \Add3~34 ;
wire \Add3~78 ;
wire \Add3~74 ;
wire \Add3~70 ;
wire \Add3~66 ;
wire \Add3~53_sumout ;
wire \Selector28~1_combout ;
wire \Selector28~3_combout ;
wire \ShiftLeft0~44_combout ;
wire \Selector28~4_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~43_combout ;
wire \Selector28~2_combout ;
wire \Selector28~0_combout ;
wire \Selector28~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~47_combout ;
wire \ShiftLeft0~48_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~26_combout ;
wire \Selector29~1_combout ;
wire \Add2~65_sumout ;
wire \Add3~65_sumout ;
wire \Selector29~4_combout ;
wire \Selector29~0_combout ;
wire \Selector29~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \Add2~90 ;
wire \Add2~86 ;
wire \Add2~82 ;
wire \Add2~62 ;
wire \Add2~58 ;
wire \Add2~110 ;
wire \Add2~106 ;
wire \Add2~102 ;
wire \Add2~98 ;
wire \Add2~38 ;
wire \Add2~34 ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \Add3~69_sumout ;
wire \Selector30~4_combout ;
wire \ShiftRight0~29_combout ;
wire \Selector30~1_combout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~50_combout ;
wire \Selector30~2_combout ;
wire \Selector30~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \ShiftRight0~7_combout ;
wire \Selector31~2_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector31~1_combout ;
wire \Add2~73_sumout ;
wire \Add3~73_sumout ;
wire \Selector31~4_combout ;
wire \Selector31~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~53_combout ;
wire \ShiftRight0~10_combout ;
wire \Selector32~2_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector32~3_combout ;
wire \Selector32~1_combout ;
wire \Add2~77_sumout ;
wire \Add3~77_sumout ;
wire \Selector32~5_combout ;
wire \Selector32~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \Selector33~0_combout ;
wire \ShiftLeft0~17_combout ;
wire \Selector32~0_combout ;
wire \Selector33~2_combout ;
wire \ShiftRight0~19_combout ;
wire \Selector33~1_combout ;
wire \Selector33~3_combout ;
wire \Add2~33_sumout ;
wire \Add3~33_sumout ;
wire \Selector33~5_combout ;
wire \Selector33~4_combout ;
wire \memaddr_M[25]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \Add2~37_sumout ;
wire \Add3~37_sumout ;
wire \Selector34~5_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~25_combout ;
wire \Selector34~3_combout ;
wire \Selector34~1_combout ;
wire \Selector34~0_combout ;
wire \Selector34~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector35~2_combout ;
wire \Selector35~0_combout ;
wire \ShiftRight0~8_combout ;
wire \Selector35~1_combout ;
wire \Add2~97_sumout ;
wire \Add3~97_sumout ;
wire \Selector35~4_combout ;
wire \Selector35~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \Add2~101_sumout ;
wire \Add3~101_sumout ;
wire \Selector36~1_combout ;
wire \Selector36~0_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~12_combout ;
wire \Selector36~2_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector36~4_combout ;
wire \Selector36~5_combout ;
wire \Selector36~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector37~3_combout ;
wire \Selector37~2_combout ;
wire \Selector37~4_combout ;
wire \Add2~105_sumout ;
wire \Add3~105_sumout ;
wire \Selector37~1_combout ;
wire \Selector37~0_combout ;
wire \Selector37~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~30_combout ;
wire \Selector38~2_combout ;
wire \ShiftLeft0~60_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~11_combout ;
wire \Selector38~3_combout ;
wire \Selector38~4_combout ;
wire \Add3~109_sumout ;
wire \Add2~109_sumout ;
wire \Selector38~1_combout ;
wire \Selector38~0_combout ;
wire \Selector38~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \Selector39~0_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~36_combout ;
wire \Selector39~2_combout ;
wire \Add2~57_sumout ;
wire \Add3~57_sumout ;
wire \Selector39~4_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector39~1_combout ;
wire \Selector39~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \Selector40~6_combout ;
wire \ShiftLeft0~46_combout ;
wire \Selector40~2_combout ;
wire \Add3~61_sumout ;
wire \Selector40~4_combout ;
wire \Add2~61_sumout ;
wire \Selector40~5_combout ;
wire \Selector40~3_combout ;
wire \Selector40~7_combout ;
wire \Selector40~8_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector41~1_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector41~2_combout ;
wire \Selector41~3_combout ;
wire \Add2~81_sumout ;
wire \Add3~81_sumout ;
wire \Selector41~4_combout ;
wire \Selector41~5_combout ;
wire \Selector41~0_combout ;
wire \Selector41~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \Selector42~5_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~47_combout ;
wire \Selector42~2_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector42~1_combout ;
wire \Selector42~3_combout ;
wire \Selector42~0_combout ;
wire \Add3~85_sumout ;
wire \Add2~85_sumout ;
wire \Selector42~4_combout ;
wire \Selector42~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~22 ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~2 ;
wire \Add2~126 ;
wire \Add2~122 ;
wire \Add2~118 ;
wire \Add2~114 ;
wire \Add2~46 ;
wire \Add2~42 ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Add3~89_sumout ;
wire \Selector43~2_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector43~1_combout ;
wire \Selector43~4_combout ;
wire \memaddr_M[15]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \Add2~93_sumout ;
wire \Add3~93_sumout ;
wire \Selector44~5_combout ;
wire \Selector44~2_combout ;
wire \Selector44~1_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector44~3_combout ;
wire \Selector44~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \Selector45~2_combout ;
wire \Selector58~1_combout ;
wire \Selector45~4_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector45~5_combout ;
wire \Add2~41_sumout ;
wire \Add3~41_sumout ;
wire \Selector45~7_combout ;
wire \Selector45~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector46~2_combout ;
wire \Add2~45_sumout ;
wire \Add3~45_sumout ;
wire \Selector46~4_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector46~0_combout ;
wire \Selector46~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~51_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector47~1_combout ;
wire \Selector47~2_combout ;
wire \Selector47~0_combout ;
wire \Add2~113_sumout ;
wire \Add3~113_sumout ;
wire \Selector47~4_combout ;
wire \Selector47~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector49~1_combout ;
wire \Selector49~2_combout ;
wire \Selector49~3_combout ;
wire \Selector49~0_combout ;
wire \Add2~121_sumout ;
wire \Selector49~4_combout ;
wire \Add3~121_sumout ;
wire \Selector49~5_combout ;
wire \Selector49~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~20_combout ;
wire \Selector50~0_combout ;
wire \Equal0~8_combout ;
wire \Selector50~3_combout ;
wire \Selector50~4_combout ;
wire \Add2~125_sumout ;
wire \Add3~125_sumout ;
wire \Selector50~5_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector50~1_combout ;
wire \Selector50~2_combout ;
wire \Selector50~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~2_combout ;
wire \Selector51~2_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~6_combout ;
wire \Selector51~0_combout ;
wire \Selector51~1_combout ;
wire \Add2~1_sumout ;
wire \Selector51~3_combout ;
wire \Add3~1_sumout ;
wire \Selector51~4_combout ;
wire \Selector51~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \Selector52~2_combout ;
wire \Add3~5_sumout ;
wire \Add2~5_sumout ;
wire \Selector52~3_combout ;
wire \Selector52~1_combout ;
wire \Selector52~4_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~17_combout ;
wire \Selector52~0_combout ;
wire \Selector52~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~26_combout ;
wire \Selector53~2_combout ;
wire \Selector53~4_combout ;
wire \Add2~9_sumout ;
wire \Add3~9_sumout ;
wire \Selector53~5_combout ;
wire \Selector53~3_combout ;
wire \Selector53~6_combout ;
wire \Selector53~7_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \Add3~13_sumout ;
wire \Add2~13_sumout ;
wire \Selector54~3_combout ;
wire \Selector54~1_combout ;
wire \Selector54~2_combout ;
wire \Selector54~4_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~35_combout ;
wire \Selector54~0_combout ;
wire \Selector54~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \ShiftLeft0~1_combout ;
wire \Selector55~2_combout ;
wire \Add2~17_sumout ;
wire \Add3~17_sumout ;
wire \Selector55~4_combout ;
wire \Selector55~3_combout ;
wire \Selector55~5_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector55~1_combout ;
wire \Selector55~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~41_combout ;
wire \Selector56~0_combout ;
wire \Selector56~1_combout ;
wire \Add2~21_sumout ;
wire \Add3~21_sumout ;
wire \Selector56~4_combout ;
wire \Selector56~2_combout ;
wire \Selector56~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \Add2~25_sumout ;
wire \Add3~25_sumout ;
wire \Selector57~4_combout ;
wire \Selector57~1_combout ;
wire \Selector57~2_combout ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~44_combout ;
wire \Selector57~0_combout ;
wire \Selector57~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \LessThan1~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Equal0~6_combout ;
wire \Equal0~10_combout ;
wire \Equal0~0_combout ;
wire \LessThan1~1_combout ;
wire \Equal0~1_combout ;
wire \LessThan1~0_combout ;
wire \Equal0~2_combout ;
wire \Selector58~6_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~7_combout ;
wire \LessThan2~8_combout ;
wire \LessThan2~9_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~10_combout ;
wire \Selector58~7_combout ;
wire \Selector58~8_combout ;
wire \Selector58~9_combout ;
wire \Selector58~10_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \Selector58~11_combout ;
wire \Selector58~5_combout ;
wire \Selector58~12_combout ;
wire \Selector58~3_combout ;
wire \Add3~29_sumout ;
wire \Add2~29_sumout ;
wire \Selector58~19_combout ;
wire \Selector58~16_combout ;
wire \Selector58~17_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~46_combout ;
wire \Selector58~13_combout ;
wire \Selector58~14_combout ;
wire \Selector58~15_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \Selector58~4_combout ;
wire \Selector58~18_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \Selector48~0_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \Selector48~4_combout ;
wire \Selector48~5_combout ;
wire \Add3~117_sumout ;
wire \Add2~117_sumout ;
wire \Selector48~6_combout ;
wire \Selector48~7_combout ;
wire \always7~7_combout ;
wire \always7~1_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \always7~2_combout ;
wire \always7~4_combout ;
wire \memaddr_M[29]~DUPLICATE_q ;
wire \always7~3_combout ;
wire \always7~5_combout ;
wire \always7~0_combout ;
wire \always7~6_combout ;
wire \always7~8_combout ;
wire \memaddr_M[0]~DUPLICATE_q ;
wire \HexOut~3_combout ;
wire \HexOut~0_combout ;
wire \HexOut~2_combout ;
wire \HexOut~1_combout ;
wire \HexOut[1]~DUPLICATE_q ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HexOut~6_combout ;
wire \HexOut~5_combout ;
wire \HexOut~4_combout ;
wire \HexOut~7_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HexOut~10_combout ;
wire \HexOut~9_combout ;
wire \HexOut~11_combout ;
wire \HexOut~8_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HexOut~15_combout ;
wire \HexOut~13_combout ;
wire \HexOut~14_combout ;
wire \HexOut~12_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HexOut~17_combout ;
wire \HexOut~19_combout ;
wire \HexOut~18_combout ;
wire \HexOut~16_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HexOut~21_combout ;
wire \HexOut~20_combout ;
wire \HexOut~23_combout ;
wire \HexOut~22_combout ;
wire \HexOut[22]~DUPLICATE_q ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \HexOut[23]~DUPLICATE_q ;
wire \HexOut[21]~DUPLICATE_q ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [0:0] \imem_rtl_0|auto_generated|address_reg_a ;
wire [31:0] wmemval_M;
wire [31:0] memaddr_M;
wire [4:0] destreg_M;
wire [4:0] destreg_A;
wire [31:0] buffer;
wire [31:0] aluin2_A;
wire [8:0] alufunc_A;
wire [31:0] PC;
wire [23:0] HexOut;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \imem_rtl_0|auto_generated|ram_block1a58~portadataout  = \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a26~portadataout  = \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a63~portadataout  = \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a31~portadataout  = \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a59~portadataout  = \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a27~portadataout  = \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a50~portadataout  = \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a18~portadataout  = \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a51~portadataout  = \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a19~portadataout  = \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a60~portadataout  = \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a28~portadataout  = \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a52~portadataout  = \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a20~portadataout  = \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a53~portadataout  = \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a21~portadataout  = \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a54~portadataout  = \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a22~portadataout  = \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a55~portadataout  = \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a23~portadataout  = \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a56~portadataout  = \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a24~portadataout  = \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a61~portadataout  = \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a29~portadataout  = \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a62~portadataout  = \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a30~portadataout  = \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a57~portadataout  = \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a25~portadataout  = \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign wmemval_M[0] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign wmemval_M[1] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign wmemval_M[2] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign wmemval_M[3] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign wmemval_M[4] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign wmemval_M[5] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign wmemval_M[6] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign wmemval_M[7] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign wmemval_M[8] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign wmemval_M[9] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign wmemval_M[10] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign wmemval_M[11] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign wmemval_M[12] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign wmemval_M[13] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign wmemval_M[14] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign wmemval_M[15] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign wmemval_M[16] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign wmemval_M[17] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign wmemval_M[18] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign wmemval_M[19] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign wmemval_M[20] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign wmemval_M[21] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign wmemval_M[22] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign wmemval_M[23] = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \imem_rtl_0|auto_generated|ram_block1a32~portadataout  = \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a0~portadataout  = \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a33~portadataout  = \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a1~portadataout  = \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a34~portadataout  = \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a2~portadataout  = \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a35~portadataout  = \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a3~portadataout  = \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a44~portadataout  = \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a12~portadataout  = \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a47~portadataout  = \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a15~portadataout  = \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a46~portadataout  = \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a14~portadataout  = \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a45~portadataout  = \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a13~portadataout  = \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a49~portadataout  = \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a17~portadataout  = \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a48~portadataout  = \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a16~portadataout  = \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a43~portadataout  = \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a11~portadataout  = \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a42~portadataout  = \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a10~portadataout  = \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a36~portadataout  = \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a4~portadataout  = \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a37~portadataout  = \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a5~portadataout  = \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a38~portadataout  = \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a6~portadataout  = \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a39~portadataout  = \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a7~portadataout  = \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a40~portadataout  = \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a8~portadataout  = \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a41~portadataout  = \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a9~portadataout  = \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X31_Y21_N4
dffeas \buffer[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[15]_OTERM31 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \buffer[0]_NEW2 (
// Equation(s):
// \buffer[0]_OTERM3  = ( !\LessThan0~6_combout  & ( !buffer[0] ) )

	.dataa(!buffer[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[0]_OTERM3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[0]_NEW2 .extended_lut = "off";
defparam \buffer[0]_NEW2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \buffer[0]_NEW2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \buffer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\buffer[0]_OTERM3 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[0] .is_wysiwyg = "true";
defparam \buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N0
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~126  = CARRY(( buffer[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!buffer[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000000000003333;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N3
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( buffer[1] ) + ( GND ) + ( \Add0~126  ))
// \Add0~122  = CARRY(( buffer[1] ) + ( GND ) + ( \Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \buffer[1]_NEW4 (
// Equation(s):
// \buffer[1]_OTERM5  = ( !\LessThan0~6_combout  & ( \Add0~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[1]_OTERM5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[1]_NEW4 .extended_lut = "off";
defparam \buffer[1]_NEW4 .lut_mask = 64'h00FF00FF00000000;
defparam \buffer[1]_NEW4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N32
dffeas \buffer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\buffer[1]_OTERM5 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[1] .is_wysiwyg = "true";
defparam \buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( buffer[2] ) + ( GND ) + ( \Add0~122  ))
// \Add0~118  = CARRY(( buffer[2] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \buffer[2]_NEW6 (
// Equation(s):
// \buffer[2]_OTERM7  = ( \Add0~117_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[2]_OTERM7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[2]_NEW6 .extended_lut = "off";
defparam \buffer[2]_NEW6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[2]_NEW6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N20
dffeas \buffer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\buffer[2]_OTERM7 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[2] .is_wysiwyg = "true";
defparam \buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N9
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( buffer[3] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( buffer[3] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \buffer[3]_NEW8 (
// Equation(s):
// \buffer[3]_OTERM9  = ( \Add0~113_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[3]_OTERM9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[3]_NEW8 .extended_lut = "off";
defparam \buffer[3]_NEW8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[3]_NEW8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N52
dffeas \buffer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\buffer[3]_OTERM9 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[3] .is_wysiwyg = "true";
defparam \buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( buffer[4] ) + ( GND ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( buffer[4] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \buffer[4]_NEW10 (
// Equation(s):
// \buffer[4]_OTERM11  = ( \Add0~109_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[4]_OTERM11 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[4]_NEW10 .extended_lut = "off";
defparam \buffer[4]_NEW10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \buffer[4]_NEW10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \buffer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[4]_OTERM11 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[4] .is_wysiwyg = "true";
defparam \buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( buffer[5] ) + ( GND ) + ( \Add0~110  ))
// \Add0~22  = CARRY(( buffer[5] ) + ( GND ) + ( \Add0~110  ))

	.dataa(!buffer[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \buffer[5]_NEW12 (
// Equation(s):
// \buffer[5]_OTERM13  = ( \Add0~21_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[5]_OTERM13 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[5]_NEW12 .extended_lut = "off";
defparam \buffer[5]_NEW12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \buffer[5]_NEW12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N50
dffeas \buffer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\buffer[5]_OTERM13 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[5] .is_wysiwyg = "true";
defparam \buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \buffer[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \buffer[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\buffer[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \buffer[6]_NEW14 (
// Equation(s):
// \buffer[6]_OTERM15  = ( \Add0~17_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[6]_OTERM15 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[6]_NEW14 .extended_lut = "off";
defparam \buffer[6]_NEW14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[6]_NEW14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N4
dffeas \buffer[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[6]_OTERM15 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[6]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N21
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( buffer[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( buffer[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \buffer[7]_NEW16 (
// Equation(s):
// \buffer[7]_OTERM17  = ( !\LessThan0~6_combout  & ( \Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[7]_OTERM17 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[7]_NEW16 .extended_lut = "off";
defparam \buffer[7]_NEW16 .lut_mask = 64'h0F0F0F0F00000000;
defparam \buffer[7]_NEW16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N43
dffeas \buffer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[7]_OTERM17 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[7] .is_wysiwyg = "true";
defparam \buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \buffer[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \buffer[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \buffer[8]_NEW18 (
// Equation(s):
// \buffer[8]_OTERM19  = ( \Add0~9_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[8]_OTERM19 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[8]_NEW18 .extended_lut = "off";
defparam \buffer[8]_NEW18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[8]_NEW18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N52
dffeas \buffer[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[8]_OTERM19 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[8]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N27
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \buffer[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \buffer[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \buffer[9]_NEW20 (
// Equation(s):
// \buffer[9]_OTERM21  = (!\LessThan0~6_combout  & \Add0~5_sumout )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[9]_OTERM21 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[9]_NEW20 .extended_lut = "off";
defparam \buffer[9]_NEW20 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \buffer[9]_NEW20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \buffer[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[9]_OTERM21 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[9]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \buffer[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( \buffer[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \buffer[10]_NEW0 (
// Equation(s):
// \buffer[10]_OTERM1  = ( \Add0~1_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[10]_OTERM1 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[10]_NEW0 .extended_lut = "off";
defparam \buffer[10]_NEW0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[10]_NEW0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N37
dffeas \buffer[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[10]_OTERM1 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[10]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( buffer[11] ) + ( GND ) + ( \Add0~2  ))
// \Add0~54  = CARRY(( buffer[11] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N9
cyclonev_lcell_comb \buffer[11]_NEW22 (
// Equation(s):
// \buffer[11]_OTERM23  = ( \Add0~53_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[11]_OTERM23 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[11]_NEW22 .extended_lut = "off";
defparam \buffer[11]_NEW22 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[11]_NEW22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N10
dffeas \buffer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[11]_OTERM23 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[11] .is_wysiwyg = "true";
defparam \buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \buffer[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \buffer[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \buffer[12]_NEW24 (
// Equation(s):
// \buffer[12]_OTERM25  = ( !\LessThan0~6_combout  & ( \Add0~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[12]_OTERM25 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[12]_NEW24 .extended_lut = "off";
defparam \buffer[12]_NEW24 .lut_mask = 64'h00FF00FF00000000;
defparam \buffer[12]_NEW24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N40
dffeas \buffer[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[12]_OTERM25 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[12]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N39
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \buffer[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~70  = CARRY(( \buffer[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \buffer[13]_NEW26 (
// Equation(s):
// \buffer[13]_OTERM27  = ( \Add0~69_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[13]_OTERM27 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[13]_NEW26 .extended_lut = "off";
defparam \buffer[13]_NEW26 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[13]_NEW26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N52
dffeas \buffer[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[13]_OTERM27 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[13]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \buffer[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))
// \Add0~46  = CARRY(( \buffer[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \buffer[14]_NEW28 (
// Equation(s):
// \buffer[14]_OTERM29  = ( \Add0~45_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[14]_OTERM29 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[14]_NEW28 .extended_lut = "off";
defparam \buffer[14]_NEW28 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[14]_NEW28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N49
dffeas \buffer[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[14]_OTERM29 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[14]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N45
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \buffer[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~66  = CARRY(( \buffer[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \buffer[15]_NEW30 (
// Equation(s):
// \buffer[15]_OTERM31  = ( \Add0~65_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[15]_OTERM31 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[15]_NEW30 .extended_lut = "off";
defparam \buffer[15]_NEW30 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[15]_NEW30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \buffer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[15]_OTERM31 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[15] .is_wysiwyg = "true";
defparam \buffer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N53
dffeas \buffer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[13]_OTERM27 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[13] .is_wysiwyg = "true";
defparam \buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( buffer[16] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( buffer[16] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \buffer[16]_NEW32 (
// Equation(s):
// \buffer[16]_OTERM33  = ( \Add0~61_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[16]_OTERM33 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[16]_NEW32 .extended_lut = "off";
defparam \buffer[16]_NEW32 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[16]_NEW32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \buffer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[16]_OTERM33 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[16] .is_wysiwyg = "true";
defparam \buffer[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N51
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \buffer[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~82  = CARRY(( \buffer[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \buffer[17]_NEW34 (
// Equation(s):
// \buffer[17]_OTERM35  = ( \Add0~81_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[17]_OTERM35 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[17]_NEW34 .extended_lut = "off";
defparam \buffer[17]_NEW34 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[17]_NEW34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N55
dffeas \buffer[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[17]_OTERM35 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[17]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( buffer[18] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( buffer[18] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N21
cyclonev_lcell_comb \buffer[18]_NEW36 (
// Equation(s):
// \buffer[18]_OTERM37  = ( \Add0~77_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[18]_OTERM37 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[18]_NEW36 .extended_lut = "off";
defparam \buffer[18]_NEW36 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[18]_NEW36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N22
dffeas \buffer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[18]_OTERM37 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[18] .is_wysiwyg = "true";
defparam \buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( buffer[19] ) + ( GND ) + ( \Add0~78  ))
// \Add0~58  = CARRY(( buffer[19] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \buffer[19]_NEW38 (
// Equation(s):
// \buffer[19]_OTERM39  = ( \Add0~57_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[19]_OTERM39 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[19]_NEW38 .extended_lut = "off";
defparam \buffer[19]_NEW38 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[19]_NEW38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N59
dffeas \buffer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[19]_OTERM39 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[19] .is_wysiwyg = "true";
defparam \buffer[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \buffer[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[16]_OTERM33 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \buffer[16]~DUPLICATE_q  & ( (buffer[15] & (buffer[13] & buffer[19])) ) )

	.dataa(!buffer[15]),
	.datab(gnd),
	.datac(!buffer[13]),
	.datad(!buffer[19]),
	.datae(gnd),
	.dataf(!\buffer[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000050005;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N41
dffeas \buffer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[12]_OTERM25 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[12] .is_wysiwyg = "true";
defparam \buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N50
dffeas \buffer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[14]_OTERM29 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[14] .is_wysiwyg = "true";
defparam \buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( buffer[14] & ( (buffer[12] & buffer[11]) ) )

	.dataa(gnd),
	.datab(!buffer[12]),
	.datac(!buffer[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!buffer[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0000000003030303;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \buffer[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~74  = CARRY(( \buffer[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \buffer[20]_NEW40 (
// Equation(s):
// \buffer[20]_OTERM41  = ( \Add0~73_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[20]_OTERM41 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[20]_NEW40 .extended_lut = "off";
defparam \buffer[20]_NEW40 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[20]_NEW40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N43
dffeas \buffer[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[20]_OTERM41 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[20]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \buffer[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))
// \Add0~42  = CARRY(( \buffer[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \buffer[21]_NEW42 (
// Equation(s):
// \buffer[21]_OTERM43  = (!\LessThan0~6_combout  & \Add0~41_sumout )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(!\Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[21]_OTERM43 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[21]_NEW42 .extended_lut = "off";
defparam \buffer[21]_NEW42 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \buffer[21]_NEW42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N16
dffeas \buffer[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[21]_OTERM43 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[21]~DUPLICATE .is_wysiwyg = "true";
defparam \buffer[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( buffer[22] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( buffer[22] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N45
cyclonev_lcell_comb \buffer[22]_NEW44 (
// Equation(s):
// \buffer[22]_OTERM45  = ( \Add0~37_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[22]_OTERM45 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[22]_NEW44 .extended_lut = "off";
defparam \buffer[22]_NEW44 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[22]_NEW44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N46
dffeas \buffer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[22]_OTERM45 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[22] .is_wysiwyg = "true";
defparam \buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N9
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( buffer[23] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( buffer[23] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \buffer[23]_NEW46 (
// Equation(s):
// \buffer[23]_OTERM47  = ( \Add0~33_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[23]_OTERM47 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[23]_NEW46 .extended_lut = "off";
defparam \buffer[23]_NEW46 .lut_mask = 64'h00000000CCCCCCCC;
defparam \buffer[23]_NEW46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \buffer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[23]_OTERM47 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[23] .is_wysiwyg = "true";
defparam \buffer[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( buffer[24] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( buffer[24] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \buffer[24]_NEW48 (
// Equation(s):
// \buffer[24]_OTERM49  = ( \Add0~29_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[24]_OTERM49 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[24]_NEW48 .extended_lut = "off";
defparam \buffer[24]_NEW48 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer[24]_NEW48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N38
dffeas \buffer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[24]_OTERM49 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[24]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[24] .is_wysiwyg = "true";
defparam \buffer[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( buffer[25] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( buffer[25] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \buffer[25]_NEW50 (
// Equation(s):
// \buffer[25]_OTERM51  = ( \Add0~25_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[25]_OTERM51 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[25]_NEW50 .extended_lut = "off";
defparam \buffer[25]_NEW50 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer[25]_NEW50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N41
dffeas \buffer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[25]_OTERM51 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[25]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[25] .is_wysiwyg = "true";
defparam \buffer[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( buffer[26] ) + ( GND ) + ( \Add0~26  ))
// \Add0~106  = CARRY(( buffer[26] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!buffer[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N57
cyclonev_lcell_comb \buffer[26]_NEW52 (
// Equation(s):
// \buffer[26]_OTERM53  = ( \Add0~105_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[26]_OTERM53 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[26]_NEW52 .extended_lut = "off";
defparam \buffer[26]_NEW52 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer[26]_NEW52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N59
dffeas \buffer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[26]_OTERM53 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[26]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[26] .is_wysiwyg = "true";
defparam \buffer[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N21
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( buffer[27] ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( buffer[27] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!buffer[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \buffer[27]_NEW54 (
// Equation(s):
// \buffer[27]_OTERM55  = ( \Add0~101_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[27]_OTERM55 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[27]_NEW54 .extended_lut = "off";
defparam \buffer[27]_NEW54 .lut_mask = 64'h00000000F0F0F0F0;
defparam \buffer[27]_NEW54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N56
dffeas \buffer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[27]_OTERM55 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[27]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[27] .is_wysiwyg = "true";
defparam \buffer[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( buffer[28] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( buffer[28] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N51
cyclonev_lcell_comb \buffer[28]_NEW56 (
// Equation(s):
// \buffer[28]_OTERM57  = ( \Add0~97_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[28]_OTERM57 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[28]_NEW56 .extended_lut = "off";
defparam \buffer[28]_NEW56 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[28]_NEW56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N53
dffeas \buffer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[28]_OTERM57 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[28]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[28] .is_wysiwyg = "true";
defparam \buffer[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N27
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( buffer[29] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( buffer[29] ) + ( GND ) + ( \Add0~98  ))

	.dataa(!buffer[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \buffer[29]_NEW58 (
// Equation(s):
// \buffer[29]_OTERM59  = ( \Add0~93_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[29]_OTERM59 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[29]_NEW58 .extended_lut = "off";
defparam \buffer[29]_NEW58 .lut_mask = 64'h00000000AAAAAAAA;
defparam \buffer[29]_NEW58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N50
dffeas \buffer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[29]_OTERM59 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[29]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[29] .is_wysiwyg = "true";
defparam \buffer[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( buffer[30] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( buffer[30] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!buffer[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N45
cyclonev_lcell_comb \buffer[30]_NEW60 (
// Equation(s):
// \buffer[30]_OTERM61  = ( \Add0~89_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[30]_OTERM61 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[30]_NEW60 .extended_lut = "off";
defparam \buffer[30]_NEW60 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer[30]_NEW60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N47
dffeas \buffer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[30]_OTERM61 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[30]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[30] .is_wysiwyg = "true";
defparam \buffer[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( buffer[31] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!buffer[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \buffer[31]_NEW62 (
// Equation(s):
// \buffer[31]_OTERM63  = ( \Add0~85_sumout  & ( !\LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer[31]_OTERM63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer[31]_NEW62 .extended_lut = "off";
defparam \buffer[31]_NEW62 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer[31]_NEW62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N43
dffeas \buffer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[31]_OTERM63 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[31]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[31] .is_wysiwyg = "true";
defparam \buffer[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( !buffer[29] & ( !buffer[30] & ( (!buffer[31] & (!buffer[26] & (!buffer[28] & !buffer[27]))) ) ) )

	.dataa(!buffer[31]),
	.datab(!buffer[26]),
	.datac(!buffer[28]),
	.datad(!buffer[27]),
	.datae(!buffer[29]),
	.dataf(!buffer[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N38
dffeas \buffer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[10]_OTERM1 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[10] .is_wysiwyg = "true";
defparam \buffer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N53
dffeas \buffer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[8]_OTERM19 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[8] .is_wysiwyg = "true";
defparam \buffer[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \buffer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[6]_OTERM15 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[6] .is_wysiwyg = "true";
defparam \buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N20
dffeas \buffer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[9]_OTERM21 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[9] .is_wysiwyg = "true";
defparam \buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( buffer[6] & ( buffer[9] & ( (!buffer[10] & !buffer[8]) ) ) ) # ( !buffer[6] & ( buffer[9] & ( (!buffer[10] & ((!buffer[8]) # ((!buffer[7] & !buffer[5])))) ) ) ) # ( buffer[6] & ( !buffer[9] & ( !buffer[10] ) ) ) # ( !buffer[6] & 
// ( !buffer[9] & ( !buffer[10] ) ) )

	.dataa(!buffer[10]),
	.datab(!buffer[7]),
	.datac(!buffer[8]),
	.datad(!buffer[5]),
	.datae(!buffer[6]),
	.dataf(!buffer[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hAAAAAAAAA8A0A0A0;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \buffer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[21]_OTERM43 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[21] .is_wysiwyg = "true";
defparam \buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( buffer[25] & ( (((buffer[22] & buffer[21])) # (buffer[23])) # (buffer[24]) ) )

	.dataa(!buffer[24]),
	.datab(!buffer[22]),
	.datac(!buffer[23]),
	.datad(!buffer[21]),
	.datae(gnd),
	.dataf(!buffer[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h000000005F7F5F7F;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N56
dffeas \buffer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[17]_OTERM35 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[17] .is_wysiwyg = "true";
defparam \buffer[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N44
dffeas \buffer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\buffer[20]_OTERM41 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[20] .is_wysiwyg = "true";
defparam \buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( buffer[19] & ( !buffer[24] & ( (!buffer[23] & (!buffer[18] & (!buffer[17] & !buffer[20]))) ) ) ) # ( !buffer[19] & ( !buffer[24] & ( (!buffer[23] & !buffer[20]) ) ) )

	.dataa(!buffer[23]),
	.datab(!buffer[18]),
	.datac(!buffer[17]),
	.datad(!buffer[20]),
	.datae(!buffer[19]),
	.dataf(!buffer[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hAA00800000000000;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \LessThan0~1_combout  & ( \LessThan0~4_combout  & ( (!\LessThan0~5_combout ) # ((\LessThan0~3_combout  & (\LessThan0~2_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !\LessThan0~1_combout  & ( \LessThan0~4_combout  & ( 
// !\LessThan0~5_combout  ) ) ) # ( \LessThan0~1_combout  & ( !\LessThan0~4_combout  ) ) # ( !\LessThan0~1_combout  & ( !\LessThan0~4_combout  & ( !\LessThan0~5_combout  ) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'hF0F0FFFFF0F0F1F0;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N9
cyclonev_lcell_comb \clk~0 (
// Equation(s):
// \clk~0_combout  = ( \LessThan0~6_combout  & ( !\clk~q  ) ) # ( !\LessThan0~6_combout  & ( \clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk~q ),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk~0 .extended_lut = "off";
defparam \clk~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas clk(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk.is_wysiwyg = "true";
defparam clk.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N57
cyclonev_lcell_comb \PC[2]~0 (
// Equation(s):
// \PC[2]~0_combout  = ( !PC[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[2]~0 .extended_lut = "off";
defparam \PC[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N2
dffeas \PC[2] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\PC[2]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( PC[2] ) + ( PC[3] ) + ( !VCC ))
// \Add1~6  = CARRY(( PC[2] ) + ( PC[3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(gnd),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N43
dffeas \PC[3] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~5_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N3
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( PC[4] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N8
dffeas \PC[4] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~9_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N6
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( PC[5] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N40
dffeas \PC[5] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~13_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N9
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( PC[6] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N35
dffeas \PC[6] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~17_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( PC[7] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N49
dffeas \PC[7] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~21_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N15
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( !PC[8] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N45
cyclonev_lcell_comb \PC[8]~1 (
// Equation(s):
// \PC[8]~1_combout  = ( !\Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~1 .extended_lut = "off";
defparam \PC[8]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N47
dffeas \PC[8] (
	.clk(\clk~q ),
	.d(\PC[8]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( PC[9] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N59
dffeas \PC[9] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~29_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N21
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( PC[10] ) + ( GND ) + ( \Add1~30  ))

	.dataa(!PC[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N53
dffeas \PC[10] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~33_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( PC[11] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!PC[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N55
dffeas \PC[11] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~37_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( PC[12] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N50
dffeas \PC[12] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~41_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N30
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( PC[13] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \PC[13] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~45_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N33
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( PC[14] ) + ( GND ) + ( \Add1~46  ))

	.dataa(!PC[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N26
dffeas \PC[14] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~49_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \PC[15] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Add1~1_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N52
dffeas \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(PC[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N51
cyclonev_lcell_comb \PC[8]~_wirecell (
// Equation(s):
// \PC[8]~_wirecell_combout  = !PC[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~_wirecell .extended_lut = "off";
defparam \PC[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PC[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a26~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a26~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a31~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .lut_mask = 64'h30303F3F30303F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a61~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a61~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a30~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a30~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a59~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a59~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a27~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a60~portadataout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a60~portadataout  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h8000000000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y20_N53
dffeas \imem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(PC[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\Decoder1~0_combout  & \imem_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\Decoder1~0_combout  & 
// \imem_rtl_0|auto_generated|ram_block1a25~portadataout ) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0505050500550055;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N35
dffeas \alufunc_A[7] (
	.clk(\clk~q ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[7] .is_wysiwyg = "true";
defparam \alufunc_A[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a55~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \imem_rtl_0|auto_generated|ram_block1a23~portadataout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( ((\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout )) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h3FFF3FFF00F000F0;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N41
dffeas \alufunc_A[5] (
	.clk(\clk~q ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (\Decoder1~0_combout  & ((\imem_rtl_0|auto_generated|ram_block1a24~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (\Decoder1~0_combout  & (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a24~portadataout )) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0050005005550555;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N32
dffeas \alufunc_A[6] (
	.clk(\clk~q ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[6] .is_wysiwyg = "true";
defparam \alufunc_A[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a51~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  $ 
// (\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & 
// (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h00300030C030C030;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N44
dffeas \alufunc_A[1] (
	.clk(\clk~q ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N0
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( !alufunc_A[1] & ( (!alufunc_A[7] & (alufunc_A[5] & !alufunc_A[6])) ) )

	.dataa(!alufunc_A[7]),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h2020202000000000;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a22~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a22~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0088008800000000;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N22
dffeas \alufunc_A[4] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Selector17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a53~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a53~portadataout  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h0505F5F50505F5F5;
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000000088008800;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N47
dffeas \alufunc_A[3] (
	.clk(\clk~q ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a20~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))))

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0383038303830383;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N14
dffeas \alufunc_A[2] (
	.clk(\clk~q ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ( !alufunc_A[2] & ( (alufunc_A[4] & !alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~0 .extended_lut = "off";
defparam \Selector58~0 .lut_mask = 64'h3030303000000000;
defparam \Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N33
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Selector40~0_combout  & \Selector58~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector40~0_combout ),
	.datad(!\Selector58~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h000F000F000F000F;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h0000000002000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N51
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))) # (\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'hA0FAA0FA00000000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \WideOr2~0_combout  & ( ((!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout )) # 
// (\Decoder1~1_combout ) ) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\WideOr2~0_combout  & ( \Decoder1~1_combout  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datab(!\Decoder1~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~1 .extended_lut = "off";
defparam \WideOr2~1 .lut_mask = 64'h0000333300003B3B;
defparam \WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\WideOr2~1_combout  & \imem_rtl_0|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\WideOr2~1_combout  
// & \imem_rtl_0|auto_generated|ram_block1a12~portadataout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h0033003303030303;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N37
dffeas \aluin2_A[4] (
	.clk(\clk~q ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a3~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N45
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \imem_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\WideOr2~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & 
// (((\imem_rtl_0|auto_generated|ram_block1a11~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\WideOr2~1_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a11~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h505C505C535F535F;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N46
dffeas \aluin2_A[3] (
	.clk(\clk~q ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a50~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a50~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a50~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )))) # (\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & 
// (((!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )))) ) ) ) # ( \imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )) ) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( !\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( 
// (!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ((!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )))) # 
// (\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & (((!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h5C0F0A00500C0000;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// \imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout )) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & 
// ((!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ) # (\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h00BB00BB00220022;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (!\imem_rtl_0|auto_generated|ram_block1a56~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\imem_rtl_0|auto_generated|ram_block1a25~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a24~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'hCC00CC00A0A0A0A0;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Selector26~1_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & (!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h0000000088008800;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ( \Selector26~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ((\Selector26~0_combout ) # (\WideOr0~0_combout ))) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  & ( !\Selector26~2_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & \Selector26~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datac(!\WideOr0~0_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h00CC00000CCC0000;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N49
dffeas wrreg_A(
	.clk(\clk~q ),
	.d(\Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas wrreg_M(
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N15
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrreg_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h0000000000FF00FF;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N39
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  & ( (!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & 
// !\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0C000C0033003300;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N41
dffeas \alufunc_A[0] (
	.clk(\clk~q ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & ( \WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h0000000033333333;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \aluin2_A[12] (
	.clk(\clk~q ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a0~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N30
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\Decoder1~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Decoder1~0_combout  & 
// (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\Decoder1~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\Decoder1~0_combout  & (((\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Decoder1~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h505350535C5F5C5F;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \destreg_A[0] (
	.clk(\clk~q ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \destreg_M[0] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(destreg_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y28_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N0
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \Decoder1~0_combout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\imem_rtl_0|auto_generated|ram_block1a41~portadataout ))) ) ) # ( !\Decoder1~0_combout  & ( \imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h555555550C3F0C3F;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N2
dffeas \destreg_A[1] (
	.clk(\clk~q ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N49
dffeas \destreg_M[1] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(destreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC010000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a2~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\Decoder1~0_combout ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a42~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\Decoder1~0_combout  & 
// ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a42~portadataout ))))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Decoder1~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h04070407F4F7F4F7;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \destreg_A[2] (
	.clk(\clk~q ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2] .is_wysiwyg = "true";
defparam \destreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \destreg_M[2] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N42
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\Decoder1~0_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Decoder1~0_combout  & 
// (((\imem_rtl_0|auto_generated|ram_block1a11~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\Decoder1~0_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout )) # (\Decoder1~0_combout  & (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a11~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Decoder1~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h505C505C535F535F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N44
dffeas \destreg_A[3] (
	.clk(\clk~q ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N58
dffeas \destreg_M[3] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(destreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a36~portadataout  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a37~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \imem_rtl_0|auto_generated|ram_block1a5~portadataout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a38~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \imem_rtl_0|auto_generated|ram_block1a6~portadataout  ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h333300FF333300FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a39~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N39
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\WideOr2~1_combout  & \imem_rtl_0|auto_generated|ram_block1a47~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\WideOr2~1_combout  
// & \imem_rtl_0|auto_generated|ram_block1a15~portadataout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h0303030300330033;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N40
dffeas \aluin2_A[7] (
	.clk(\clk~q ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a46~portadataout  & \WideOr2~1_combout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \WideOr2~1_combout  ) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a46~portadataout  & \WideOr2~1_combout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h0000111133331111;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N37
dffeas \aluin2_A[6] (
	.clk(\clk~q ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \imem_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (\WideOr2~1_combout  & ((\imem_rtl_0|auto_generated|ram_block1a13~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a13~portadataout  & \WideOr2~1_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h0202070702020707;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N46
dffeas \aluin2_A[5] (
	.clk(\clk~q ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N54
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !aluin2_A[5] & ( (!aluin2_A[7] & !aluin2_A[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[7]),
	.datad(!aluin2_A[6]),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (\WideOr2~1_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a49~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (\WideOr2~1_combout  & (\imem_rtl_0|auto_generated|ram_block1a49~portadataout  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h0003000333033303;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N2
dffeas \aluin2_A[9] (
	.clk(\clk~q ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(!PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(PC[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC[14],PC[13],PC[12],PC[11],PC[10],PC[9],\PC[8]~_wirecell_combout ,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file = "debug.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_9la1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \imem_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (\WideOr2~1_combout  & ((\imem_rtl_0|auto_generated|ram_block1a16~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a16~portadataout  & \WideOr2~1_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h0202020207070707;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N52
dffeas \aluin2_A[8] (
	.clk(\clk~q ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & ( \WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N58
dffeas \aluin2_A[10] (
	.clk(\clk~q ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( \WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h0000000033333333;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N55
dffeas \aluin2_A[11] (
	.clk(\clk~q ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h0000333300003333;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N49
dffeas \aluin2_A[13]~DUPLICATE (
	.clk(\clk~q ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !aluin2_A[12] & ( !\aluin2_A[13]~DUPLICATE_q  & ( (!aluin2_A[9] & (!aluin2_A[8] & (!aluin2_A[10] & !aluin2_A[11]))) ) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin2_A[8]),
	.datac(!aluin2_A[10]),
	.datad(!aluin2_A[11]),
	.datae(!aluin2_A[12]),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = ( !aluin2_A[4] & ( (\ShiftRight0~0_combout  & \ShiftRight0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~2 .extended_lut = "off";
defparam \Selector58~2 .lut_mask = 64'h000F000F00000000;
defparam \Selector58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N27
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\WideOr2~1_combout ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a42~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (\WideOr2~1_combout  & 
// ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a42~portadataout ))))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h04070407F4F7F4F7;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N28
dffeas \aluin2_A[2] (
	.clk(\clk~q ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N27
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( !aluin2_A[3] & ( !aluin2_A[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'hFF00FF0000000000;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N12
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \ShiftLeft0~12_combout  & ( (\Selector58~2_combout  & alufunc_A[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector58~2_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h00000000000F000F;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N3
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (!alufunc_A[7] & (alufunc_A[5] & !alufunc_A[6]))

	.dataa(!alufunc_A[7]),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(!alufunc_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h2200220022002200;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N3
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( \imem_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\WideOr2~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & 
// (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a41~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\WideOr2~1_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & (((\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a41~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h505350535C5F5C5F;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N4
dffeas \aluin2_A[1] (
	.clk(\clk~q ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \ShiftRight0~0_combout  & ( (!alufunc_A[0] & \ShiftRight0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h0000000000F000F0;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N39
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( \ShiftRight0~0_combout  & ( (!alufunc_A[0] & ((\regs_rtl_0|auto_generated|ram_block1a31 ) # (\ShiftRight0~1_combout ))) ) ) # ( !\ShiftRight0~0_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & !alufunc_A[0]) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h0F000F005F005F00;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N33
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\WideOr2~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & 
// (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\WideOr2~1_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout )) # (\WideOr2~1_combout  & (((\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a40~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h505350535C5F5C5F;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N34
dffeas \aluin2_A[0]~DUPLICATE (
	.clk(\clk~q ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \ShiftRight0~1_combout  & ( (!aluin2_A[4] & (\ShiftRight0~0_combout  & alufunc_A[0])) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0000000002020202;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = (!alufunc_A[4] & \Selector27~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[4]),
	.datad(!\Selector27~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N57
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( alufunc_A[1] & ( (alufunc_A[2] & !alufunc_A[0]) ) )

	.dataa(!alufunc_A[2]),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0000000050505050;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N4
dffeas \aluin2_A[12]~DUPLICATE (
	.clk(\clk~q ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N9
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !alufunc_A[3] $ (\aluin2_A[12]~DUPLICATE_q ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( !alufunc_A[3] $ (!\aluin2_A[12]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N0
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( !alufunc_A[0] & ( (!alufunc_A[4] & (alufunc_A[1] & alufunc_A[2])) ) )

	.dataa(!alufunc_A[4]),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h000A000A00000000;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N51
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( \Selector27~1_combout  & ( \Selector45~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector45~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N33
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Selector27~4_combout  & ( !\aluin2_A[13]~DUPLICATE_q  $ (!\regs_rtl_0|auto_generated|ram_block1a15  $ (alufunc_A[3])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N48
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( !alufunc_A[4] & ( alufunc_A[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h00FF00FF00000000;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N18
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\Selector40~1_combout  & (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a15  & !alufunc_A[0]))))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (\Selector40~1_combout  & (!alufunc_A[3] $ 
// (((!\regs_rtl_0|auto_generated|ram_block1a15 ) # (!alufunc_A[0]))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\Selector40~1_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h05060506060A060A;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~1_combout  & ( \ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N39
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( !alufunc_A[0] & ( (\Selector27~0_combout  & ((\regs_rtl_0|auto_generated|ram_block1a31 ) # (\Selector58~2_combout ))) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\Selector27~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h005F005F00000000;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N45
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( !alufunc_A[4] & ( (!alufunc_A[1] & \Selector27~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!\Selector27~1_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h00F000F000000000;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N27
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = (!alufunc_A[0] & !alufunc_A[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'hF000F000F000F000;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \Selector40~0_combout  & ( (\ShiftRight0~1_combout  & (\ShiftRight0~0_combout  & (\Selector58~0_combout  & alufunc_A[0]))) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\Selector58~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'h0000000000010001;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 ))) # 
// (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a13 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h0C440C773F443F77;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N9
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( !alufunc_A[0] & ( (\Selector58~0_combout  & \Selector40~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector58~0_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h000F000F00000000;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N54
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a12  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & 
// ( !\aluin2_A[0]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a14 ) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a14 ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h00CC33FF47474747;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N36
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a27 ))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ 
// (!\regs_rtl_0|auto_generated|ram_block1a27 ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\Selector27~4_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a28  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (\aluin2_A[13]~DUPLICATE_q ))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a28  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ 
// (!\aluin2_A[13]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\Selector27~4_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (\regs_rtl_0|auto_generated|ram_block1a29 ) # (\aluin2_A[0]~DUPLICATE_q ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// \regs_rtl_0|auto_generated|ram_block1a29 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N51
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( !aluin2_A[2] & ( (!aluin2_A[3] & !aluin2_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'hF000F00000000000;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( \Selector45~3_combout  & ( (!alufunc_A[0] & (\Selector27~0_combout  & ((!\Selector58~2_combout ) # (\ShiftRight0~49_combout )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  
// & ( \Selector45~3_combout  & ( (\Selector58~2_combout  & (\ShiftRight0~49_combout  & (!alufunc_A[0] & \Selector27~0_combout ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a31  & ( !\Selector45~3_combout  & ( (!alufunc_A[0] & \Selector27~0_combout ) ) 
// ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\ShiftRight0~49_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector27~0_combout ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h000000F0001000B0;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a28  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a28  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~74  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N27
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a29  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a29  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~70  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \aluin2_A[13]~DUPLICATE_q  ) + ( \regs_rtl_0|auto_generated|ram_block1a30  ) + ( \Add2~66  ))
// \Add2~54  = CARRY(( \aluin2_A[13]~DUPLICATE_q  ) + ( \regs_rtl_0|auto_generated|ram_block1a30  ) + ( \Add2~66  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N50
dffeas \aluin2_A[13] (
	.clk(\clk~q ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (aluin2_A[13]))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (!aluin2_A[13]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector27~4_combout ),
	.datac(!aluin2_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h1212121221212121;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N33
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a31  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~54  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always9~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,memaddr_M[31],memaddr_M[30],memaddr_M[29],memaddr_M[28],memaddr_M[27],memaddr_M[26],\memaddr_M[25]~DUPLICATE_q ,memaddr_M[24],memaddr_M[23],memaddr_M[22],memaddr_M[21],memaddr_M[20],memaddr_M[19],memaddr_M[18],memaddr_M[17],memaddr_M[16],\memaddr_M[15]~DUPLICATE_q ,memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],
memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2],memaddr_M[1],memaddr_M[0]}),
	.portaaddr({destreg_M[3],destreg_M[2],destreg_M[1],destreg_M[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\imem_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_03n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( !\aluin2_A[0]~DUPLICATE_q  $ (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) + ( !VCC ) + ( !VCC ))
// \Add3~30  = CARRY(( !\aluin2_A[0]~DUPLICATE_q  $ (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) + ( !VCC ) + ( !VCC ))
// \Add3~31  = SHARE((!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000CCFF000033CC;
defparam \Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N3
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( !aluin2_A[1] $ (\regs_rtl_0|auto_generated|ram_block1a1 ) ) + ( \Add3~31  ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( !aluin2_A[1] $ (\regs_rtl_0|auto_generated|ram_block1a1 ) ) + ( \Add3~31  ) + ( \Add3~30  ))
// \Add3~27  = SHARE((!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(\Add3~31 ),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h000000F00000F00F;
defparam \Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a2  $ (aluin2_A[2]) ) + ( \Add3~27  ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a2  $ (aluin2_A[2]) ) + ( \Add3~27  ) + ( \Add3~26  ))
// \Add3~23  = SHARE((\regs_rtl_0|auto_generated|ram_block1a2  & !aluin2_A[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(\Add3~27 ),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N9
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a3  $ (aluin2_A[3]) ) + ( \Add3~23  ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a3  $ (aluin2_A[3]) ) + ( \Add3~23  ) + ( \Add3~22  ))
// \Add3~19  = SHARE((\regs_rtl_0|auto_generated|ram_block1a3  & !aluin2_A[3]))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(\Add3~23 ),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h000050500000A5A5;
defparam \Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !aluin2_A[4] $ (\regs_rtl_0|auto_generated|ram_block1a4 ) ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( !aluin2_A[4] $ (\regs_rtl_0|auto_generated|ram_block1a4 ) ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~15  = SHARE((!aluin2_A[4] & \regs_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(\Add3~19 ),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N15
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !aluin2_A[5] $ (\regs_rtl_0|auto_generated|ram_block1a5 ) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( !aluin2_A[5] $ (\regs_rtl_0|auto_generated|ram_block1a5 ) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~11  = SHARE((!aluin2_A[5] & \regs_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(\Add3~15 ),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a6  $ (aluin2_A[6]) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~6  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a6  $ (aluin2_A[6]) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~7  = SHARE((\regs_rtl_0|auto_generated|ram_block1a6  & !aluin2_A[6]))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!aluin2_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(\Add3~11 ),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h000030300000C3C3;
defparam \Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N21
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a7  $ (aluin2_A[7]) ) + ( \Add3~7  ) + ( \Add3~6  ))
// \Add3~2  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a7  $ (aluin2_A[7]) ) + ( \Add3~7  ) + ( \Add3~6  ))
// \Add3~3  = SHARE((\regs_rtl_0|auto_generated|ram_block1a7  & !aluin2_A[7]))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!aluin2_A[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(\Add3~7 ),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h000050500000A5A5;
defparam \Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( !aluin2_A[8] $ (\regs_rtl_0|auto_generated|ram_block1a8 ) ) + ( \Add3~3  ) + ( \Add3~2  ))
// \Add3~126  = CARRY(( !aluin2_A[8] $ (\regs_rtl_0|auto_generated|ram_block1a8 ) ) + ( \Add3~3  ) + ( \Add3~2  ))
// \Add3~127  = SHARE((!aluin2_A[8] & \regs_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(!aluin2_A[8]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(\Add3~3 ),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout(\Add3~127 ));
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N27
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a9  $ (aluin2_A[9]) ) + ( \Add3~127  ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a9  $ (aluin2_A[9]) ) + ( \Add3~127  ) + ( \Add3~126  ))
// \Add3~123  = SHARE((\regs_rtl_0|auto_generated|ram_block1a9  & !aluin2_A[9]))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(\Add3~127 ),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout(\Add3~123 ));
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h000050500000A5A5;
defparam \Add3~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( !aluin2_A[10] $ (\regs_rtl_0|auto_generated|ram_block1a10 ) ) + ( \Add3~123  ) + ( \Add3~122  ))
// \Add3~118  = CARRY(( !aluin2_A[10] $ (\regs_rtl_0|auto_generated|ram_block1a10 ) ) + ( \Add3~123  ) + ( \Add3~122  ))
// \Add3~119  = SHARE((!aluin2_A[10] & \regs_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(!aluin2_A[10]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(\Add3~123 ),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout(\Add3~119 ));
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N33
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( !aluin2_A[11] $ (\regs_rtl_0|auto_generated|ram_block1a11 ) ) + ( \Add3~119  ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( !aluin2_A[11] $ (\regs_rtl_0|auto_generated|ram_block1a11 ) ) + ( \Add3~119  ) + ( \Add3~118  ))
// \Add3~115  = SHARE((!aluin2_A[11] & \regs_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(!aluin2_A[11]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(\Add3~119 ),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout(\Add3~115 ));
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( !\aluin2_A[12]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a12 ) ) + ( \Add3~115  ) + ( \Add3~114  ))
// \Add3~46  = CARRY(( !\aluin2_A[12]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a12 ) ) + ( \Add3~115  ) + ( \Add3~114  ))
// \Add3~47  = SHARE((!\aluin2_A[12]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(gnd),
	.datab(!\aluin2_A[12]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(\Add3~115 ),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout(\Add3~47 ));
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N39
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a13 ) ) + ( \Add3~47  ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a13 ) ) + ( \Add3~47  ) + ( \Add3~46  ))
// \Add3~43  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(\Add3~47 ),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a14 ) ) + ( \Add3~43  ) + ( \Add3~42  ))
// \Add3~94  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a14 ) ) + ( \Add3~43  ) + ( \Add3~42  ))
// \Add3~95  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(\Add3~43 ),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout(\Add3~95 ));
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N45
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a15 ) ) + ( \Add3~95  ) + ( \Add3~94  ))
// \Add3~90  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a15 ) ) + ( \Add3~95  ) + ( \Add3~94  ))
// \Add3~91  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(\Add3~95 ),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout(\Add3~91 ));
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N48
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a16 ) ) + ( \Add3~91  ) + ( \Add3~90  ))
// \Add3~86  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a16 ) ) + ( \Add3~91  ) + ( \Add3~90  ))
// \Add3~87  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(\Add3~91 ),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout(\Add3~87 ));
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N51
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a17 ) ) + ( \Add3~87  ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a17 ) ) + ( \Add3~87  ) + ( \Add3~86  ))
// \Add3~83  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(\Add3~87 ),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout(\Add3~83 ));
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h000000AA0000AA55;
defparam \Add3~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a18 ) ) + ( \Add3~83  ) + ( \Add3~82  ))
// \Add3~62  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a18 ) ) + ( \Add3~83  ) + ( \Add3~82  ))
// \Add3~63  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(\Add3~83 ),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout(\Add3~63 ));
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N57
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a19 ) ) + ( \Add3~63  ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a19 ) ) + ( \Add3~63  ) + ( \Add3~62  ))
// \Add3~59  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(\Add3~63 ),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout(\Add3~59 ));
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a20 ) ) + ( \Add3~59  ) + ( \Add3~58  ))
// \Add3~110  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a20 ) ) + ( \Add3~59  ) + ( \Add3~58  ))
// \Add3~111  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(\Add3~59 ),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout(\Add3~111 ));
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N3
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a21 ) ) + ( \Add3~111  ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a21 ) ) + ( \Add3~111  ) + ( \Add3~110  ))
// \Add3~107  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(\Add3~111 ),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout(\Add3~107 ));
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a22 ) ) + ( \Add3~107  ) + ( \Add3~106  ))
// \Add3~102  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a22 ) ) + ( \Add3~107  ) + ( \Add3~106  ))
// \Add3~103  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(\Add3~107 ),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout(\Add3~103 ));
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000222200009999;
defparam \Add3~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a23 ) ) + ( \Add3~103  ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a23 ) ) + ( \Add3~103  ) + ( \Add3~102  ))
// \Add3~99  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(\Add3~103 ),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout(\Add3~99 ));
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h000000AA0000AA55;
defparam \Add3~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a24 ) ) + ( \Add3~99  ) + ( \Add3~98  ))
// \Add3~38  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a24 ) ) + ( \Add3~99  ) + ( \Add3~98  ))
// \Add3~39  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(\Add3~99 ),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N15
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( !\regs_rtl_0|auto_generated|ram_block1a25  $ (\aluin2_A[13]~DUPLICATE_q ) ) + ( \Add3~39  ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( !\regs_rtl_0|auto_generated|ram_block1a25  $ (\aluin2_A[13]~DUPLICATE_q ) ) + ( \Add3~39  ) + ( \Add3~38  ))
// \Add3~35  = SHARE((\regs_rtl_0|auto_generated|ram_block1a25  & !\aluin2_A[13]~DUPLICATE_q ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(\Add3~39 ),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000444400009999;
defparam \Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a26 ) ) + ( \Add3~35  ) + ( \Add3~34  ))
// \Add3~78  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a26 ) ) + ( \Add3~35  ) + ( \Add3~34  ))
// \Add3~79  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(\Add3~35 ),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout(\Add3~79 ));
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N21
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a27 ) ) + ( \Add3~79  ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a27 ) ) + ( \Add3~79  ) + ( \Add3~78  ))
// \Add3~75  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(\Add3~79 ),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout(\Add3~75 ));
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add3~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a28 ) ) + ( \Add3~75  ) + ( \Add3~74  ))
// \Add3~70  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a28 ) ) + ( \Add3~75  ) + ( \Add3~74  ))
// \Add3~71  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(\Add3~75 ),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout(\Add3~71 ));
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h000000CC0000CC33;
defparam \Add3~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N27
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a29 ) ) + ( \Add3~71  ) + ( \Add3~70  ))
// \Add3~66  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a29 ) ) + ( \Add3~71  ) + ( \Add3~70  ))
// \Add3~67  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(\Add3~71 ),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout(\Add3~67 ));
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a30 ) ) + ( \Add3~67  ) + ( \Add3~66  ))
// \Add3~54  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a30 ) ) + ( \Add3~67  ) + ( \Add3~66  ))
// \Add3~55  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(\Add3~67 ),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout(\Add3~55 ));
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add3~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a31 ) ) + ( \Add3~55  ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(\Add3~55 ),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h000000000000CC33;
defparam \Add3~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \Selector27~10 (
// Equation(s):
// \Selector27~10_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (\Add2~49_sumout )) # (alufunc_A[3] & (((\Add3~49_sumout )))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ ((((!\regs_rtl_0|auto_generated|ram_block1a31  & ((!alufunc_A[0]) # 
// (!\aluin2_A[13]~DUPLICATE_q ))) # (\regs_rtl_0|auto_generated|ram_block1a31  & (!alufunc_A[0] & !\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add2~49_sumout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(!\Add3~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~10 .extended_lut = "on";
defparam \Selector27~10 .lut_mask = 64'h2700555A27005AAA;
defparam \Selector27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N39
cyclonev_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = ( \Selector40~0_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & (\Selector58~0_combout  & !alufunc_A[0])) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(!\Selector58~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~7 .extended_lut = "off";
defparam \Selector27~7 .lut_mask = 64'h0000000005000500;
defparam \Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \ShiftLeft0~1_combout  & ( \ShiftLeft0~0_combout  & ( ((!aluin2_A[2] & (\ShiftLeft0~28_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout )))) # (aluin2_A[3]) ) ) ) # ( !\ShiftLeft0~1_combout  & ( \ShiftLeft0~0_combout  & ( 
// (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~28_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout ))))) # (aluin2_A[3] & (((!aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~1_combout  & ( !\ShiftLeft0~0_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & 
// (\ShiftLeft0~28_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout ))))) # (aluin2_A[3] & (((aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~1_combout  & ( !\ShiftLeft0~0_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~28_combout )) # (aluin2_A[2] & 
// ((\ShiftLeft0~29_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~1_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \regs_rtl_0|auto_generated|ram_block1a24  & ( \aluin2_A[0]~DUPLICATE_q  & ( (aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a26 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a24  & ( \aluin2_A[0]~DUPLICATE_q  & ( 
// (\regs_rtl_0|auto_generated|ram_block1a26  & !aluin2_A[1]) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a24  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a27 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a24  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a27 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a25 
// ))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h505F505F30303F3F;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N30
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a20 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a20 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a23  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a20 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a20 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N54
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a30 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a31  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a30 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a31  & 
// ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a29 ) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( aluin2_A[3] & ( \ShiftLeft0~31_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~33_combout ))) # (aluin2_A[2] & (\ShiftLeft0~34_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~31_combout  & ( (!aluin2_A[2]) # 
// (\ShiftLeft0~32_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~31_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~33_combout ))) # (aluin2_A[2] & (\ShiftLeft0~34_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftLeft0~31_combout  & ( (\ShiftLeft0~32_combout  & 
// aluin2_A[2]) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!aluin2_A[2]),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h00550F33FF550F33;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N51
cyclonev_lcell_comb \Selector27~8 (
// Equation(s):
// \Selector27~8_combout  = ( aluin2_A[4] & ( (\ShiftLeft0~30_combout  & \Selector27~5_combout ) ) ) # ( !aluin2_A[4] & ( (\ShiftLeft0~35_combout  & \Selector27~5_combout ) ) )

	.dataa(!\ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\Selector27~5_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~8 .extended_lut = "off";
defparam \Selector27~8 .lut_mask = 64'h000F000F00550055;
defparam \Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \Selector27~9 (
// Equation(s):
// \Selector27~9_combout  = ( \Selector27~3_combout  & ( (((\Selector27~8_combout ) # (\Selector27~7_combout )) # (\Selector27~10_combout )) # (\Selector27~6_combout ) ) ) # ( !\Selector27~3_combout  & ( ((\Selector27~8_combout ) # (\Selector27~7_combout )) 
// # (\Selector27~6_combout ) ) )

	.dataa(!\Selector27~6_combout ),
	.datab(!\Selector27~10_combout ),
	.datac(!\Selector27~7_combout ),
	.datad(!\Selector27~8_combout ),
	.datae(gnd),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~9 .extended_lut = "off";
defparam \Selector27~9 .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \Selector27~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \memaddr_M[31] (
	.clk(\clk~q ),
	.d(\Selector27~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Add3~53_sumout  & ( (\Selector27~2_combout  & ((\Add2~53_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add3~53_sumout  & ( (!alufunc_A[3] & (\Add2~53_sumout  & \Selector27~2_combout )) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\Add2~53_sumout ),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h000A000A005F005F;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Selector27~1_combout  & ( (\Selector45~1_combout  & (!alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a30  $ (\aluin2_A[13]~DUPLICATE_q )))) ) )

	.dataa(!\Selector45~1_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0000000014411441;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N18
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \ShiftLeft0~44_combout  & ( \Selector58~2_combout  & ( (!\Selector28~3_combout  & ((!\regs_rtl_0|auto_generated|ram_block1a30 ) # (!\Selector34~2_combout ))) ) ) ) # ( !\ShiftLeft0~44_combout  & ( \Selector58~2_combout  & ( 
// (!\Selector27~7_combout  & !\Selector28~3_combout ) ) ) ) # ( \ShiftLeft0~44_combout  & ( !\Selector58~2_combout  & ( (!\Selector27~7_combout  & !\Selector28~3_combout ) ) ) ) # ( !\ShiftLeft0~44_combout  & ( !\Selector58~2_combout  & ( 
// (!\Selector27~7_combout  & !\Selector28~3_combout ) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datac(!\Selector28~3_combout ),
	.datad(!\Selector34~2_combout ),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'hA0A0A0A0A0A0F0C0;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N0
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \regs_rtl_0|auto_generated|ram_block1a3  & ( \regs_rtl_0|auto_generated|ram_block1a4  & ( ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a5 )))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( \regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) 
// # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a3  & ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a3  
// & ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a9 ))) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( 
// (\regs_rtl_0|auto_generated|ram_block1a7  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a9 ))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h5533000F5533FF0F;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N39
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a1  & 
// (!aluin2_A[1]))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a1  & 
// (!aluin2_A[1]))) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h101A101AB0BAB0BA;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N30
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \ShiftLeft0~4_combout  & ( aluin2_A[2] & ( (aluin2_A[3]) # (\ShiftLeft0~37_combout ) ) ) ) # ( !\ShiftLeft0~4_combout  & ( aluin2_A[2] & ( (\ShiftLeft0~37_combout  & !aluin2_A[3]) ) ) ) # ( \ShiftLeft0~4_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~36_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~36_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~36_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N12
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a28 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a27 )) ) ) ) # ( 
// !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a28 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a27 )) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (\aluin2_A[0]~DUPLICATE_q  & 
// \regs_rtl_0|auto_generated|ram_block1a29 ) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N54
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a22 )) # (\aluin2_A[0]~DUPLICATE_q ))) # (aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q ) # ((\regs_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a22 )) # 
// (\aluin2_A[0]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & 
// (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q ) # ((\regs_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 )))) # (aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19 ))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N30
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \regs_rtl_0|auto_generated|ram_block1a15  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 ))) # 
// (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a16 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a15  & ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 )))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N24
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \ShiftLeft0~41_combout  & ( \ShiftLeft0~42_combout  & ( ((!aluin2_A[2] & (\ShiftLeft0~39_combout )) # (aluin2_A[2] & ((\ShiftLeft0~40_combout )))) # (aluin2_A[3]) ) ) ) # ( !\ShiftLeft0~41_combout  & ( \ShiftLeft0~42_combout  & 
// ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~39_combout )) # (aluin2_A[2] & ((\ShiftLeft0~40_combout ))))) # (aluin2_A[3] & (((aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\ShiftLeft0~42_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & 
// (\ShiftLeft0~39_combout )) # (aluin2_A[2] & ((\ShiftLeft0~40_combout ))))) # (aluin2_A[3] & (((!aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( !\ShiftLeft0~42_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~39_combout )) # (aluin2_A[2] 
// & ((\ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~39_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~40_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h440C770C443F773F;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N42
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \ShiftLeft0~43_combout  & ( (\Selector27~5_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~38_combout ))) ) ) # ( !\ShiftLeft0~43_combout  & ( (\ShiftLeft0~38_combout  & (aluin2_A[4] & \Selector27~5_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\Selector27~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h0003000300F300F3;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!\aluin2_A[13]~DUPLICATE_q ) # (!\regs_rtl_0|auto_generated|ram_block1a30 ))) # (alufunc_A[0] & (!\aluin2_A[13]~DUPLICATE_q  & !\regs_rtl_0|auto_generated|ram_block1a30 )))) 
// ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h00000000566A566A;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector28~0_combout  & ( (!\Selector28~4_combout ) # ((\Selector28~2_combout ) # (\Selector27~3_combout )) ) ) # ( !\Selector28~0_combout  & ( (!\Selector28~4_combout ) # (((\Selector28~1_combout  & \Selector27~3_combout )) # 
// (\Selector28~2_combout )) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\Selector28~4_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'hCDFFCDFFCFFFCFFF;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \memaddr_M[30] (
	.clk(\clk~q ),
	.d(\Selector28~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N30
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a19 )))) # 
// (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a18  & ((aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((\regs_rtl_0|auto_generated|ram_block1a19  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \regs_rtl_0|auto_generated|ram_block1a25  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a23 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a25  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a23 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( 
// \regs_rtl_0|auto_generated|ram_block1a25  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a25  & ( !aluin2_A[1] & ( (\regs_rtl_0|auto_generated|ram_block1a24  
// & \aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h0303F3F3505F505F;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N36
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \regs_rtl_0|auto_generated|ram_block1a14  & ( \aluin2_A[0]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a16 ) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( \aluin2_A[0]~DUPLICATE_q  & ( 
// (!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a14  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a17 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a15 )) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a17 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 
// )) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N42
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \regs_rtl_0|auto_generated|ram_block1a27  & ( \regs_rtl_0|auto_generated|ram_block1a29  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a26 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a27  & ( \regs_rtl_0|auto_generated|ram_block1a29  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a28 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a26 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a27  & ( !\regs_rtl_0|auto_generated|ram_block1a29  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a26 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a27  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a29  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a26 ))))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N18
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftLeft0~47_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftLeft0~14_combout ))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( 
// \ShiftLeft0~47_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftLeft0~14_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~13_combout  & !aluin2_A[3])))) ) ) ) # ( \ShiftLeft0~15_combout  & ( !\ShiftLeft0~47_combout  & ( (!aluin2_A[2] & 
// (\ShiftLeft0~14_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( !\ShiftLeft0~47_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~14_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & 
// (((\ShiftLeft0~13_combout  & !aluin2_A[3])))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h05220577AF22AF77;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N24
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a7 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( 
// !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a7 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (\regs_rtl_0|auto_generated|ram_block1a9  & 
// !\aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h33000F5533FF0F55;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N18
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a13  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a13  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) # 
// (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & ((aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a13  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((\regs_rtl_0|auto_generated|ram_block1a11  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a13  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N6
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a4 ))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) 
// # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  
// & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!aluin2_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N12
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~16_combout  & ( \ShiftLeft0~6_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftLeft0~16_combout  & ( \ShiftLeft0~6_combout  & ( 
// (!aluin2_A[2] & (((aluin2_A[3])))) # (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~7_combout )))) ) ) ) # ( \ShiftLeft0~16_combout  & ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])))) # 
// (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~7_combout )))) ) ) ) # ( !\ShiftLeft0~16_combout  & ( !\ShiftLeft0~6_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & 
// (\ShiftLeft0~7_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~16_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N24
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \ShiftLeft0~26_combout  & ( (\Selector27~5_combout  & ((\ShiftLeft0~48_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~26_combout  & ( (\Selector27~5_combout  & (!aluin2_A[4] & \ShiftLeft0~48_combout )) ) )

	.dataa(!\Selector27~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0404040415151515;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & ((\Add2~65_sumout ))) # (alufunc_A[3] & (\Add3~65_sumout ))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!alufunc_A[0] & ((!\regs_rtl_0|auto_generated|ram_block1a29 ) # 
// (!\aluin2_A[13]~DUPLICATE_q ))) # (alufunc_A[0] & (!\regs_rtl_0|auto_generated|ram_block1a29  & !\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\Add2~65_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add3~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "on";
defparam \Selector29~4 .lut_mask = 64'h00AA17170A0AE8E8;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N15
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a29 ))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ 
// (!\regs_rtl_0|auto_generated|ram_block1a29 ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\Selector27~4_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h005A005A00A500A5;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector29~0_combout  ) # ( !\Selector29~0_combout  & ( (((\Selector29~4_combout  & \Selector27~3_combout )) # (\Selector29~1_combout )) # (\Selector29~2_combout ) ) )

	.dataa(!\Selector29~2_combout ),
	.datab(!\Selector29~1_combout ),
	.datac(!\Selector29~4_combout ),
	.datad(!\Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N50
dffeas \memaddr_M[29] (
	.clk(\clk~q ),
	.d(\Selector29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N45
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a15  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a15  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~94  ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N48
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a16  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a16  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N51
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a17  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a17  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N54
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a18  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~82  ))
// \Add2~62  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a18  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FF0000003333;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a19  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a19  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~62  ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a20  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~58  ))
// \Add2~110  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a20  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~58  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N3
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a21  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a21  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~110  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a22  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a22  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N9
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a23  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a23  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~102  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a24  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~98  ))
// \Add2~38  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a24  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~98  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N15
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a25  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a25  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~38  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a26  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~34  ))
// \Add2~78  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a26  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~34  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a27  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a27  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~78  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add2~69_sumout )) # (alufunc_A[3] & ((\Add3~69_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a28  & 
// ((!\aluin2_A[13]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\regs_rtl_0|auto_generated|ram_block1a28  & (!\aluin2_A[13]~DUPLICATE_q  & !alufunc_A[0]))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datab(!\Add2~69_sumout ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add3~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "on";
defparam \Selector30~4 .lut_mask = 64'h330F05FA00005FA0;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N6
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a28  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a30 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( 
// !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a28  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a28  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a30 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a28  & ( (\regs_rtl_0|auto_generated|ram_block1a29  & 
// \aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h0303505FF3F3505F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \ShiftLeft0~12_combout  & ( \ShiftRight0~29_combout  & ( (!alufunc_A[0] & (((!aluin2_A[4] & \ShiftRight0~50_combout )) # (\regs_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( 
// \ShiftRight0~29_combout  & ( (!alufunc_A[0] & \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( \ShiftLeft0~12_combout  & ( !\ShiftRight0~29_combout  & ( (!alufunc_A[0] & (\regs_rtl_0|auto_generated|ram_block1a31  & ((!\ShiftRight0~50_combout ) # 
// (aluin2_A[4])))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( !\ShiftRight0~29_combout  & ( (!alufunc_A[0] & \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~50_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h22222202222222A2;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N18
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a25 )) ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (\regs_rtl_0|auto_generated|ram_block1a28 ) # (aluin2_A[1]) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a25 )) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a28 ) 
// ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N18
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a18 )))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a18  & 
// aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a18 )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19  & ((!aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a18  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19  & ((!aluin2_A[1])))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a21 )) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a23  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a21 )) ) ) ) # ( 
// \regs_rtl_0|auto_generated|ram_block1a23  & ( !aluin2_A[1] & ( (\regs_rtl_0|auto_generated|ram_block1a24 ) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// \regs_rtl_0|auto_generated|ram_block1a24 ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a13 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a15 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a16  & ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a14  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( aluin2_A[2] & ( aluin2_A[3] & ( \ShiftLeft0~23_combout  ) ) ) # ( !aluin2_A[2] & ( aluin2_A[3] & ( \ShiftLeft0~22_combout  ) ) ) # ( aluin2_A[2] & ( !aluin2_A[3] & ( \ShiftLeft0~21_combout  ) ) ) # ( !aluin2_A[2] & ( 
// !aluin2_A[3] & ( \ShiftLeft0~49_combout  ) ) )

	.dataa(!\ShiftLeft0~49_combout ),
	.datab(!\ShiftLeft0~22_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N21
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \ShiftLeft0~27_combout  & ( (\Selector27~5_combout  & ((\ShiftLeft0~50_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~27_combout  & ( (!aluin2_A[4] & (\Selector27~5_combout  & \ShiftLeft0~50_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\Selector27~5_combout ),
	.datad(!\ShiftLeft0~50_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h000A000A050F050F;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector30~2_combout  & ( \Selector27~0_combout  ) ) # ( !\Selector30~2_combout  & ( \Selector27~0_combout  & ( (((\Selector27~3_combout  & \Selector30~4_combout )) # (\Selector30~1_combout )) # (\Selector30~0_combout ) ) ) ) # 
// ( \Selector30~2_combout  & ( !\Selector27~0_combout  ) ) # ( !\Selector30~2_combout  & ( !\Selector27~0_combout  & ( ((\Selector27~3_combout  & \Selector30~4_combout )) # (\Selector30~0_combout ) ) ) )

	.dataa(!\Selector27~3_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector30~4_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(!\Selector30~2_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h3737FFFF37FFFFFF;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N49
dffeas \memaddr_M[28] (
	.clk(\clk~q ),
	.d(\Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N30
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (\regs_rtl_0|auto_generated|ram_block1a29 ) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a27 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a28 ))) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// \regs_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a27 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a28 ))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h272700AA272755FF;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N15
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \ShiftLeft0~12_combout  & ( \ShiftRight0~7_combout  & ( (!alufunc_A[0] & (((\ShiftRight0~50_combout  & !aluin2_A[4])) # (\regs_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( \ShiftRight0~7_combout  
// & ( (!alufunc_A[0] & \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( \ShiftLeft0~12_combout  & ( !\ShiftRight0~7_combout  & ( (!alufunc_A[0] & (\regs_rtl_0|auto_generated|ram_block1a31  & ((!\ShiftRight0~50_combout ) # (aluin2_A[4])))) ) ) ) # ( 
// !\ShiftLeft0~12_combout  & ( !\ShiftRight0~7_combout  & ( (!alufunc_A[0] & \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\ShiftRight0~50_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h2222202222222A22;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & (\ShiftLeft0~33_combout )) # (aluin2_A[3] & ((\ShiftLeft0~28_combout )))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  
// & ( (!aluin2_A[3] & (\ShiftLeft0~33_combout  & ((aluin2_A[2])))) # (aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftLeft0~28_combout )))) ) ) ) # ( \ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2])) # 
// (\ShiftLeft0~33_combout ))) # (aluin2_A[3] & (((\ShiftLeft0~28_combout  & aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & (\ShiftLeft0~33_combout )) # (aluin2_A[3] & 
// ((\ShiftLeft0~28_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h0047CC473347FF47;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N3
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \ShiftLeft0~51_combout  & ( (\Selector27~5_combout  & ((\ShiftLeft0~52_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~51_combout  & ( (\Selector27~5_combout  & (!aluin2_A[4] & \ShiftLeft0~52_combout )) ) )

	.dataa(!\Selector27~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0404040415151515;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N0
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add2~73_sumout )) # (alufunc_A[3] & ((\Add3~73_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a27  & 
// ((!\aluin2_A[13]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\regs_rtl_0|auto_generated|ram_block1a27  & (!\aluin2_A[13]~DUPLICATE_q  & !alufunc_A[0]))))) ) )

	.dataa(!\Add2~73_sumout ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add3~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "on";
defparam \Selector31~4 .lut_mask = 64'h550F03FC00003FC0;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N48
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Selector31~4_combout  & ( \Selector27~3_combout  ) ) # ( !\Selector31~4_combout  & ( \Selector27~3_combout  & ( (((\Selector31~2_combout  & \Selector27~0_combout )) # (\Selector31~1_combout )) # (\Selector31~0_combout ) ) ) ) # 
// ( \Selector31~4_combout  & ( !\Selector27~3_combout  & ( (((\Selector31~2_combout  & \Selector27~0_combout )) # (\Selector31~1_combout )) # (\Selector31~0_combout ) ) ) ) # ( !\Selector31~4_combout  & ( !\Selector27~3_combout  & ( (((\Selector31~2_combout 
//  & \Selector27~0_combout )) # (\Selector31~1_combout )) # (\Selector31~0_combout ) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector31~2_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector31~4_combout ),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h5F7F5F7F5F7FFFFF;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N49
dffeas \memaddr_M[27] (
	.clk(\clk~q ),
	.d(\Selector31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a24 )))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # 
// (\regs_rtl_0|auto_generated|ram_block1a24 )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a25  & ((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a23  & ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a24  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a24  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a25  & ((!aluin2_A[1])))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N48
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~41_combout  & ( \ShiftLeft0~42_combout  & ( (!aluin2_A[3] & (((aluin2_A[2]) # (\ShiftLeft0~40_combout )))) # (aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftLeft0~36_combout ))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( 
// \ShiftLeft0~42_combout  & ( (!aluin2_A[3] & (((\ShiftLeft0~40_combout  & !aluin2_A[2])))) # (aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftLeft0~36_combout ))) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\ShiftLeft0~42_combout  & ( (!aluin2_A[3] & (((aluin2_A[2]) # 
// (\ShiftLeft0~40_combout )))) # (aluin2_A[3] & (\ShiftLeft0~36_combout  & ((aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( !\ShiftLeft0~42_combout  & ( (!aluin2_A[3] & (((\ShiftLeft0~40_combout  & !aluin2_A[2])))) # (aluin2_A[3] & 
// (\ShiftLeft0~36_combout  & ((aluin2_A[2])))) ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~40_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N24
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a29 )) ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a29 )) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a28 ) 
// ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N36
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \Selector58~2_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftRight0~11_combout ))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\Selector58~2_combout  & ( aluin2_A[2] & ( 
// \regs_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( \Selector58~2_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftRight0~10_combout ))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\Selector58~2_combout  & ( !aluin2_A[2] 
// & ( \regs_rtl_0|auto_generated|ram_block1a31  ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\Selector58~2_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h55550F5555553355;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~37_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftLeft0~4_combout )))) # (aluin2_A[2] & (\ShiftLeft0~3_combout  & ((!aluin2_A[3])))) ) ) # ( !\ShiftLeft0~37_combout  & ( (!aluin2_A[2] & 
// (((\ShiftLeft0~4_combout  & aluin2_A[3])))) # (aluin2_A[2] & (\ShiftLeft0~3_combout  & ((!aluin2_A[3])))) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h110C110CDD0CDD0C;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N54
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \ShiftLeft0~54_combout  & ( aluin2_A[4] & ( (!alufunc_A[0] & ((\Selector32~2_combout ))) # (alufunc_A[0] & (\ShiftRight0~50_combout )) ) ) ) # ( !\ShiftLeft0~54_combout  & ( aluin2_A[4] & ( (!alufunc_A[0] & \Selector32~2_combout 
// ) ) ) ) # ( \ShiftLeft0~54_combout  & ( !aluin2_A[4] & ( (!alufunc_A[0] & (((\Selector32~2_combout )))) # (alufunc_A[0] & (\ShiftLeft0~53_combout  & (\ShiftRight0~50_combout ))) ) ) ) # ( !\ShiftLeft0~54_combout  & ( !aluin2_A[4] & ( (!alufunc_A[0] & 
// (((\Selector32~2_combout )))) # (alufunc_A[0] & (\ShiftLeft0~53_combout  & (\ShiftRight0~50_combout ))) ) ) )

	.dataa(!\ShiftLeft0~53_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~50_combout ),
	.datad(!\Selector32~2_combout ),
	.datae(!\ShiftLeft0~54_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h01CD01CD00CC03CF;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (\Selector27~4_combout  & (!aluin2_A[13] $ (alufunc_A[3]))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (\Selector27~4_combout  & (!aluin2_A[13] $ (!alufunc_A[3]))) ) )

	.dataa(!aluin2_A[13]),
	.datab(gnd),
	.datac(!\Selector27~4_combout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add2~77_sumout ))) # (alufunc_A[3] & (\Add3~77_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a26  & 
// ((!\aluin2_A[13]~DUPLICATE_q ) # ((!alufunc_A[0])))) # (\regs_rtl_0|auto_generated|ram_block1a26  & (!\aluin2_A[13]~DUPLICATE_q  & (!alufunc_A[0]))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add2~77_sumout ),
	.datag(!\Add3~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "on";
defparam \Selector32~5 .lut_mask = 64'h0300366CCF00366C;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N54
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \Selector32~5_combout  & ( (((\Selector32~3_combout  & \Selector27~0_combout )) # (\Selector27~3_combout )) # (\Selector32~1_combout ) ) ) # ( !\Selector32~5_combout  & ( ((\Selector32~3_combout  & \Selector27~0_combout )) # 
// (\Selector32~1_combout ) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector32~1_combout ),
	.datad(!\Selector27~3_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h1F1F1FFF1F1F1FFF;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N55
dffeas \memaddr_M[26] (
	.clk(\clk~q ),
	.d(\Selector32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N33
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!\regs_rtl_0|auto_generated|ram_block1a25  $ (alufunc_A[3]))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (\Selector27~4_combout  & (!\regs_rtl_0|auto_generated|ram_block1a25 
//  $ (!alufunc_A[3]))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(!\Selector27~4_combout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N42
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( aluin2_A[2] & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[3]) # (\ShiftLeft0~16_combout ) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~13_combout )) # (aluin2_A[3] & ((\ShiftLeft0~15_combout 
// ))) ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~14_combout  & ( (\ShiftLeft0~16_combout  & aluin2_A[3]) ) ) ) # ( !aluin2_A[2] & ( !\ShiftLeft0~14_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~13_combout )) # (aluin2_A[3] & ((\ShiftLeft0~15_combout ))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!aluin2_A[3]),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( aluin2_A[4] & ( (\ShiftRight0~1_combout  & (alufunc_A[0] & \ShiftRight0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~1_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h0000000000030003;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N48
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \Selector32~0_combout  & ( \ShiftLeft0~6_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~7_combout )))) # (aluin2_A[2] & (((!aluin2_A[3])))) ) ) ) # ( 
// \Selector32~0_combout  & ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~7_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\Selector32~0_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h00000A2200005F22;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \regs_rtl_0|auto_generated|ram_block1a25  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a26 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a25  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a26 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a28 )) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a25  & 
// ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a27 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a25  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a27  & aluin2_A[1]) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0505F5F503F303F3;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N9
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \ShiftRight0~20_combout  & ( \ShiftRight0~19_combout  & ( ((!aluin2_A[3] & \Selector58~2_combout )) # (\regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\ShiftRight0~20_combout  & ( \ShiftRight0~19_combout  & ( (!aluin2_A[3] 
// & ((!\Selector58~2_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\Selector58~2_combout  & ((!aluin2_A[2]))))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( \ShiftRight0~20_combout  & ( !\ShiftRight0~19_combout  & ( 
// (!aluin2_A[3] & ((!\Selector58~2_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\Selector58~2_combout  & ((aluin2_A[2]))))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\ShiftRight0~20_combout  & ( 
// !\ShiftRight0~19_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & ((!\Selector58~2_combout ) # (aluin2_A[3]))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\Selector58~2_combout ),
	.datae(!\ShiftRight0~20_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h5511551D55D155DD;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N54
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( alufunc_A[0] & ( \Selector33~1_combout  & ( (!\Selector33~2_combout  & ((!\Selector58~2_combout ) # (!\ShiftLeft0~17_combout ))) ) ) ) # ( alufunc_A[0] & ( !\Selector33~1_combout  & ( (!\Selector33~2_combout  & 
// ((!\Selector58~2_combout ) # (!\ShiftLeft0~17_combout ))) ) ) ) # ( !alufunc_A[0] & ( !\Selector33~1_combout  & ( !\Selector33~2_combout  ) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!\Selector33~2_combout ),
	.datad(gnd),
	.datae(!alufunc_A[0]),
	.dataf(!\Selector33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'hF0F0E0E00000E0E0;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add2~33_sumout )))) # (alufunc_A[3] & (\Add3~33_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!\aluin2_A[13]~DUPLICATE_q ) # 
// ((!\regs_rtl_0|auto_generated|ram_block1a25 )))) # (alufunc_A[0] & (!\aluin2_A[13]~DUPLICATE_q  & (!\regs_rtl_0|auto_generated|ram_block1a25 ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!alufunc_A[2]),
	.dataf(!\Add2~33_sumout ),
	.datag(!\Add3~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "on";
defparam \Selector33~5 .lut_mask = 64'h0202366C8A8A366C;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector27~3_combout  & ( \Selector33~5_combout  ) ) # ( !\Selector27~3_combout  & ( \Selector33~5_combout  & ( ((\Selector27~0_combout  & !\Selector33~3_combout )) # (\Selector33~0_combout ) ) ) ) # ( \Selector27~3_combout  & 
// ( !\Selector33~5_combout  & ( ((\Selector27~0_combout  & !\Selector33~3_combout )) # (\Selector33~0_combout ) ) ) ) # ( !\Selector27~3_combout  & ( !\Selector33~5_combout  & ( ((\Selector27~0_combout  & !\Selector33~3_combout )) # (\Selector33~0_combout ) 
// ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector33~3_combout ),
	.datad(gnd),
	.datae(!\Selector27~3_combout ),
	.dataf(!\Selector33~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h757575757575FFFF;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N37
dffeas \memaddr_M[25]~DUPLICATE (
	.clk(\clk~q ),
	.d(\Selector33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add2~37_sumout ))) # (alufunc_A[3] & (\Add3~37_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a24  & 
// ((!\aluin2_A[13]~DUPLICATE_q ) # ((!alufunc_A[0])))) # (\regs_rtl_0|auto_generated|ram_block1a24  & (!\aluin2_A[13]~DUPLICATE_q  & (!alufunc_A[0]))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add2~37_sumout ),
	.datag(!\Add3~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "on";
defparam \Selector34~5 .lut_mask = 64'h0300366CCF00366C;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & 
// ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) # (\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a11  & !aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a11  & !aluin2_A[1])))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h0344CF440377CF77;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~21_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftLeft0~23_combout )))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( 
// \ShiftLeft0~21_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftLeft0~23_combout )))) # (aluin2_A[2] & (\ShiftLeft0~22_combout  & (!aluin2_A[3]))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~21_combout  & ( (!aluin2_A[2] & (((aluin2_A[3] & 
// \ShiftLeft0~23_combout )))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~21_combout  & ( (!aluin2_A[2] & (((aluin2_A[3] & \ShiftLeft0~23_combout )))) # (aluin2_A[2] & 
// (\ShiftLeft0~22_combout  & (!aluin2_A[3]))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~22_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \ShiftLeft0~20_combout  & ( (\Selector27~5_combout  & ((\ShiftLeft0~25_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~20_combout  & ( (\Selector27~5_combout  & (!aluin2_A[4] & \ShiftLeft0~25_combout )) ) )

	.dataa(!\Selector27~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h0404040415151515;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \Selector58~2_combout  & ( \ShiftRight0~28_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftRight0~29_combout )))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\Selector58~2_combout  & ( 
// \ShiftRight0~28_combout  & ( \regs_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( \Selector58~2_combout  & ( !\ShiftRight0~28_combout  & ( (!aluin2_A[3] & (((aluin2_A[2] & \ShiftRight0~29_combout )))) # (aluin2_A[3] & 
// (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\Selector58~2_combout  & ( !\ShiftRight0~28_combout  & ( \regs_rtl_0|auto_generated|ram_block1a31  ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\Selector58~2_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h5555111D5555D1DD;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N54
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \Selector27~4_combout  & ( !\aluin2_A[13]~DUPLICATE_q  $ (!\regs_rtl_0|auto_generated|ram_block1a24  $ (alufunc_A[3])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N42
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \Selector34~0_combout  & ( \Selector27~3_combout  ) ) # ( !\Selector34~0_combout  & ( \Selector27~3_combout  & ( (((\Selector34~2_combout  & \Selector34~1_combout )) # (\Selector34~3_combout )) # (\Selector34~5_combout ) ) ) ) # 
// ( \Selector34~0_combout  & ( !\Selector27~3_combout  ) ) # ( !\Selector34~0_combout  & ( !\Selector27~3_combout  & ( ((\Selector34~2_combout  & \Selector34~1_combout )) # (\Selector34~3_combout ) ) ) )

	.dataa(!\Selector34~2_combout ),
	.datab(!\Selector34~5_combout ),
	.datac(!\Selector34~3_combout ),
	.datad(!\Selector34~1_combout ),
	.datae(!\Selector34~0_combout ),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h0F5FFFFF3F7FFFFF;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N43
dffeas \memaddr_M[24] (
	.clk(\clk~q ),
	.d(\Selector34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a18 ))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a19 
// )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a18  & ((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a16  & ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((\regs_rtl_0|auto_generated|ram_block1a19  & !aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h3500350F35F035FF;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( aluin2_A[3] & ( \ShiftLeft0~33_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~28_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~33_combout  & ( (!aluin2_A[2]) # 
// (\ShiftLeft0~34_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~33_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~28_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !aluin2_A[3] & ( !\ShiftLeft0~33_combout  & ( (\ShiftLeft0~34_combout  & 
// aluin2_A[2]) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!aluin2_A[2]),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector27~5_combout  & ( \ShiftLeft0~57_combout  & ( (!aluin2_A[4]) # (\ShiftLeft0~2_combout ) ) ) ) # ( \Selector27~5_combout  & ( !\ShiftLeft0~57_combout  & ( (\ShiftLeft0~2_combout  & aluin2_A[4]) ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!\Selector27~5_combout ),
	.dataf(!\ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h000005050000F5F5;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( aluin2_A[13] & ( (\Selector27~4_combout  & (!\regs_rtl_0|auto_generated|ram_block1a23  $ (alufunc_A[3]))) ) ) # ( !aluin2_A[13] & ( (\Selector27~4_combout  & (!\regs_rtl_0|auto_generated|ram_block1a23  $ (!alufunc_A[3]))) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector27~4_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N36
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  ) ) ) # ( !aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( aluin2_A[1] & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( !aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a23  ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( ((!aluin2_A[3] & \Selector58~2_combout )) # (\regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( (!aluin2_A[3] & 
// ((!\Selector58~2_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\Selector58~2_combout  & ((!aluin2_A[2]))))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( \ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( 
// (!aluin2_A[3] & ((!\Selector58~2_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\Selector58~2_combout  & ((aluin2_A[2]))))) # (aluin2_A[3] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\ShiftRight0~7_combout  & ( 
// !\ShiftRight0~8_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & ((!\Selector58~2_combout ) # (aluin2_A[3]))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!aluin2_A[3]),
	.datac(!\Selector58~2_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h5151515D5D515D5D;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N48
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add2~97_sumout )) # (alufunc_A[3] & ((\Add3~97_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a23  & 
// ((!\aluin2_A[13]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\regs_rtl_0|auto_generated|ram_block1a23  & (!\aluin2_A[13]~DUPLICATE_q  & !alufunc_A[0]))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\Add2~97_sumout ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add3~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "on";
defparam \Selector35~4 .lut_mask = 64'h330F05FA00005FA0;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~1_combout  & ( \Selector35~4_combout  & ( (((\Selector34~2_combout ) # (\Selector35~0_combout )) # (\Selector35~2_combout )) # (\Selector27~3_combout ) ) ) ) # ( !\Selector35~1_combout  & ( \Selector35~4_combout  & ( 
// ((\Selector35~0_combout ) # (\Selector35~2_combout )) # (\Selector27~3_combout ) ) ) ) # ( \Selector35~1_combout  & ( !\Selector35~4_combout  & ( ((\Selector34~2_combout ) # (\Selector35~0_combout )) # (\Selector35~2_combout ) ) ) ) # ( 
// !\Selector35~1_combout  & ( !\Selector35~4_combout  & ( (\Selector35~0_combout ) # (\Selector35~2_combout ) ) ) )

	.dataa(!\Selector27~3_combout ),
	.datab(!\Selector35~2_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector34~2_combout ),
	.datae(!\Selector35~1_combout ),
	.dataf(!\Selector35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h3F3F3FFF7F7F7FFF;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \memaddr_M[23] (
	.clk(\clk~q ),
	.d(\Selector35~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N3
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \Add3~101_sumout  & ( (\Selector27~2_combout  & ((\Add2~101_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add3~101_sumout  & ( (!alufunc_A[3] & (\Selector27~2_combout  & \Add2~101_sumout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector27~2_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\Add3~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h000C000C030F030F;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( alufunc_A[0] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a22  & !\aluin2_A[13]~DUPLICATE_q ))) ) ) # ( !alufunc_A[0] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a22 ) # 
// (!\aluin2_A[13]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h333C333C3CCC3CCC;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N42
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a25  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a24 ))) # 
// (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a25  & ( (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a22  & !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & 
// (((\aluin2_A[0]~DUPLICATE_q )) # (\regs_rtl_0|auto_generated|ram_block1a24 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a23  & ( !\regs_rtl_0|auto_generated|ram_block1a25  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # 
// (\regs_rtl_0|auto_generated|ram_block1a22 )))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a24  & ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( !\regs_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a24 )))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N12
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( aluin2_A[3] & ( \ShiftRight0~9_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~11_combout ))) # (aluin2_A[2] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~9_combout  & ( (!aluin2_A[2]) # 
// (\ShiftRight0~10_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~9_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~11_combout ))) # (aluin2_A[2] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~9_combout  & ( 
// (aluin2_A[2] & \ShiftRight0~10_combout ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h000F3535F0FF3535;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N57
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector27~1_combout  & ( (\Selector45~1_combout  & (!\regs_rtl_0|auto_generated|ram_block1a22  $ (!alufunc_A[3] $ (\aluin2_A[13]~DUPLICATE_q )))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector45~1_combout ),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0000000006090609;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N3
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftLeft0~3_combout )) # (aluin2_A[2] & ((\ShiftLeft0~4_combout )))))

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!aluin2_A[2]),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h4070407040704070;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~41_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~42_combout ))) # (aluin2_A[3] & (\ShiftLeft0~37_combout )) ) ) ) # ( !\ShiftLeft0~41_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & 
// ((\ShiftLeft0~42_combout ))) # (aluin2_A[3] & (\ShiftLeft0~37_combout )) ) ) ) # ( \ShiftLeft0~41_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftLeft0~36_combout ) ) ) ) # ( !\ShiftLeft0~41_combout  & ( !aluin2_A[2] & ( (\ShiftLeft0~36_combout  & 
// aluin2_A[3]) ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h0055FF550F330F33;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N18
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( aluin2_A[4] & ( (\Selector27~5_combout  & \ShiftLeft0~5_combout ) ) ) # ( !aluin2_A[4] & ( (\Selector27~5_combout  & \ShiftLeft0~58_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector27~5_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~58_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h0033003303030303;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( !\Selector36~4_combout  & ( (!\Selector36~2_combout  & ((!\Selector36~3_combout ) # ((\Selector58~2_combout  & !\ShiftRight0~12_combout )))) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\Selector36~3_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\Selector36~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'hDC00DC0000000000;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \Selector36~0_combout  & ( \Selector36~5_combout  & ( (\Selector27~3_combout  & ((\Selector36~1_combout ) # (alufunc_A[2]))) ) ) ) # ( !\Selector36~0_combout  & ( \Selector36~5_combout  & ( (\Selector27~3_combout  & 
// \Selector36~1_combout ) ) ) ) # ( \Selector36~0_combout  & ( !\Selector36~5_combout  ) ) # ( !\Selector36~0_combout  & ( !\Selector36~5_combout  ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector27~3_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(gnd),
	.datae(!\Selector36~0_combout ),
	.dataf(!\Selector36~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'hFFFFFFFF03031313;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \memaddr_M[22] (
	.clk(\clk~q ),
	.d(\Selector36~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N54
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a30  & ( 
// (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a29 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (aluin2_A[1] & 
// \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a29 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a31 ))) 
// ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h272705052727AFAF;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N18
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a22 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a22 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a24 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a23  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a22 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a24 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a22 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a24 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N48
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \ShiftRight0~19_combout  & ( \regs_rtl_0|auto_generated|ram_block1a31  & ( ((!aluin2_A[3] & ((\ShiftRight0~18_combout ))) # (aluin2_A[3] & (\ShiftRight0~20_combout ))) # (aluin2_A[2]) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// \regs_rtl_0|auto_generated|ram_block1a31  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftRight0~18_combout ))) # (aluin2_A[3] & (\ShiftRight0~20_combout )))) # (aluin2_A[2] & (((aluin2_A[3])))) ) ) ) # ( \ShiftRight0~19_combout  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a31  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftRight0~18_combout ))) # (aluin2_A[3] & (\ShiftRight0~20_combout )))) # (aluin2_A[2] & (((!aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a31  & ( (!aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftRight0~18_combout ))) # (aluin2_A[3] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h0A225F220A775F77;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( aluin2_A[2] & ( (!aluin2_A[3] & \ShiftLeft0~7_combout ) ) ) # ( !aluin2_A[2] & ( (\ShiftLeft0~6_combout  & !aluin2_A[3]) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h3030303000F000F0;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N6
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( aluin2_A[2] & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~15_combout ))) # (aluin2_A[3] & (\ShiftLeft0~18_combout )) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[3]) # 
// (\ShiftLeft0~16_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~14_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~15_combout ))) # (aluin2_A[3] & (\ShiftLeft0~18_combout )) ) ) ) # ( !aluin2_A[2] & ( !\ShiftLeft0~14_combout  & ( (aluin2_A[3] & 
// \ShiftLeft0~16_combout ) ) ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N21
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \ShiftLeft0~59_combout  & ( (\Selector27~5_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~8_combout ))) ) ) # ( !\ShiftLeft0~59_combout  & ( (aluin2_A[4] & (\Selector27~5_combout  & \ShiftLeft0~8_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector27~5_combout ),
	.datac(gnd),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'h0011001122332233;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N27
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (\Selector27~1_combout  & (\Selector45~1_combout  & (!alufunc_A[3] $ (\aluin2_A[13]~DUPLICATE_q )))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (\Selector27~1_combout  & 
// (\Selector45~1_combout  & (!alufunc_A[3] $ (!\aluin2_A[13]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\Selector27~1_combout ),
	.datad(!\Selector45~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h0006000600090009;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N36
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Selector36~3_combout  & ( (\Selector58~2_combout  & (!\ShiftRight0~21_combout  & (!\Selector37~3_combout  & !\Selector37~2_combout ))) ) ) # ( !\Selector36~3_combout  & ( (!\Selector37~3_combout  & !\Selector37~2_combout ) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\ShiftRight0~21_combout ),
	.datac(!\Selector37~3_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'hF000F00040004000;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N45
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \Selector27~2_combout  & ( (!alufunc_A[3] & (\Add2~105_sumout )) # (alufunc_A[3] & ((\Add3~105_sumout ))) ) )

	.dataa(!\Add2~105_sumout ),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!\Add3~105_sumout ),
	.datae(gnd),
	.dataf(!\Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h00000000505F505F;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N45
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( alufunc_A[0] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a21  & !\aluin2_A[13]~DUPLICATE_q ))) ) ) # ( !alufunc_A[0] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a21 ) # 
// (!\aluin2_A[13]~DUPLICATE_q ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h05FA05FA5FA05FA0;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N33
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector37~0_combout  & ( (!\Selector37~4_combout ) # ((\Selector27~3_combout  & ((alufunc_A[2]) # (\Selector37~1_combout )))) ) ) # ( !\Selector37~0_combout  & ( (!\Selector37~4_combout ) # ((\Selector37~1_combout  & 
// \Selector27~3_combout )) ) )

	.dataa(!\Selector37~4_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector37~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'hABABABAFABABABAF;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N34
dffeas \memaddr_M[21] (
	.clk(\clk~q ),
	.d(\Selector37~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N18
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \regs_rtl_0|auto_generated|ram_block1a24  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a25 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a27 )) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a24  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a25 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a27 )) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a24  & 
// ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a26 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a24  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a26  & aluin2_A[1]) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h0303F3F305F505F5;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \regs_rtl_0|auto_generated|ram_block1a22  & ( \regs_rtl_0|auto_generated|ram_block1a23  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a20 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a21 ))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a22  & ( \regs_rtl_0|auto_generated|ram_block1a23  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a20 
// ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a21 )))) # (aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q )) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a22  & ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( (!aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a20 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a21 )))) # (aluin2_A[1] & (!\aluin2_A[0]~DUPLICATE_q )) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a22  
// & ( !\regs_rtl_0|auto_generated|ram_block1a23  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a20 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a21 )))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h028A46CE139B57DF;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N6
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( aluin2_A[3] & ( \ShiftRight0~29_combout  & ( (!aluin2_A[2]) # (\regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~29_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~28_combout )) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~29_combout  & ( (aluin2_A[2] & \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~29_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # 
// (aluin2_A[2] & (\ShiftRight0~28_combout )) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~28_combout ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N6
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \Selector45~1_combout  & ( \regs_rtl_0|auto_generated|ram_block1a20  & ( (\Selector27~1_combout  & (!\aluin2_A[13]~DUPLICATE_q  $ (alufunc_A[3]))) ) ) ) # ( \Selector45~1_combout  & ( !\regs_rtl_0|auto_generated|ram_block1a20  & 
// ( (\Selector27~1_combout  & (!\aluin2_A[13]~DUPLICATE_q  $ (!alufunc_A[3]))) ) ) )

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(!\Selector27~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(!\Selector45~1_combout ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h0000121200002121;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~19_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  
// & ( (!aluin2_A[2] & (((!aluin2_A[3])))) # (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~19_combout )))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (!aluin2_A[2] & (((aluin2_A[3])))) # 
// (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & (\ShiftLeft0~19_combout )))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftLeft0~23_combout ))) # (aluin2_A[3] & 
// (\ShiftLeft0~19_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N48
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~10_combout  & ( (!aluin2_A[3] & ((aluin2_A[2]) # (\ShiftLeft0~9_combout ))) ) ) # ( !\ShiftLeft0~10_combout  & ( (\ShiftLeft0~9_combout  & (!aluin2_A[3] & !aluin2_A[2])) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h5000500050F050F0;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \ShiftLeft0~11_combout  & ( (\Selector27~5_combout  & ((\ShiftLeft0~60_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~11_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~60_combout  & \Selector27~5_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~60_combout ),
	.datad(!\Selector27~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h000A000A005F005F;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N21
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( !\Selector38~3_combout  & ( (!\Selector38~2_combout  & ((!\Selector36~3_combout ) # ((\Selector58~2_combout  & !\ShiftRight0~30_combout )))) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\Selector36~3_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\Selector38~2_combout ),
	.datae(gnd),
	.dataf(!\Selector38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'hDC00DC0000000000;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \Add2~109_sumout  & ( (\Selector27~2_combout  & ((!alufunc_A[3]) # (\Add3~109_sumout ))) ) ) # ( !\Add2~109_sumout  & ( (alufunc_A[3] & (\Add3~109_sumout  & \Selector27~2_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add3~109_sumout ),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N24
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !alufunc_A[3] $ (((!\aluin2_A[13]~DUPLICATE_q  & !alufunc_A[0]))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( !alufunc_A[3] $ (((!\aluin2_A[13]~DUPLICATE_q ) # 
// (!alufunc_A[0]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h5566556666AA66AA;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( alufunc_A[2] & ( (!\Selector38~4_combout ) # ((\Selector27~3_combout  & ((\Selector38~0_combout ) # (\Selector38~1_combout )))) ) ) # ( !alufunc_A[2] & ( (!\Selector38~4_combout ) # ((\Selector27~3_combout  & 
// \Selector38~1_combout )) ) )

	.dataa(!\Selector38~4_combout ),
	.datab(!\Selector27~3_combout ),
	.datac(!\Selector38~1_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'hABABABABABBBABBB;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N49
dffeas \memaddr_M[20] (
	.clk(\clk~q ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N57
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a19  & ( (\Selector27~4_combout  & (!\aluin2_A[13]~DUPLICATE_q  $ (alufunc_A[3]))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( (\Selector27~4_combout  & (!\aluin2_A[13]~DUPLICATE_q 
//  $ (!alufunc_A[3]))) ) )

	.dataa(!\Selector27~4_combout ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h1414141441414141;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N6
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a19 )) # (\aluin2_A[0]~DUPLICATE_q ))) # (aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q ) # ((\regs_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (!\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a19 ))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q ) # ((\regs_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( 
// (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a19 )) # (\aluin2_A[0]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19 ))) # (aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a22 )))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N48
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( aluin2_A[3] & ( \ShiftRight0~5_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~7_combout ))) # (aluin2_A[2] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~5_combout  & ( (!aluin2_A[2]) # 
// (\ShiftRight0~8_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~7_combout ))) # (aluin2_A[2] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~5_combout  & ( 
// (aluin2_A[2] & \ShiftRight0~8_combout ) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N42
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \Selector58~2_combout  & ( (\Selector27~0_combout  & (!alufunc_A[0] & \ShiftRight0~36_combout )) ) ) # ( !\Selector58~2_combout  & ( (\Selector27~0_combout  & (!alufunc_A[0] & \regs_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h0044004404040404;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & ((\Add2~57_sumout ))) # (alufunc_A[3] & (\Add3~57_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!\regs_rtl_0|auto_generated|ram_block1a19 ) # 
// ((!\aluin2_A[13]~DUPLICATE_q )))) # (alufunc_A[0] & (!\regs_rtl_0|auto_generated|ram_block1a19  & (!\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add2~57_sumout ),
	.datag(!\Add3~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "on";
defparam \Selector39~4 .lut_mask = 64'h000A17E8AA0A17E8;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( aluin2_A[3] & ( \ShiftLeft0~0_combout  & ( (aluin2_A[2]) # (\ShiftLeft0~29_combout ) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~0_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~34_combout ))) # (aluin2_A[2] & (\ShiftLeft0~28_combout )) 
// ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~0_combout  & ( (\ShiftLeft0~29_combout  & !aluin2_A[2]) ) ) ) # ( !aluin2_A[3] & ( !\ShiftLeft0~0_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~34_combout ))) # (aluin2_A[2] & (\ShiftLeft0~28_combout )) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!aluin2_A[2]),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h33550F0033550FFF;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( \ShiftLeft0~1_combout  & ( (\Selector27~5_combout  & ((!aluin2_A[4] & (\ShiftLeft0~45_combout )) # (aluin2_A[4] & ((\ShiftLeft0~12_combout ))))) ) ) # ( !\ShiftLeft0~1_combout  & ( (\ShiftLeft0~45_combout  & 
// (\Selector27~5_combout  & !aluin2_A[4])) ) )

	.dataa(!\ShiftLeft0~45_combout ),
	.datab(!\ShiftLeft0~12_combout ),
	.datac(!\Selector27~5_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h0500050005030503;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N0
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \Selector39~1_combout  ) # ( !\Selector39~1_combout  & ( (((\Selector39~4_combout  & \Selector27~3_combout )) # (\Selector39~2_combout )) # (\Selector39~0_combout ) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\Selector39~2_combout ),
	.datac(!\Selector39~4_combout ),
	.datad(!\Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\Selector39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \memaddr_M[19] (
	.clk(\clk~q ),
	.d(\Selector39~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N36
cyclonev_lcell_comb \Selector40~6 (
// Equation(s):
// \Selector40~6_combout  = ( alufunc_A[3] & ( \regs_rtl_0|auto_generated|ram_block1a18  & ( (!\Selector40~0_combout  & ((!\aluin2_A[13]~DUPLICATE_q ) # (!\Selector27~4_combout ))) ) ) ) # ( !alufunc_A[3] & ( \regs_rtl_0|auto_generated|ram_block1a18  & ( 
// (!\Selector40~0_combout  & ((!\Selector27~4_combout ) # (\aluin2_A[13]~DUPLICATE_q ))) ) ) ) # ( alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( (!\Selector40~0_combout  & ((!\Selector27~4_combout ) # (\aluin2_A[13]~DUPLICATE_q ))) ) ) ) # 
// ( !alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( (!\Selector40~0_combout  & ((!\aluin2_A[13]~DUPLICATE_q ) # (!\Selector27~4_combout ))) ) ) )

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(!\Selector40~0_combout ),
	.datac(!\Selector27~4_combout ),
	.datad(gnd),
	.datae(!alufunc_A[3]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~6 .extended_lut = "off";
defparam \Selector40~6 .lut_mask = 64'hC8C8C4C4C4C4C8C8;
defparam \Selector40~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~3_combout  & ( aluin2_A[2] & ( (aluin2_A[3]) # (\ShiftLeft0~36_combout ) ) ) ) # ( !\ShiftLeft0~3_combout  & ( aluin2_A[2] & ( (\ShiftLeft0~36_combout  & !aluin2_A[3]) ) ) ) # ( \ShiftLeft0~3_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~42_combout ))) # (aluin2_A[3] & (\ShiftLeft0~37_combout )) ) ) ) # ( !\ShiftLeft0~3_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftLeft0~42_combout ))) # (aluin2_A[3] & (\ShiftLeft0~37_combout )) ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N6
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \ShiftRight0~50_combout  & ( \ShiftLeft0~46_combout  & ( (alufunc_A[0] & ((!aluin2_A[4]) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~4_combout )))) ) ) ) # ( \ShiftRight0~50_combout  & ( !\ShiftLeft0~46_combout  & ( (aluin2_A[4] & 
// (\ShiftLeft0~12_combout  & (\ShiftLeft0~4_combout  & alufunc_A[0]))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~12_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\ShiftRight0~50_combout ),
	.dataf(!\ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h00000001000000AB;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( !alufunc_A[4] & ( \Selector27~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector27~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N36
cyclonev_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ( \Add2~61_sumout  & ( (\Selector40~4_combout  & ((!alufunc_A[3]) # (\Add3~61_sumout ))) ) ) # ( !\Add2~61_sumout  & ( (alufunc_A[3] & (\Add3~61_sumout  & \Selector40~4_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add3~61_sumout ),
	.datad(!\Selector40~4_combout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~5 .extended_lut = "off";
defparam \Selector40~5 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector40~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N54
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector58~2_combout  & ( (\ShiftRight0~39_combout  & !alufunc_A[0]) ) ) # ( !\Selector58~2_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & !alufunc_A[0]) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'h0F000F0033003300;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N30
cyclonev_lcell_comb \Selector40~7 (
// Equation(s):
// \Selector40~7_combout  = ( \Selector40~1_combout  & ( alufunc_A[0] & ( (!\aluin2_A[13]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a18 ))))) # (\aluin2_A[13]~DUPLICATE_q  & ((!alufunc_A[3]) # ((\Selector27~4_combout  & 
// \regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( !\Selector40~1_combout  & ( alufunc_A[0] & ( (\Selector27~4_combout  & (!\aluin2_A[13]~DUPLICATE_q  $ (!alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( \Selector40~1_combout  
// & ( !alufunc_A[0] & ( (!\aluin2_A[13]~DUPLICATE_q  & (((\Selector27~4_combout  & \regs_rtl_0|auto_generated|ram_block1a18 )) # (alufunc_A[3]))) # (\aluin2_A[13]~DUPLICATE_q  & ((!alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a18 )) # 
// (\Selector27~4_combout ))) ) ) ) # ( !\Selector40~1_combout  & ( !alufunc_A[0] & ( (\Selector27~4_combout  & (!\aluin2_A[13]~DUPLICATE_q  $ (!alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) )

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector27~4_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\Selector40~1_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~7 .extended_lut = "off";
defparam \Selector40~7 .lut_mask = 64'h0609376F060966CD;
defparam \Selector40~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N24
cyclonev_lcell_comb \Selector40~8 (
// Equation(s):
// \Selector40~8_combout  = ( \Selector40~3_combout  & ( \Selector40~7_combout  & ( !\Selector40~6_combout  ) ) ) # ( !\Selector40~3_combout  & ( \Selector40~7_combout  & ( !\Selector40~6_combout  ) ) ) # ( \Selector40~3_combout  & ( !\Selector40~7_combout  
// & ( (!\Selector40~6_combout  & ((\Selector40~5_combout ) # (\Selector58~0_combout ))) ) ) ) # ( !\Selector40~3_combout  & ( !\Selector40~7_combout  & ( (!\Selector40~6_combout  & (((\Selector58~0_combout  & \Selector40~2_combout )) # 
// (\Selector40~5_combout ))) ) ) )

	.dataa(!\Selector40~6_combout ),
	.datab(!\Selector58~0_combout ),
	.datac(!\Selector40~2_combout ),
	.datad(!\Selector40~5_combout ),
	.datae(!\Selector40~3_combout ),
	.dataf(!\Selector40~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~8 .extended_lut = "off";
defparam \Selector40~8 .lut_mask = 64'h02AA22AAAAAAAAAA;
defparam \Selector40~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \memaddr_M[18] (
	.clk(\clk~q ),
	.d(\Selector40~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N12
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \regs_rtl_0|auto_generated|ram_block1a1  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !aluin2_A[1] ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a1  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// ( (\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a1  & ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h0000A0A05050F0F0;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N0
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( aluin2_A[2] & ( \ShiftLeft0~6_combout  & ( (aluin2_A[3]) # (\ShiftLeft0~16_combout ) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~6_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~15_combout )) # (aluin2_A[3] & ((\ShiftLeft0~18_combout ))) 
// ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~6_combout  & ( (\ShiftLeft0~16_combout  & !aluin2_A[3]) ) ) ) # ( !aluin2_A[2] & ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~15_combout )) # (aluin2_A[3] & ((\ShiftLeft0~18_combout ))) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!aluin2_A[3]),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N51
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \ShiftLeft0~55_combout  & ( (!aluin2_A[4]) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~7_combout )) ) ) # ( !\ShiftLeft0~55_combout  & ( (aluin2_A[4] & (\ShiftLeft0~12_combout  & \ShiftLeft0~7_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h00050005AAAFAAAF;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N0
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # 
// (\regs_rtl_0|auto_generated|ram_block1a19 ))) # (\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a18  & !aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19  & ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19  & ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a18  & !aluin2_A[1])))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h05220577AF22AF77;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N0
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( aluin2_A[2] & ( \ShiftRight0~25_combout  & ( (!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((\ShiftRight0~20_combout ))) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~25_combout  & ( (!aluin2_A[3]) # 
// (\ShiftRight0~19_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((\ShiftRight0~20_combout ))) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~25_combout  & ( (\ShiftRight0~19_combout 
//  & aluin2_A[3]) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N3
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( \Selector58~2_combout  & ( \ShiftRight0~42_combout  ) ) # ( !\Selector58~2_combout  & ( \regs_rtl_0|auto_generated|ram_block1a31  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\ShiftRight0~42_combout ),
	.datae(gnd),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N48
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Selector41~2_combout  & ( (\Selector58~0_combout  & ((!alufunc_A[0]) # ((\ShiftRight0~50_combout  & \Selector41~1_combout )))) ) ) # ( !\Selector41~2_combout  & ( (\ShiftRight0~50_combout  & (\Selector58~0_combout  & 
// (alufunc_A[0] & \Selector41~1_combout ))) ) )

	.dataa(!\ShiftRight0~50_combout ),
	.datab(!\Selector58~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector41~1_combout ),
	.datae(gnd),
	.dataf(!\Selector41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h0001000130313031;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N54
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \Add3~81_sumout  & ( (\Selector40~4_combout  & ((\Add2~81_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add3~81_sumout  & ( (!alufunc_A[3] & (\Add2~81_sumout  & \Selector40~4_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add2~81_sumout ),
	.datad(!\Selector40~4_combout ),
	.datae(gnd),
	.dataf(!\Add3~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h000C000C003F003F;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N9
cyclonev_lcell_comb \Selector41~5 (
// Equation(s):
// \Selector41~5_combout  = ( \Selector27~4_combout  & ( !\regs_rtl_0|auto_generated|ram_block1a17  $ (!\aluin2_A[13]~DUPLICATE_q  $ (alufunc_A[3])) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~5 .extended_lut = "off";
defparam \Selector41~5 .lut_mask = 64'h0000000069696969;
defparam \Selector41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N6
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( alufunc_A[3] & ( (\Selector40~1_combout  & ((!\regs_rtl_0|auto_generated|ram_block1a17  & ((!\aluin2_A[13]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\regs_rtl_0|auto_generated|ram_block1a17  & (!\aluin2_A[13]~DUPLICATE_q  & 
// !alufunc_A[0])))) ) ) # ( !alufunc_A[3] & ( (\Selector40~1_combout  & ((!\regs_rtl_0|auto_generated|ram_block1a17  & (\aluin2_A[13]~DUPLICATE_q  & alufunc_A[0])) # (\regs_rtl_0|auto_generated|ram_block1a17  & ((alufunc_A[0]) # (\aluin2_A[13]~DUPLICATE_q 
// ))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\Selector40~1_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h010701070E080E08;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N0
cyclonev_lcell_comb \Selector41~6 (
// Equation(s):
// \Selector41~6_combout  = ( \Selector41~0_combout  & ( (\Selector41~5_combout ) # (\Selector40~0_combout ) ) ) # ( !\Selector41~0_combout  & ( ((\Selector40~0_combout  & ((\Selector41~4_combout ) # (\Selector41~3_combout )))) # (\Selector41~5_combout ) ) )

	.dataa(!\Selector41~3_combout ),
	.datab(!\Selector40~0_combout ),
	.datac(!\Selector41~4_combout ),
	.datad(!\Selector41~5_combout ),
	.datae(gnd),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~6 .extended_lut = "off";
defparam \Selector41~6 .lut_mask = 64'h13FF13FF33FF33FF;
defparam \Selector41~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \memaddr_M[17] (
	.clk(\clk~q ),
	.d(\Selector41~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N15
cyclonev_lcell_comb \Selector42~5 (
// Equation(s):
// \Selector42~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ (\aluin2_A[13]~DUPLICATE_q ))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( (\Selector27~4_combout  & (!alufunc_A[3] $ 
// (!\aluin2_A[13]~DUPLICATE_q ))) ) )

	.dataa(!\Selector27~4_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~5 .extended_lut = "off";
defparam \Selector42~5 .lut_mask = 64'h1414141441414141;
defparam \Selector42~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N48
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \regs_rtl_0|auto_generated|ram_block1a18  & ( \regs_rtl_0|auto_generated|ram_block1a16  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a17 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( \regs_rtl_0|auto_generated|ram_block1a16  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a17 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a19 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a18  & ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a17 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a19 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a16  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a17 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a19 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h050305F3F503F5F3;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N12
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( aluin2_A[3] & ( \ShiftRight0~34_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~28_combout ))) # (aluin2_A[2] & (\ShiftRight0~29_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~34_combout  & ( (!aluin2_A[2]) # 
// (\ShiftRight0~27_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~34_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~28_combout ))) # (aluin2_A[2] & (\ShiftRight0~29_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~34_combout  & ( (\ShiftRight0~27_combout 
//  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~29_combout ),
	.datab(!\ShiftRight0~28_combout ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!aluin2_A[2]),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h000F3355FF0F3355;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N45
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( (!\Selector58~2_combout ) # (\ShiftRight0~47_combout ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( (\ShiftRight0~47_combout  & \Selector58~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\Selector58~2_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~19_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )) ) ) ) # ( !\ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~19_combout 
// ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )) ) ) ) # ( \ShiftLeft0~24_combout  & ( !aluin2_A[3] & ( (\ShiftLeft0~23_combout ) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & \ShiftLeft0~23_combout ) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h00F00FFF35353535;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \ShiftLeft0~56_combout  & ( (!aluin2_A[4]) # ((\ShiftLeft0~10_combout  & \ShiftLeft0~12_combout )) ) ) # ( !\ShiftLeft0~56_combout  & ( (aluin2_A[4] & (\ShiftLeft0~10_combout  & \ShiftLeft0~12_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~10_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h01010101ABABABAB;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N51
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Selector42~1_combout  & ( (\Selector58~0_combout  & ((!alufunc_A[0] & ((\Selector42~2_combout ))) # (alufunc_A[0] & (\ShiftRight0~50_combout )))) ) ) # ( !\Selector42~1_combout  & ( (\Selector58~0_combout  & 
// (\Selector42~2_combout  & !alufunc_A[0])) ) )

	.dataa(!\ShiftRight0~50_combout ),
	.datab(!\Selector58~0_combout ),
	.datac(!\Selector42~2_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h0300030003110311;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N57
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( (\Selector40~1_combout  & (!alufunc_A[3] $ (((!alufunc_A[0] & !\aluin2_A[13]~DUPLICATE_q ))))) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( (\Selector40~1_combout  & 
// (!alufunc_A[3] $ (((!alufunc_A[0]) # (!\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\Selector40~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h00360036006C006C;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N12
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Add2~85_sumout  & ( (\Selector40~4_combout  & ((!alufunc_A[3]) # (\Add3~85_sumout ))) ) ) # ( !\Add2~85_sumout  & ( (alufunc_A[3] & (\Add3~85_sumout  & \Selector40~4_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add3~85_sumout ),
	.datad(!\Selector40~4_combout ),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N42
cyclonev_lcell_comb \Selector42~6 (
// Equation(s):
// \Selector42~6_combout  = ( \Selector42~4_combout  & ( (\Selector42~5_combout ) # (\Selector40~0_combout ) ) ) # ( !\Selector42~4_combout  & ( ((\Selector40~0_combout  & ((\Selector42~0_combout ) # (\Selector42~3_combout )))) # (\Selector42~5_combout ) ) )

	.dataa(!\Selector40~0_combout ),
	.datab(!\Selector42~5_combout ),
	.datac(!\Selector42~3_combout ),
	.datad(!\Selector42~0_combout ),
	.datae(gnd),
	.dataf(!\Selector42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~6 .extended_lut = "off";
defparam \Selector42~6 .lut_mask = 64'h3777377777777777;
defparam \Selector42~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N43
dffeas \memaddr_M[16] (
	.clk(\clk~q ),
	.d(\Selector42~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( \aluin2_A[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add2~30  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( \aluin2_A[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a1  ) + ( aluin2_A[1] ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a1  ) + ( aluin2_A[1] ) + ( \Add2~30  ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( aluin2_A[2] ) + ( \regs_rtl_0|auto_generated|ram_block1a2  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( aluin2_A[2] ) + ( \regs_rtl_0|auto_generated|ram_block1a2  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N9
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a3  ) + ( aluin2_A[3] ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a3  ) + ( aluin2_A[3] ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N12
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a4  ) + ( aluin2_A[4] ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a4  ) + ( aluin2_A[4] ) + ( \Add2~18  ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N15
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a5  ) + ( aluin2_A[5] ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a5  ) + ( aluin2_A[5] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( aluin2_A[6] ) + ( \regs_rtl_0|auto_generated|ram_block1a6  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( aluin2_A[6] ) + ( \regs_rtl_0|auto_generated|ram_block1a6  ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(!aluin2_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N21
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( aluin2_A[7] ) + ( \regs_rtl_0|auto_generated|ram_block1a7  ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( aluin2_A[7] ) + ( \regs_rtl_0|auto_generated|ram_block1a7  ) + ( \Add2~6  ))

	.dataa(!aluin2_A[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a8  ) + ( aluin2_A[8] ) + ( \Add2~2  ))
// \Add2~126  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a8  ) + ( aluin2_A[8] ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(!aluin2_A[8]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N27
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( aluin2_A[9] ) + ( \regs_rtl_0|auto_generated|ram_block1a9  ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( aluin2_A[9] ) + ( \regs_rtl_0|auto_generated|ram_block1a9  ) + ( \Add2~126  ))

	.dataa(!aluin2_A[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N30
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a10  ) + ( aluin2_A[10] ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a10  ) + ( aluin2_A[10] ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[10]),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FF0000003333;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N33
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a11  ) + ( aluin2_A[11] ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a11  ) + ( aluin2_A[11] ) + ( \Add2~118  ))

	.dataa(!aluin2_A[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a12  ) + ( \aluin2_A[12]~DUPLICATE_q  ) + ( \Add2~114  ))
// \Add2~46  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a12  ) + ( \aluin2_A[12]~DUPLICATE_q  ) + ( \Add2~114  ))

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datab(gnd),
	.datac(!\aluin2_A[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N39
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a13  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a13  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N42
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \regs_rtl_0|auto_generated|ram_block1a14  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~42  ))
// \Add2~94  = CARRY(( \regs_rtl_0|auto_generated|ram_block1a14  ) + ( \aluin2_A[13]~DUPLICATE_q  ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N21
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( \Add3~89_sumout  & ( (\Selector40~4_combout  & ((\Add2~89_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add3~89_sumout  & ( (!alufunc_A[3] & (\Add2~89_sumout  & \Selector40~4_combout )) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\Add2~89_sumout ),
	.datad(!\Selector40~4_combout ),
	.datae(gnd),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h000A000A005F005F;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N18
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a18  & ( (\regs_rtl_0|auto_generated|ram_block1a16 ) # (aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a18  & ( 
// (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a17 )) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( (!aluin2_A[1] & 
// \regs_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a17 )) 
// ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N12
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( aluin2_A[3] & ( \ShiftRight0~7_combout  & ( (\ShiftRight0~8_combout ) # (aluin2_A[2]) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~7_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~4_combout ))) # (aluin2_A[2] & (\ShiftRight0~5_combout 
// )) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & \ShiftRight0~8_combout ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~4_combout ))) # (aluin2_A[2] & (\ShiftRight0~5_combout )) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~4_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( (!alufunc_A[0] & (((!\Selector58~2_combout ) # (\ShiftRight0~52_combout )))) # (alufunc_A[0] & (\ShiftLeft0~30_combout  & (\Selector58~2_combout ))) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a31  & ( (\Selector58~2_combout  & ((!alufunc_A[0] & ((\ShiftRight0~52_combout ))) # (alufunc_A[0] & (\ShiftLeft0~30_combout )))) ) )

	.dataa(!\ShiftLeft0~30_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector58~2_combout ),
	.datad(!\ShiftRight0~52_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h010D010DC1CDC1CD;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N24
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Selector43~2_combout  & ( \Selector43~1_combout  & ( (\Selector40~0_combout ) # (\Selector43~3_combout ) ) ) ) # ( !\Selector43~2_combout  & ( \Selector43~1_combout  & ( ((\Selector40~0_combout  & ((\Selector43~0_combout ) # 
// (\Selector58~0_combout )))) # (\Selector43~3_combout ) ) ) ) # ( \Selector43~2_combout  & ( !\Selector43~1_combout  & ( (\Selector40~0_combout ) # (\Selector43~3_combout ) ) ) ) # ( !\Selector43~2_combout  & ( !\Selector43~1_combout  & ( 
// ((\Selector43~0_combout  & \Selector40~0_combout )) # (\Selector43~3_combout ) ) ) )

	.dataa(!\Selector43~3_combout ),
	.datab(!\Selector58~0_combout ),
	.datac(!\Selector43~0_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(!\Selector43~2_combout ),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h555F55FF557F55FF;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \memaddr_M[15]~DUPLICATE (
	.clk(\clk~q ),
	.d(\Selector43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add2~93_sumout ))) # (alufunc_A[3] & (\Add3~93_sumout ))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a14  & ((!alufunc_A[0]) # 
// (!\aluin2_A[13]~DUPLICATE_q ))) # (\regs_rtl_0|auto_generated|ram_block1a14  & (!alufunc_A[0] & !\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\Add2~93_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add3~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "on";
defparam \Selector44~5 .lut_mask = 64'h00CC17170C0CE8E8;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( \Selector53~0_combout  & ( (\Selector27~0_combout  & ((!\ShiftLeft0~44_combout ) # ((!aluin2_A[4]) # (\regs_rtl_0|auto_generated|ram_block1a30 )))) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a31  & ( \Selector53~0_combout  & ( (\Selector27~0_combout  & ((!aluin2_A[4]) # ((\ShiftLeft0~44_combout  & \regs_rtl_0|auto_generated|ram_block1a30 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a31  & ( 
// !\Selector53~0_combout  & ( \Selector27~0_combout  ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( !\Selector53~0_combout  & ( \Selector27~0_combout  ) ) )

	.dataa(!\ShiftLeft0~44_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\Selector53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h3333333330313233;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \Selector27~4_combout  & ( !alufunc_A[3] $ (!\aluin2_A[13]~DUPLICATE_q  $ (\regs_rtl_0|auto_generated|ram_block1a14 )) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h000000005AA55AA5;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N42
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a19 ))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a18  & 
// !aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a18 )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19  & ((!aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a19 )))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N36
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \regs_rtl_0|auto_generated|ram_block1a15  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a14 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 ))) # 
// (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( \regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a14 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a16 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a15  & ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a14 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a17  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a14 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a16 )))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h0A225F220A775F77;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N6
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( aluin2_A[2] & ( \ShiftRight0~15_combout  & ( (!aluin2_A[3] & (\ShiftRight0~16_combout )) # (aluin2_A[3] & ((\ShiftRight0~10_combout ))) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~15_combout  & ( (!aluin2_A[3]) # 
// (\ShiftRight0~9_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~15_combout  & ( (!aluin2_A[3] & (\ShiftRight0~16_combout )) # (aluin2_A[3] & ((\ShiftRight0~10_combout ))) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~15_combout  & ( (aluin2_A[3] & 
// \ShiftRight0~9_combout ) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~9_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N45
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \ShiftRight0~53_combout  & ( ((\Selector58~2_combout  & (\ShiftLeft0~38_combout  & alufunc_A[0]))) # (\Selector53~1_combout ) ) ) # ( !\ShiftRight0~53_combout  & ( (!\Selector58~2_combout  & (((\Selector53~1_combout )))) # 
// (\Selector58~2_combout  & (\ShiftLeft0~38_combout  & ((alufunc_A[0])))) ) )

	.dataa(!\Selector58~2_combout ),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!\Selector53~1_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h0A1B0A1B0F1F0F1F;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector44~3_combout  & ( (((\Selector44~5_combout  & \Selector27~3_combout )) # (\Selector44~1_combout )) # (\Selector44~2_combout ) ) ) # ( !\Selector44~3_combout  & ( ((\Selector44~5_combout  & \Selector27~3_combout )) # 
// (\Selector44~1_combout ) ) )

	.dataa(!\Selector44~5_combout ),
	.datab(!\Selector44~2_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(gnd),
	.dataf(!\Selector44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N49
dffeas \memaddr_M[14] (
	.clk(\clk~q ),
	.d(\Selector44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N3
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( alufunc_A[3] & ( (\Selector45~1_combout  & (!\regs_rtl_0|auto_generated|ram_block1a13  $ (\aluin2_A[13]~DUPLICATE_q ))) ) ) # ( !alufunc_A[3] & ( (\Selector45~1_combout  & (!\regs_rtl_0|auto_generated|ram_block1a13  $ 
// (!\aluin2_A[13]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\Selector45~1_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N21
cyclonev_lcell_comb \Selector58~1 (
// Equation(s):
// \Selector58~1_combout  = (!alufunc_A[1] & \Selector58~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!\Selector58~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~1 .extended_lut = "off";
defparam \Selector58~1 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N27
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( \ShiftRight0~49_combout  & ( ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~0_combout )) # (aluin2_A[4]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( 
// \ShiftRight0~49_combout  & ( (aluin2_A[4] & (\ShiftRight0~1_combout  & (\ShiftRight0~0_combout  & \Selector45~3_combout ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a31  & ( !\ShiftRight0~49_combout  & ( (!\ShiftRight0~1_combout ) # 
// ((!\ShiftRight0~0_combout ) # ((aluin2_A[4] & !\Selector45~3_combout ))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~1_combout ),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\Selector45~3_combout ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h0000FDFC0001FDFD;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N42
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~24_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3]) # ((\ShiftRight0~18_combout )))) # (aluin2_A[2] & (((\ShiftRight0~25_combout )) # (aluin2_A[3]))) ) ) ) # ( !\ShiftRight0~19_combout  & 
// ( \ShiftRight0~24_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3]) # ((\ShiftRight0~18_combout )))) # (aluin2_A[2] & (!aluin2_A[3] & ((\ShiftRight0~25_combout )))) ) ) ) # ( \ShiftRight0~19_combout  & ( !\ShiftRight0~24_combout  & ( (!aluin2_A[2] & 
// (aluin2_A[3] & (\ShiftRight0~18_combout ))) # (aluin2_A[2] & (((\ShiftRight0~25_combout )) # (aluin2_A[3]))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~24_combout  & ( (!aluin2_A[2] & (aluin2_A[3] & (\ShiftRight0~18_combout ))) # (aluin2_A[2] & 
// (!aluin2_A[3] & ((\ShiftRight0~25_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h024613578ACE9BDF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N30
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftRight0~48_combout  & ( \Selector58~2_combout  & ( (\Selector58~1_combout  & ((!alufunc_A[0]) # (\ShiftLeft0~26_combout ))) ) ) ) # ( !\ShiftRight0~48_combout  & ( \Selector58~2_combout  & ( (\Selector58~1_combout  & 
// ((!alufunc_A[0] & (\Selector45~4_combout )) # (alufunc_A[0] & ((\ShiftLeft0~26_combout ))))) ) ) ) # ( \ShiftRight0~48_combout  & ( !\Selector58~2_combout  & ( (\Selector58~1_combout  & (!alufunc_A[0] & \Selector45~4_combout )) ) ) ) # ( 
// !\ShiftRight0~48_combout  & ( !\Selector58~2_combout  & ( (\Selector58~1_combout  & (!alufunc_A[0] & \Selector45~4_combout )) ) ) )

	.dataa(!\Selector58~1_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector45~4_combout ),
	.datad(!\ShiftLeft0~26_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h0404040404154455;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N18
cyclonev_lcell_comb \Selector45~7 (
// Equation(s):
// \Selector45~7_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!alufunc_A[3] & (((\Add2~41_sumout )))) # (alufunc_A[3] & (\Add3~41_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[0] & ((!\aluin2_A[13]~DUPLICATE_q ) # 
// ((!\regs_rtl_0|auto_generated|ram_block1a13 )))) # (alufunc_A[0] & (!\aluin2_A[13]~DUPLICATE_q  & (!\regs_rtl_0|auto_generated|ram_block1a13 ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!alufunc_A[2]),
	.dataf(!\Add2~41_sumout ),
	.datag(!\Add3~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~7 .extended_lut = "on";
defparam \Selector45~7 .lut_mask = 64'h0404566A8C8C566A;
defparam \Selector45~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N36
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( alufunc_A[1] & ( \Selector45~7_combout  & ( (\Selector27~1_combout  & ((\Selector45~5_combout ) # (\Selector45~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( \Selector45~7_combout  & ( (\Selector27~1_combout  & (((!alufunc_A[4]) # 
// (\Selector45~5_combout )) # (\Selector45~2_combout ))) ) ) ) # ( alufunc_A[1] & ( !\Selector45~7_combout  & ( (\Selector27~1_combout  & ((\Selector45~5_combout ) # (\Selector45~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( !\Selector45~7_combout  & ( 
// (\Selector27~1_combout  & ((\Selector45~5_combout ) # (\Selector45~2_combout ))) ) ) )

	.dataa(!\Selector45~2_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!alufunc_A[4]),
	.datad(!\Selector45~5_combout ),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector45~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h1133113331331133;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N37
dffeas \memaddr_M[13] (
	.clk(\clk~q ),
	.d(\Selector45~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N36
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( 
// (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a8 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (\regs_rtl_0|auto_generated|ram_block1a7  & 
// !aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a8 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h33550F0033550FFF;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftLeft0~9_combout )) # (aluin2_A[2] & ((\ShiftLeft0~10_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftLeft0~9_combout 
// )) # (aluin2_A[2] & ((\ShiftLeft0~10_combout ))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftLeft0~19_combout ) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !aluin2_A[3] & ( (\ShiftLeft0~19_combout  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h0303F3F3505F505F;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N3
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \ShiftLeft0~27_combout  & ( (!\Selector27~0_combout  & (((\Selector46~1_combout  & \Selector27~4_combout )))) # (\Selector27~0_combout  & (((\Selector46~1_combout  & \Selector27~4_combout )) # (\Selector44~0_combout ))) ) ) # ( 
// !\ShiftLeft0~27_combout  & ( (\Selector46~1_combout  & \Selector27~4_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector46~1_combout ),
	.datad(!\Selector27~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h000F000F111F111F;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & (\Add2~45_sumout )) # (alufunc_A[3] & ((\Add3~45_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!\aluin2_A[12]~DUPLICATE_q  & 
// ((!\regs_rtl_0|auto_generated|ram_block1a12 ) # (!alufunc_A[0]))) # (\aluin2_A[12]~DUPLICATE_q  & (!\regs_rtl_0|auto_generated|ram_block1a12  & !alufunc_A[0]))))) ) )

	.dataa(!\Add2~45_sumout ),
	.datab(!\aluin2_A[12]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add3~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "on";
defparam \Selector46~4 .lut_mask = 64'h550F03FC00003FC0;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a14  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a15 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N18
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( aluin2_A[3] & ( \ShiftRight0~34_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # (aluin2_A[2] & (\ShiftRight0~28_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~34_combout  & ( (aluin2_A[2]) # 
// (\ShiftRight0~33_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~34_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # (aluin2_A[2] & (\ShiftRight0~28_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~34_combout  & ( (\ShiftRight0~33_combout 
//  & !aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\ShiftRight0~28_combout ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!aluin2_A[2]),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h55000F3355FF0F33;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftLeft0~12_combout  & ( \ShiftRight0~29_combout  & ( (!\ShiftRight0~50_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\ShiftRight0~50_combout  & (((\ShiftRight0~51_combout ) # (aluin2_A[4])))) ) ) ) # ( 
// !\ShiftLeft0~12_combout  & ( \ShiftRight0~29_combout  & ( (!\ShiftRight0~50_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\ShiftRight0~50_combout  & ((!aluin2_A[4] & ((\ShiftRight0~51_combout ))) # (aluin2_A[4] & 
// (\regs_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \ShiftLeft0~12_combout  & ( !\ShiftRight0~29_combout  & ( (!\ShiftRight0~50_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\ShiftRight0~50_combout  & (((!aluin2_A[4] & 
// \ShiftRight0~51_combout )))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( !\ShiftRight0~29_combout  & ( (!\ShiftRight0~50_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\ShiftRight0~50_combout  & ((!aluin2_A[4] & ((\ShiftRight0~51_combout ))) # 
// (aluin2_A[4] & (\regs_rtl_0|auto_generated|ram_block1a31 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~51_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h4575447445754777;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \Selector27~3_combout  & ( (((\Selector46~0_combout  & \Selector34~2_combout )) # (\Selector46~4_combout )) # (\Selector46~2_combout ) ) ) # ( !\Selector27~3_combout  & ( ((\Selector46~0_combout  & \Selector34~2_combout )) # 
// (\Selector46~2_combout ) ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\Selector46~4_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector34~2_combout ),
	.datae(gnd),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h555F555F777F777F;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N55
dffeas \memaddr_M[12] (
	.clk(\clk~q ),
	.d(\Selector46~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N24
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a8 ) ) ) ) # ( !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a11 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( 
// (\regs_rtl_0|auto_generated|ram_block1a8  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a11 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h330F0055330FFF55;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~1_combout  & ( \ShiftLeft0~0_combout  & ( (!aluin2_A[3] & ((aluin2_A[2]) # (\ShiftLeft0~29_combout ))) # (aluin2_A[3] & ((!aluin2_A[2]))) ) ) ) # ( !\ShiftLeft0~1_combout  & ( \ShiftLeft0~0_combout  & ( 
// (!aluin2_A[3] & ((aluin2_A[2]) # (\ShiftLeft0~29_combout ))) ) ) ) # ( \ShiftLeft0~1_combout  & ( !\ShiftLeft0~0_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~29_combout ) # (aluin2_A[3]))) ) ) ) # ( !\ShiftLeft0~1_combout  & ( !\ShiftLeft0~0_combout  & ( 
// (!aluin2_A[3] & (\ShiftLeft0~29_combout  & !aluin2_A[2])) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~1_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h0C003F000CCC3FCC;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \aluin2_A[0]~DUPLICATE_q  & ( 
// (aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a13 
// )) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N42
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~5_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~3_combout ))) # (aluin2_A[2] & (\ShiftRight0~4_combout ))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~5_combout  
// & ( (!aluin2_A[2] & (((\ShiftRight0~3_combout )) # (aluin2_A[3]))) # (aluin2_A[2] & (!aluin2_A[3] & (\ShiftRight0~4_combout ))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[2] & (!aluin2_A[3] & ((\ShiftRight0~3_combout 
// )))) # (aluin2_A[2] & (((\ShiftRight0~4_combout )) # (aluin2_A[3]))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~3_combout ))) # (aluin2_A[2] & (\ShiftRight0~4_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~4_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \ShiftRight0~0_combout  & ( aluin2_A[4] & ( (!\ShiftRight0~1_combout  & (((\regs_rtl_0|auto_generated|ram_block1a31 )))) # (\ShiftRight0~1_combout  & ((!\ShiftLeft0~12_combout  & ((\regs_rtl_0|auto_generated|ram_block1a31 ))) # 
// (\ShiftLeft0~12_combout  & (\ShiftRight0~7_combout )))) ) ) ) # ( !\ShiftRight0~0_combout  & ( aluin2_A[4] & ( \regs_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( \ShiftRight0~0_combout  & ( !aluin2_A[4] & ( (!\ShiftRight0~1_combout  & 
// \regs_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\ShiftRight0~0_combout  & ( !aluin2_A[4] & ( \regs_rtl_0|auto_generated|ram_block1a31  ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!\ShiftRight0~1_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h00FF00CC00FF01FD;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N54
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \Selector47~1_combout  & ( \Selector58~1_combout  & ( (!alufunc_A[0]) # ((\ShiftLeft0~51_combout  & \Selector58~2_combout )) ) ) ) # ( !\Selector47~1_combout  & ( \Selector58~1_combout  & ( (\Selector58~2_combout  & 
// ((!alufunc_A[0] & ((\ShiftRight0~54_combout ))) # (alufunc_A[0] & (\ShiftLeft0~51_combout )))) ) ) )

	.dataa(!\ShiftLeft0~51_combout ),
	.datab(!\ShiftRight0~54_combout ),
	.datac(!\Selector58~2_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\Selector47~1_combout ),
	.dataf(!\Selector58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h000000000305FF05;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( aluin2_A[11] & ( alufunc_A[3] & ( (\Selector45~1_combout  & \regs_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( !aluin2_A[11] & ( alufunc_A[3] & ( (\Selector45~1_combout  & !\regs_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( 
// aluin2_A[11] & ( !alufunc_A[3] & ( (\Selector45~1_combout  & !\regs_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( !aluin2_A[11] & ( !alufunc_A[3] & ( (\Selector45~1_combout  & \regs_rtl_0|auto_generated|ram_block1a11 ) ) ) )

	.dataa(!\Selector45~1_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(gnd),
	.datae(!aluin2_A[11]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h0505505050500505;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N48
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add2~113_sumout ))) # (alufunc_A[3] & (\Add3~113_sumout ))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!aluin2_A[11] & ((!alufunc_A[0]) # 
// (!\regs_rtl_0|auto_generated|ram_block1a11 ))) # (aluin2_A[11] & (!alufunc_A[0] & !\regs_rtl_0|auto_generated|ram_block1a11 ))))) ) )

	.dataa(!aluin2_A[11]),
	.datab(!alufunc_A[0]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\Add2~113_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add3~113_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "on";
defparam \Selector47~4 .lut_mask = 64'h00CC17170C0CE8E8;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N42
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( alufunc_A[1] & ( \Selector47~4_combout  & ( (\Selector27~1_combout  & ((\Selector47~0_combout ) # (\Selector47~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( \Selector47~4_combout  & ( (\Selector27~1_combout  & ((!alufunc_A[4]) # 
// ((\Selector47~0_combout ) # (\Selector47~2_combout )))) ) ) ) # ( alufunc_A[1] & ( !\Selector47~4_combout  & ( (\Selector27~1_combout  & ((\Selector47~0_combout ) # (\Selector47~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( !\Selector47~4_combout  & ( 
// (\Selector27~1_combout  & ((\Selector47~0_combout ) # (\Selector47~2_combout ))) ) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector47~2_combout ),
	.datad(!\Selector47~0_combout ),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h0333033323330333;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N43
dffeas \memaddr_M[11] (
	.clk(\clk~q ),
	.d(\Selector47~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N36
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # 
// (\regs_rtl_0|auto_generated|ram_block1a11 )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & ((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a11  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a11  & aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & ((!aluin2_A[1])))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N6
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~25_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~23_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout ))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~18_combout  & ( 
// \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((aluin2_A[3]) # (\ShiftRight0~23_combout )))) # (aluin2_A[2] & (\ShiftRight0~24_combout  & ((!aluin2_A[3])))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & 
// (((\ShiftRight0~23_combout  & !aluin2_A[3])))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftRight0~24_combout ))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~23_combout ))) # 
// (aluin2_A[2] & (\ShiftRight0~24_combout )))) ) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h3500350F35F035FF;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N24
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( !aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~19_combout )) # (aluin2_A[2] & ((\ShiftRight0~20_combout ))) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(!aluin2_A[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h5353000053530000;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N57
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \ShiftRight0~56_combout  & ( \Selector49~1_combout  & ( \Selector53~1_combout  ) ) ) # ( !\ShiftRight0~56_combout  & ( \Selector49~1_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (aluin2_A[4]))) ) ) ) # ( 
// \ShiftRight0~56_combout  & ( !\Selector49~1_combout  & ( (\Selector53~1_combout  & ((!\Selector48~0_combout ) # (!\Selector53~0_combout ))) ) ) ) # ( !\ShiftRight0~56_combout  & ( !\Selector49~1_combout  & ( (\Selector53~1_combout  & 
// ((!\Selector53~0_combout ) # ((aluin2_A[4] & !\Selector48~0_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector53~1_combout ),
	.datac(!\Selector48~0_combout ),
	.datad(!\Selector53~0_combout ),
	.datae(!\ShiftRight0~56_combout ),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h3310333033113333;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( alufunc_A[1] & ( (!\Selector45~0_combout ) # (!alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a9  $ (!aluin2_A[9]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\Selector45~0_combout ),
	.datad(!aluin2_A[9]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h00000000F9F6F9F6;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( \ShiftLeft0~18_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~6_combout  & \Selector44~0_combout )) ) ) ) # ( !\ShiftLeft0~18_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftLeft0~6_combout  & 
// \Selector44~0_combout )) ) ) ) # ( \ShiftLeft0~18_combout  & ( !aluin2_A[2] & ( (\Selector44~0_combout  & ((!aluin2_A[3]) # (\ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftLeft0~18_combout  & ( !aluin2_A[2] & ( (aluin2_A[3] & (\ShiftLeft0~7_combout  & 
// \Selector44~0_combout )) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\ShiftLeft0~7_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\ShiftLeft0~18_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h000500AF00220022;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( aluin2_A[9] & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (alufunc_A[2] & ((!alufunc_A[3]) # ((alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !aluin2_A[9] & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & ((alufunc_A[0]) # (alufunc_A[1]))) # (alufunc_A[3] & ((!alufunc_A[0]))))) ) ) ) # ( aluin2_A[9] & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((alufunc_A[0]) # (alufunc_A[1]))) # (alufunc_A[3] & 
// ((!alufunc_A[0]))))) ) ) ) # ( !aluin2_A[9] & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (alufunc_A[2] & alufunc_A[3]) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(!aluin2_A[9]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'h0505155015505150;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N9
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \Add3~121_sumout  & ( (!\Selector49~4_combout  & ((!\Selector27~2_combout ) # ((!alufunc_A[3] & !\Add2~121_sumout )))) ) ) # ( !\Add3~121_sumout  & ( (!\Selector49~4_combout  & ((!\Selector27~2_combout ) # ((!\Add2~121_sumout ) 
// # (alufunc_A[3])))) ) )

	.dataa(!\Selector27~2_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\Add2~121_sumout ),
	.datad(!\Selector49~4_combout ),
	.datae(gnd),
	.dataf(!\Add3~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'hFB00FB00EA00EA00;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( \Selector49~0_combout  & ( \Selector49~5_combout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector49~0_combout  & ( \Selector49~5_combout  & ( (\Selector49~2_combout  & \Selector27~0_combout ) ) ) ) # ( \Selector49~0_combout  & ( 
// !\Selector49~5_combout  & ( ((\Selector48~1_combout  & !\Selector49~3_combout )) # (\Selector27~0_combout ) ) ) ) # ( !\Selector49~0_combout  & ( !\Selector49~5_combout  & ( (!\Selector49~2_combout  & (\Selector48~1_combout  & ((!\Selector49~3_combout 
// )))) # (\Selector49~2_combout  & (((\Selector48~1_combout  & !\Selector49~3_combout )) # (\Selector27~0_combout ))) ) ) )

	.dataa(!\Selector49~2_combout ),
	.datab(!\Selector48~1_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector49~3_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Selector49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h37053F0F05050F0F;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \memaddr_M[9] (
	.clk(\clk~q ),
	.d(\Selector49~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N30
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a4 )))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a4  & 
// !aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a4 )))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a1  & ((aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a3  
// & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a4  & !aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a1  & ((aluin2_A[1])))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( aluin2_A[3] & ( (\ShiftLeft0~10_combout  & !aluin2_A[2]) ) ) # ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftLeft0~19_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\ShiftLeft0~10_combout ),
	.datac(!\ShiftLeft0~19_combout ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h0F550F5533003300;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N39
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \ShiftLeft0~20_combout  & ( \Selector44~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector44~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N24
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( aluin2_A[8] & ( !\regs_rtl_0|auto_generated|ram_block1a8  ) ) # ( !aluin2_A[8] & ( \regs_rtl_0|auto_generated|ram_block1a8  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( \Equal0~8_combout  & ( (alufunc_A[1] & ((!\Selector45~0_combout ) # (alufunc_A[3]))) ) ) # ( !\Equal0~8_combout  & ( (alufunc_A[1] & ((!\Selector45~0_combout ) # (!alufunc_A[3]))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(!\Selector45~0_combout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h3330333030333033;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \regs_rtl_0|auto_generated|ram_block1a8  & ( aluin2_A[8] & ( (alufunc_A[2] & ((!alufunc_A[3]) # ((alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( aluin2_A[8] & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & ((!alufunc_A[3]))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a8  & ( !aluin2_A[8] & ( (alufunc_A[2] & ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & 
// ((!alufunc_A[3]))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( !aluin2_A[8] & ( (alufunc_A[2] & alufunc_A[3]) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[3]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!aluin2_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'h000F070C070C0F04;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N6
cyclonev_lcell_comb \Selector50~5 (
// Equation(s):
// \Selector50~5_combout  = ( \Add3~125_sumout  & ( (!\Selector50~4_combout  & ((!\Selector27~2_combout ) # ((!alufunc_A[3] & !\Add2~125_sumout )))) ) ) # ( !\Add3~125_sumout  & ( (!\Selector50~4_combout  & ((!\Selector27~2_combout ) # ((!\Add2~125_sumout ) 
// # (alufunc_A[3])))) ) )

	.dataa(!\Selector27~2_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector50~4_combout ),
	.datad(!\Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\Add3~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~5 .extended_lut = "off";
defparam \Selector50~5 .lut_mask = 64'hF0B0F0B0E0A0E0A0;
defparam \Selector50~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N36
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \regs_rtl_0|auto_generated|ram_block1a10  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a8 )))) # (aluin2_A[1] & 
// (((!\aluin2_A[0]~DUPLICATE_q )) # (\regs_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # 
// (\regs_rtl_0|auto_generated|ram_block1a8 )))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a11  & ((\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a10  & ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!aluin2_A[1] 
// & (((\regs_rtl_0|auto_generated|ram_block1a8  & !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )) # (\regs_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a9  & ( (!aluin2_A[1] & (((\regs_rtl_0|auto_generated|ram_block1a8  & !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a11  & ((\aluin2_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~32_combout  & ( \ShiftRight0~34_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & ((\ShiftRight0~33_combout ))) # (aluin2_A[3] & (\ShiftRight0~27_combout ))) ) ) ) # ( !\ShiftRight0~32_combout  & ( 
// \ShiftRight0~34_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~33_combout  & aluin2_A[2])))) # (aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftRight0~27_combout ))) ) ) ) # ( \ShiftRight0~32_combout  & ( !\ShiftRight0~34_combout  & ( (!aluin2_A[3] & 
// (((!aluin2_A[2]) # (\ShiftRight0~33_combout )))) # (aluin2_A[3] & (\ShiftRight0~27_combout  & ((aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\ShiftRight0~34_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & ((\ShiftRight0~33_combout ))) # 
// (aluin2_A[3] & (\ShiftRight0~27_combout )))) ) ) )

	.dataa(!\ShiftRight0~27_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N54
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( !aluin2_A[3] & ( \ShiftRight0~28_combout  & ( (!aluin2_A[2]) # (\ShiftRight0~29_combout ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~28_combout  & ( (\ShiftRight0~29_combout  & aluin2_A[2]) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h03030000F3F30000;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N54
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \ShiftRight0~57_combout  & ( \Selector50~1_combout  & ( \Selector53~1_combout  ) ) ) # ( !\ShiftRight0~57_combout  & ( \Selector50~1_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (aluin2_A[4]))) ) ) ) # ( 
// \ShiftRight0~57_combout  & ( !\Selector50~1_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (!\Selector48~0_combout ))) ) ) ) # ( !\ShiftRight0~57_combout  & ( !\Selector50~1_combout  & ( (\Selector53~1_combout  & 
// ((!\Selector53~0_combout ) # ((aluin2_A[4] & !\Selector48~0_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector53~1_combout ),
	.datac(!\Selector53~0_combout ),
	.datad(!\Selector48~0_combout ),
	.datae(!\ShiftRight0~57_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h3130333031313333;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \Selector50~6 (
// Equation(s):
// \Selector50~6_combout  = ( \Selector50~2_combout  & ( \Selector27~0_combout  ) ) # ( !\Selector50~2_combout  & ( \Selector27~0_combout  & ( ((\Selector48~1_combout  & (!\Selector50~3_combout  & !\Selector50~5_combout ))) # (\Selector50~0_combout ) ) ) ) # 
// ( \Selector50~2_combout  & ( !\Selector27~0_combout  & ( (\Selector48~1_combout  & (!\Selector50~3_combout  & !\Selector50~5_combout )) ) ) ) # ( !\Selector50~2_combout  & ( !\Selector27~0_combout  & ( (\Selector48~1_combout  & (!\Selector50~3_combout  & 
// !\Selector50~5_combout )) ) ) )

	.dataa(!\Selector50~0_combout ),
	.datab(!\Selector48~1_combout ),
	.datac(!\Selector50~3_combout ),
	.datad(!\Selector50~5_combout ),
	.datae(!\Selector50~2_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~6 .extended_lut = "off";
defparam \Selector50~6 .lut_mask = 64'h300030007555FFFF;
defparam \Selector50~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \memaddr_M[8] (
	.clk(\clk~q ),
	.d(\Selector50~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N12
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a6 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (\regs_rtl_0|auto_generated|ram_block1a7  & !aluin2_A[1]) ) ) 
// )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h0F0055330FFF5533;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~0_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2]) # (\ShiftLeft0~1_combout ))) ) ) # ( !\ShiftLeft0~0_combout  & ( (\ShiftLeft0~1_combout  & (!aluin2_A[3] & aluin2_A[2])) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!aluin2_A[3]),
	.datac(gnd),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h00440044CC44CC44;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[7] & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & alufunc_A[3])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[7] & ( 
// (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & !alufunc_A[3])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[7] & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & !alufunc_A[3])))) ) ) 
// ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[7] & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & alufunc_A[3])))) ) ) )

	.dataa(!\Selector45~0_combout ),
	.datab(!\Selector48~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h3301331033103301;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N48
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a9 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) ) ) ) # ( 
// !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a9 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (\regs_rtl_0|auto_generated|ram_block1a7  & 
// !\aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N0
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( aluin2_A[2] & ( \ShiftRight0~5_combout  & ( (\ShiftRight0~3_combout ) # (aluin2_A[3]) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~5_combout  & ( (!aluin2_A[3] & (\ShiftRight0~2_combout )) # (aluin2_A[3] & ((\ShiftRight0~4_combout 
// ))) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[3] & \ShiftRight0~3_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[3] & (\ShiftRight0~2_combout )) # (aluin2_A[3] & ((\ShiftRight0~4_combout ))) ) ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~4_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N57
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( \ShiftRight0~7_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~8_combout ) # (aluin2_A[2]))) ) ) # ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & (!aluin2_A[3] & \ShiftRight0~8_combout )) ) )

	.dataa(!aluin2_A[2]),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h00A000A050F050F0;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N42
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( \ShiftRight0~6_combout  & ( \Selector51~0_combout  & ( \Selector53~1_combout  ) ) ) # ( !\ShiftRight0~6_combout  & ( \Selector51~0_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (aluin2_A[4]))) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !\Selector51~0_combout  & ( (\Selector53~1_combout  & ((!\Selector48~0_combout ) # (!\Selector53~0_combout ))) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\Selector51~0_combout  & ( (\Selector53~1_combout  & 
// ((!\Selector53~0_combout ) # ((aluin2_A[4] & !\Selector48~0_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector53~0_combout ),
	.datad(!\Selector53~1_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h00F400FC00F500FF;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[7] & ( (alufunc_A[2] & ((!alufunc_A[3]) # ((alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[7] & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & ((!alufunc_A[3]))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[7] & ( (alufunc_A[2] & ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & 
// ((!alufunc_A[3]))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[7] & ( (alufunc_A[3] & alufunc_A[2]) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[2]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h000F007C007C00F4;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Add3~1_sumout  & ( (!\Selector51~3_combout  & ((!\Selector27~2_combout ) # ((!\Add2~1_sumout  & !alufunc_A[3])))) ) ) # ( !\Add3~1_sumout  & ( (!\Selector51~3_combout  & ((!\Add2~1_sumout ) # ((!\Selector27~2_combout ) # 
// (alufunc_A[3])))) ) )

	.dataa(!\Add2~1_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector27~2_combout ),
	.datad(!\Selector51~3_combout ),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'hFB00FB00F800F800;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = ( \Selector51~1_combout  & ( \Selector51~4_combout  & ( \Selector27~0_combout  ) ) ) # ( !\Selector51~1_combout  & ( \Selector51~4_combout  & ( (\ShiftLeft0~2_combout  & (\Selector27~0_combout  & \Selector44~0_combout )) ) ) ) # ( 
// \Selector51~1_combout  & ( !\Selector51~4_combout  & ( (\Selector27~0_combout ) # (\Selector51~2_combout ) ) ) ) # ( !\Selector51~1_combout  & ( !\Selector51~4_combout  & ( ((\ShiftLeft0~2_combout  & (\Selector27~0_combout  & \Selector44~0_combout ))) # 
// (\Selector51~2_combout ) ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\Selector51~2_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\Selector51~1_combout ),
	.dataf(!\Selector51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~5 .extended_lut = "off";
defparam \Selector51~5 .lut_mask = 64'h33373F3F00050F0F;
defparam \Selector51~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \memaddr_M[7] (
	.clk(\clk~q ),
	.d(\Selector51~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N15
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a6  $ (aluin2_A[6]) ) ) # ( !alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a6  $ (!aluin2_A[6]) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!aluin2_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h6666666699999999;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N54
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( \Add2~5_sumout  & ( (\Selector27~2_combout  & ((!alufunc_A[3]) # (\Add3~5_sumout ))) ) ) # ( !\Add2~5_sumout  & ( (alufunc_A[3] & (\Add3~5_sumout  & \Selector27~2_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add3~5_sumout ),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( alufunc_A[2] & ( !alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a6  & ((!aluin2_A[6]) # (!alufunc_A[0]))) # (\regs_rtl_0|auto_generated|ram_block1a6  & (!aluin2_A[6] & !alufunc_A[0])))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!aluin2_A[6]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h000000001E781E78;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector45~0_combout  & ( \Selector52~1_combout  & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # (\Selector52~2_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( \Selector52~1_combout  & ( (!alufunc_A[1] & 
// \Selector48~1_combout ) ) ) ) # ( \Selector45~0_combout  & ( !\Selector52~1_combout  & ( (\Selector48~1_combout  & (((!alufunc_A[1] & \Selector52~3_combout )) # (\Selector52~2_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( !\Selector52~1_combout  & ( 
// (!alufunc_A[1] & (\Selector48~1_combout  & \Selector52~3_combout )) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Selector52~2_combout ),
	.datac(!\Selector48~1_combout ),
	.datad(!\Selector52~3_combout ),
	.datae(!\Selector45~0_combout ),
	.dataf(!\Selector52~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h000A030B0A0A0B0B;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( !aluin2_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a8  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( 
// (\regs_rtl_0|auto_generated|ram_block1a9  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a7 ))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a13  & ( ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a11 )))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( \regs_rtl_0|auto_generated|ram_block1a13  & ( (!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10  & 
// ((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs_rtl_0|auto_generated|ram_block1a13  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])) # (\regs_rtl_0|auto_generated|ram_block1a10 ))) # (\aluin2_A[0]~DUPLICATE_q  & (((\regs_rtl_0|auto_generated|ram_block1a11  & !aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a13  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a10 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a11 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h470047CC473347FF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N30
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( aluin2_A[2] & ( \ShiftRight0~15_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~14_combout ))) # (aluin2_A[3] & (\ShiftRight0~16_combout )) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~15_combout  & ( (\ShiftRight0~13_combout ) # 
// (aluin2_A[3]) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~15_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~14_combout ))) # (aluin2_A[3] & (\ShiftRight0~16_combout )) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~15_combout  & ( (!aluin2_A[3] & 
// \ShiftRight0~13_combout ) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h222205AF777705AF;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( \ShiftRight0~12_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # ((aluin2_A[4]) # (\ShiftRight0~17_combout )))) ) ) # ( !\ShiftRight0~12_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # 
// ((\ShiftRight0~17_combout  & !aluin2_A[4])))) ) )

	.dataa(!\Selector53~0_combout ),
	.datab(!\Selector53~1_combout ),
	.datac(!\ShiftRight0~17_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h2322232223332333;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( \ShiftLeft0~5_combout  & ( ((\Selector27~0_combout  & ((\Selector52~0_combout ) # (\Selector44~0_combout )))) # (\Selector52~4_combout ) ) ) # ( !\ShiftLeft0~5_combout  & ( ((\Selector27~0_combout  & \Selector52~0_combout )) # 
// (\Selector52~4_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector52~4_combout ),
	.datad(!\Selector52~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "off";
defparam \Selector52~5 .lut_mask = 64'h0F5F0F5F1F5F1F5F;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N43
dffeas \memaddr_M[6] (
	.clk(\clk~q ),
	.d(\Selector52~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a15 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a16  & ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a15 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h0C440C773F443F77;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N54
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a8 ))) ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a6 )) # (aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a8 ))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (\regs_rtl_0|auto_generated|ram_block1a7  & aluin2_A[1]) ) ) 
// )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N30
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~24_combout ))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftRight0~23_combout )))) ) ) ) # ( !\ShiftRight0~22_combout  & 
// ( \ShiftRight0~25_combout  & ( (!aluin2_A[2] & (\ShiftRight0~24_combout  & ((aluin2_A[3])))) # (aluin2_A[2] & (((aluin2_A[3]) # (\ShiftRight0~23_combout )))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & 
// (((!aluin2_A[3])) # (\ShiftRight0~24_combout ))) # (aluin2_A[2] & (((\ShiftRight0~23_combout  & !aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~25_combout  & ( (!aluin2_A[2] & (\ShiftRight0~24_combout  & ((aluin2_A[3])))) # 
// (aluin2_A[2] & (((\ShiftRight0~23_combout  & !aluin2_A[3])))) ) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h0350F350035FF35F;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N51
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \Selector53~0_combout  & ( (\Selector53~1_combout  & ((!aluin2_A[4] & (\ShiftRight0~26_combout )) # (aluin2_A[4] & ((\ShiftRight0~21_combout ))))) ) ) # ( !\Selector53~0_combout  & ( \Selector53~1_combout  ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~21_combout ),
	.datac(!\Selector53~1_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\Selector53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'h0F0F0F0F05030503;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N6
cyclonev_lcell_comb \Selector53~4 (
// Equation(s):
// \Selector53~4_combout  = ( aluin2_A[5] & ( !alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a5 ) ) ) # ( !aluin2_A[5] & ( !alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a5 ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~4 .extended_lut = "off";
defparam \Selector53~4 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N9
cyclonev_lcell_comb \Selector53~5 (
// Equation(s):
// \Selector53~5_combout  = ( \Add3~9_sumout  & ( (\Selector27~2_combout  & ((alufunc_A[3]) # (\Add2~9_sumout ))) ) ) # ( !\Add3~9_sumout  & ( (\Add2~9_sumout  & (!alufunc_A[3] & \Selector27~2_combout )) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~5 .extended_lut = "off";
defparam \Selector53~5 .lut_mask = 64'h0044004400770077;
defparam \Selector53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N51
cyclonev_lcell_comb \Selector53~3 (
// Equation(s):
// \Selector53~3_combout  = ( aluin2_A[5] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0] & !\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) ) # ( !aluin2_A[5] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0]) # 
// (!\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~3 .extended_lut = "off";
defparam \Selector53~3 .lut_mask = 64'h05060506060A060A;
defparam \Selector53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
cyclonev_lcell_comb \Selector53~6 (
// Equation(s):
// \Selector53~6_combout  = ( \Selector45~0_combout  & ( \Selector53~3_combout  & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # (\Selector53~4_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( \Selector53~3_combout  & ( (\Selector48~1_combout  & 
// !alufunc_A[1]) ) ) ) # ( \Selector45~0_combout  & ( !\Selector53~3_combout  & ( (\Selector48~1_combout  & (((!alufunc_A[1] & \Selector53~5_combout )) # (\Selector53~4_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( !\Selector53~3_combout  & ( 
// (\Selector48~1_combout  & (!alufunc_A[1] & \Selector53~5_combout )) ) ) )

	.dataa(!\Selector48~1_combout ),
	.datab(!\Selector53~4_combout ),
	.datac(!alufunc_A[1]),
	.datad(!\Selector53~5_combout ),
	.datae(!\Selector45~0_combout ),
	.dataf(!\Selector53~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~6 .extended_lut = "off";
defparam \Selector53~6 .lut_mask = 64'h0050115150505151;
defparam \Selector53~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N45
cyclonev_lcell_comb \Selector53~7 (
// Equation(s):
// \Selector53~7_combout  = ( \ShiftLeft0~8_combout  & ( ((\Selector27~0_combout  & ((\Selector53~2_combout ) # (\Selector44~0_combout )))) # (\Selector53~6_combout ) ) ) # ( !\ShiftLeft0~8_combout  & ( ((\Selector27~0_combout  & \Selector53~2_combout )) # 
// (\Selector53~6_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector53~2_combout ),
	.datad(!\Selector53~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~7 .extended_lut = "off";
defparam \Selector53~7 .lut_mask = 64'h05FF05FF15FF15FF;
defparam \Selector53~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N46
dffeas \memaddr_M[5] (
	.clk(\clk~q ),
	.d(\Selector53~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( \Selector27~2_combout  & ( (!alufunc_A[3] & ((\Add2~13_sumout ))) # (alufunc_A[3] & (\Add3~13_sumout )) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'h0000000005AF05AF;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N42
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( aluin2_A[4] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a4  & !alufunc_A[0]))))) ) ) # ( !aluin2_A[4] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!\regs_rtl_0|auto_generated|ram_block1a4 ) # 
// (!alufunc_A[0]))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h05060506060A060A;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N45
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( aluin2_A[4] & ( !\regs_rtl_0|auto_generated|ram_block1a4  $ (alufunc_A[3]) ) ) # ( !aluin2_A[4] & ( !\regs_rtl_0|auto_generated|ram_block1a4  $ (!alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N0
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( \Selector54~2_combout  & ( alufunc_A[1] & ( (\Selector48~1_combout  & \Selector45~0_combout ) ) ) ) # ( \Selector54~2_combout  & ( !alufunc_A[1] & ( (\Selector48~1_combout  & (((\Selector54~1_combout ) # (\Selector54~3_combout 
// )) # (\Selector45~0_combout ))) ) ) ) # ( !\Selector54~2_combout  & ( !alufunc_A[1] & ( (\Selector48~1_combout  & ((\Selector54~1_combout ) # (\Selector54~3_combout ))) ) ) )

	.dataa(!\Selector48~1_combout ),
	.datab(!\Selector45~0_combout ),
	.datac(!\Selector54~3_combout ),
	.datad(!\Selector54~1_combout ),
	.datae(!\Selector54~2_combout ),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'h0555155500001111;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N24
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a5  & ( 
// (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a4 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (\regs_rtl_0|auto_generated|ram_block1a7  & 
// aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a4 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h3355000F3355FF0F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~34_combout  & ( ((!aluin2_A[2] & (\ShiftRight0~31_combout )) # (aluin2_A[2] & ((\ShiftRight0~32_combout )))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~33_combout  & ( 
// \ShiftRight0~34_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~31_combout )) # (aluin2_A[2] & ((\ShiftRight0~32_combout ))))) # (aluin2_A[3] & (((aluin2_A[2])))) ) ) ) # ( \ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( 
// (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~31_combout )) # (aluin2_A[2] & ((\ShiftRight0~32_combout ))))) # (aluin2_A[3] & (((!aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & 
// (\ShiftRight0~31_combout )) # (aluin2_A[2] & ((\ShiftRight0~32_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h202A707A252F757F;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \ShiftRight0~30_combout  & ( (\Selector53~1_combout  & (((!\Selector53~0_combout ) # (\ShiftRight0~35_combout )) # (aluin2_A[4]))) ) ) # ( !\ShiftRight0~30_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # 
// ((!aluin2_A[4] & \ShiftRight0~35_combout )))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector53~0_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\Selector53~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h00CE00CE00DF00DF;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \Selector54~5 (
// Equation(s):
// \Selector54~5_combout  = ( \ShiftLeft0~11_combout  & ( ((\Selector27~0_combout  & ((\Selector54~0_combout ) # (\Selector44~0_combout )))) # (\Selector54~4_combout ) ) ) # ( !\ShiftLeft0~11_combout  & ( ((\Selector27~0_combout  & \Selector54~0_combout )) # 
// (\Selector54~4_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector54~4_combout ),
	.datad(!\Selector54~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~5 .extended_lut = "off";
defparam \Selector54~5 .lut_mask = 64'h0F5F0F5F1F5F1F5F;
defparam \Selector54~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \memaddr_M[4] (
	.clk(\clk~q ),
	.d(\Selector54~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N24
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a3 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a1 ))) 
// # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a3 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a1 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] 
// & ((\regs_rtl_0|auto_generated|ram_block1a3 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a1 )))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a3 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a1 )))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!aluin2_A[1]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h0A225F220A775F77;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N48
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( aluin2_A[3] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0] & !\regs_rtl_0|auto_generated|ram_block1a3 ))))) ) ) # ( !aluin2_A[3] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[0]) # 
// (!\regs_rtl_0|auto_generated|ram_block1a3 ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h00560056006A006A;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N42
cyclonev_lcell_comb \Selector55~4 (
// Equation(s):
// \Selector55~4_combout  = ( \Selector27~2_combout  & ( \Add3~17_sumout  & ( (\Add2~17_sumout ) # (alufunc_A[3]) ) ) ) # ( \Selector27~2_combout  & ( !\Add3~17_sumout  & ( (!alufunc_A[3] & \Add2~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!\Add2~17_sumout ),
	.datae(!\Selector27~2_combout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4 .extended_lut = "off";
defparam \Selector55~4 .lut_mask = 64'h000000CC000033FF;
defparam \Selector55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( alufunc_A[3] & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (\Selector45~0_combout  & aluin2_A[3]) ) ) ) # ( !alufunc_A[3] & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (\Selector45~0_combout  & !aluin2_A[3]) ) ) ) # ( 
// alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (\Selector45~0_combout  & !aluin2_A[3]) ) ) ) # ( !alufunc_A[3] & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (\Selector45~0_combout  & aluin2_A[3]) ) ) )

	.dataa(!\Selector45~0_combout ),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(gnd),
	.datae(!alufunc_A[3]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'h0505505050500505;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = ( \Selector55~3_combout  & ( !alufunc_A[4] ) ) # ( !\Selector55~3_combout  & ( (!alufunc_A[1] & (!alufunc_A[4] & ((\Selector55~4_combout ) # (\Selector55~2_combout )))) ) )

	.dataa(!\Selector55~2_combout ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[4]),
	.datad(!\Selector55~4_combout ),
	.datae(gnd),
	.dataf(!\Selector55~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'h40C040C0F0F0F0F0;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N36
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \regs_rtl_0|auto_generated|ram_block1a3  & ( \regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( \regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a3  & ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( (!aluin2_A[1] & 
// (((!\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a3 
//  & ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N6
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( aluin2_A[2] & ( \ShiftRight0~37_combout  & ( (!aluin2_A[3] & (\ShiftRight0~2_combout )) # (aluin2_A[3] & ((\ShiftRight0~4_combout ))) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~37_combout  & ( (!aluin2_A[3]) # 
// (\ShiftRight0~3_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[3] & (\ShiftRight0~2_combout )) # (aluin2_A[3] & ((\ShiftRight0~4_combout ))) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~37_combout  & ( (aluin2_A[3] & 
// \ShiftRight0~3_combout ) ) ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~4_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h00334747CCFF4747;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N15
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( \Selector53~0_combout  & ( (\Selector53~1_combout  & ((!aluin2_A[4] & (\ShiftRight0~38_combout )) # (aluin2_A[4] & ((\ShiftRight0~36_combout ))))) ) ) # ( !\Selector53~0_combout  & ( \Selector53~1_combout  ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~38_combout ),
	.datac(!\Selector53~1_combout ),
	.datad(!\ShiftRight0~36_combout ),
	.datae(gnd),
	.dataf(!\Selector53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h0F0F0F0F02070207;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( \Selector58~1_combout  & ( \Selector55~1_combout  & ( \Selector27~1_combout  ) ) ) # ( !\Selector58~1_combout  & ( \Selector55~1_combout  & ( (\Selector27~1_combout  & \Selector55~5_combout ) ) ) ) # ( \Selector58~1_combout  & ( 
// !\Selector55~1_combout  & ( (\Selector27~1_combout  & (((\Selector55~0_combout  & \ShiftLeft0~1_combout )) # (\Selector55~5_combout ))) ) ) ) # ( !\Selector58~1_combout  & ( !\Selector55~1_combout  & ( (\Selector27~1_combout  & \Selector55~5_combout ) ) ) 
// )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector55~0_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\Selector55~5_combout ),
	.datae(!\Selector58~1_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h0055015500555555;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \memaddr_M[3] (
	.clk(\clk~q ),
	.d(\Selector55~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N42
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( ((\aluin2_A[0]~DUPLICATE_q ) # (\regs_rtl_0|auto_generated|ram_block1a30 )) # (aluin2_A[1]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( (!aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a30  & !\aluin2_A[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h0C000C003FFF3FFF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N18
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( aluin2_A[3] & ( \ShiftRight0~16_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~10_combout ))) # (aluin2_A[2] & (\ShiftRight0~11_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~16_combout  & ( (!aluin2_A[2]) # 
// (\ShiftRight0~9_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~16_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~10_combout ))) # (aluin2_A[2] & (\ShiftRight0~11_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~16_combout  & ( (aluin2_A[2] & 
// \ShiftRight0~9_combout ) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N18
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\regs_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a4 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & 
// (((!\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2 
//  & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a4 )) # (\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a5 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!aluin2_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N0
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( aluin2_A[3] & ( \ShiftRight0~15_combout  & ( (aluin2_A[2]) # (\ShiftRight0~14_combout ) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~15_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~40_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~13_combout )) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~15_combout  & ( (\ShiftRight0~14_combout  & !aluin2_A[2]) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~15_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~40_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~13_combout )) ) ) )

	.dataa(!\ShiftRight0~14_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~40_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h03F3505003F35F5F;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N27
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( aluin2_A[4] & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (\ShiftRight0~39_combout ))) ) ) # ( !aluin2_A[4] & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (\ShiftRight0~41_combout ))) ) )

	.dataa(!\Selector53~0_combout ),
	.datab(!\Selector53~1_combout ),
	.datac(!\ShiftRight0~39_combout ),
	.datad(!\ShiftRight0~41_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h2233223323232323;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N33
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( \Selector45~0_combout  & ( !alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a2  $ (aluin2_A[2])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N6
cyclonev_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & (((!alufunc_A[3] & (\Add2~21_sumout )) # (alufunc_A[3] & ((\Add3~21_sumout )))))) ) ) # ( alufunc_A[2] & ( (!alufunc_A[3] $ (((!alufunc_A[0] & ((!\regs_rtl_0|auto_generated|ram_block1a2 ) # 
// (!aluin2_A[2]))) # (alufunc_A[0] & (!\regs_rtl_0|auto_generated|ram_block1a2  & !aluin2_A[2]))))) ) )

	.dataa(!\Add2~21_sumout ),
	.datab(!alufunc_A[0]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!aluin2_A[2]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(!\Add3~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~4 .extended_lut = "on";
defparam \Selector56~4 .lut_mask = 64'h4444033F0C0CFCC0;
defparam \Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N9
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( \Selector56~4_combout  & ( (!alufunc_A[4] & (\Selector27~1_combout  & ((!alufunc_A[1]) # (\Selector56~1_combout )))) ) ) # ( !\Selector56~4_combout  & ( (!alufunc_A[4] & (\Selector56~1_combout  & \Selector27~1_combout )) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector56~1_combout ),
	.datad(!\Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\Selector56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h000A000A008A008A;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( \Selector56~2_combout  ) # ( !\Selector56~2_combout  & ( (\Selector27~0_combout  & (((\Selector55~0_combout  & \ShiftLeft0~4_combout )) # (\Selector56~0_combout ))) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\Selector56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'h05150515FFFFFFFF;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N56
dffeas \memaddr_M[2] (
	.clk(\clk~q ),
	.d(\Selector56~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \Selector57~4 (
// Equation(s):
// \Selector57~4_combout  = ( !alufunc_A[2] & ( ((!alufunc_A[0] & ((!alufunc_A[3] & ((\Add2~25_sumout ))) # (alufunc_A[3] & (\Add3~25_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin2_A[1] & ((!\regs_rtl_0|auto_generated|ram_block1a1 ) # 
// ((!alufunc_A[0])))) # (aluin2_A[1] & (!\regs_rtl_0|auto_generated|ram_block1a1  & ((!alufunc_A[0])))))) ) )

	.dataa(!aluin2_A[1]),
	.datab(!alufunc_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\Add2~25_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[0]),
	.datag(!\Add3~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~4 .extended_lut = "on";
defparam \Selector57~4 .lut_mask = 64'h03CF363600006C6C;
defparam \Selector57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N57
cyclonev_lcell_comb \Selector57~1 (
// Equation(s):
// \Selector57~1_combout  = ( aluin2_A[1] & ( (\Selector45~0_combout  & (!alufunc_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a1 ))) ) ) # ( !aluin2_A[1] & ( (\Selector45~0_combout  & (!alufunc_A[3] $ (!\regs_rtl_0|auto_generated|ram_block1a1 ))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector45~0_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~1 .extended_lut = "off";
defparam \Selector57~1 .lut_mask = 64'h030C030C0C030C03;
defparam \Selector57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N6
cyclonev_lcell_comb \Selector57~2 (
// Equation(s):
// \Selector57~2_combout  = ( \Selector57~1_combout  & ( (!alufunc_A[4] & \Selector27~1_combout ) ) ) # ( !\Selector57~1_combout  & ( (!alufunc_A[4] & (!alufunc_A[1] & (\Selector27~1_combout  & \Selector57~4_combout ))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector27~1_combout ),
	.datad(!\Selector57~4_combout ),
	.datae(gnd),
	.dataf(!\Selector57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~2 .extended_lut = "off";
defparam \Selector57~2 .lut_mask = 64'h000800080A0A0A0A;
defparam \Selector57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N0
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \regs_rtl_0|auto_generated|ram_block1a4  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\regs_rtl_0|auto_generated|ram_block1a2 ))) # (aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( \regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) 
// # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a2 )))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a4  & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a2 )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  
// & ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (\aluin2_A[0]~DUPLICATE_q  & (\regs_rtl_0|auto_generated|ram_block1a2 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!aluin2_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N18
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~24_combout  & ( ((!aluin2_A[3] & (\ShiftRight0~43_combout )) # (aluin2_A[3] & ((\ShiftRight0~23_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftRight0~22_combout  & ( 
// \ShiftRight0~24_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~43_combout )) # (aluin2_A[3] & ((\ShiftRight0~23_combout ))))) # (aluin2_A[2] & (((aluin2_A[3])))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~24_combout  & ( 
// (!aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~43_combout )) # (aluin2_A[3] & ((\ShiftRight0~23_combout ))))) # (aluin2_A[2] & (((!aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~24_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & 
// (\ShiftRight0~43_combout )) # (aluin2_A[3] & ((\ShiftRight0~23_combout ))))) ) ) )

	.dataa(!\ShiftRight0~43_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h50305F30503F5F3F;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N48
cyclonev_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = ( \Selector53~0_combout  & ( (\Selector53~1_combout  & ((!aluin2_A[4] & (\ShiftRight0~44_combout )) # (aluin2_A[4] & ((\ShiftRight0~42_combout ))))) ) ) # ( !\Selector53~0_combout  & ( \Selector53~1_combout  ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector53~1_combout ),
	.datac(!\ShiftRight0~44_combout ),
	.datad(!\ShiftRight0~42_combout ),
	.datae(gnd),
	.dataf(!\Selector53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~0 .extended_lut = "off";
defparam \Selector57~0 .lut_mask = 64'h3333333302130213;
defparam \Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N57
cyclonev_lcell_comb \Selector57~3 (
// Equation(s):
// \Selector57~3_combout  = ( \Selector57~0_combout  & ( (\Selector57~2_combout ) # (\Selector27~0_combout ) ) ) # ( !\Selector57~0_combout  & ( ((\Selector27~0_combout  & (\Selector55~0_combout  & \ShiftLeft0~7_combout ))) # (\Selector57~2_combout ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector57~2_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\Selector57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~3 .extended_lut = "off";
defparam \Selector57~3 .lut_mask = 64'h0F1F0F1F5F5F5F5F;
defparam \Selector57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N59
dffeas \memaddr_M[1] (
	.clk(\clk~q ),
	.d(\Selector57~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a13  & (!aluin2_A[12] $ (\regs_rtl_0|auto_generated|ram_block1a12 ))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (!\regs_rtl_0|auto_generated|ram_block1a13  & 
// (!aluin2_A[12] $ (\regs_rtl_0|auto_generated|ram_block1a12 ))) ) )

	.dataa(!aluin2_A[12]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h9090909009090909;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N45
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( aluin2_A[10] & ( (\regs_rtl_0|auto_generated|ram_block1a10  & (!aluin2_A[9] $ (\regs_rtl_0|auto_generated|ram_block1a9 ))) ) ) # ( !aluin2_A[10] & ( (!\regs_rtl_0|auto_generated|ram_block1a10  & (!aluin2_A[9] $ 
// (\regs_rtl_0|auto_generated|ram_block1a9 ))) ) )

	.dataa(!aluin2_A[9]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h9090909009090909;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \regs_rtl_0|auto_generated|ram_block1a11  & ( (\LessThan1~2_combout  & (\Equal0~3_combout  & aluin2_A[11])) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a11  & ( (\LessThan1~2_combout  & (\Equal0~3_combout  & !aluin2_A[11])) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\Equal0~3_combout ),
	.datad(!aluin2_A[11]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0500050000050005;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N54
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!aluin2_A[2] & (!\regs_rtl_0|auto_generated|ram_block1a2  & (!aluin2_A[3] $ (\regs_rtl_0|auto_generated|ram_block1a3 )))) # (aluin2_A[2] & (\regs_rtl_0|auto_generated|ram_block1a2  & (!aluin2_A[3] $ 
// (\regs_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h8241824182418241;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N42
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( \regs_rtl_0|auto_generated|ram_block1a30  & ( (\regs_rtl_0|auto_generated|ram_block1a29  & (\aluin2_A[13]~DUPLICATE_q  & \regs_rtl_0|auto_generated|ram_block1a31 )) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a30  & ( 
// (!\regs_rtl_0|auto_generated|ram_block1a29  & (!\aluin2_A[13]~DUPLICATE_q  & !\regs_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h8080808001010101;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N42
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \regs_rtl_0|auto_generated|ram_block1a1  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\aluin2_A[0]~DUPLICATE_q  & aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a1  & ( 
// \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a1  & ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// aluin2_A[1]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a1  & ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1]) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'hA0A00A0A50500505;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N30
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[5] & ( (\regs_rtl_0|auto_generated|ram_block1a5  & (aluin2_A[7] & (!aluin2_A[6] $ (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7 
//  & ( aluin2_A[5] & ( (\regs_rtl_0|auto_generated|ram_block1a5  & (!aluin2_A[7] & (!aluin2_A[6] $ (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( 
// (!\regs_rtl_0|auto_generated|ram_block1a5  & (aluin2_A[7] & (!aluin2_A[6] $ (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( (!\regs_rtl_0|auto_generated|ram_block1a5  & (!aluin2_A[7] & 
// (!aluin2_A[6] $ (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!aluin2_A[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!aluin2_A[7]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h8200008241000041;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N51
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( aluin2_A[4] & ( \Equal0~6_combout  & ( (\Equal0~5_combout  & (\Equal0~7_combout  & (\Equal0~9_combout  & \regs_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !aluin2_A[4] & ( \Equal0~6_combout  & ( (\Equal0~5_combout  & 
// (\Equal0~7_combout  & (\Equal0~9_combout  & !\regs_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Equal0~7_combout ),
	.datac(!\Equal0~9_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!aluin2_A[4]),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h0000000001000001;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N54
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( \regs_rtl_0|auto_generated|ram_block1a19  & ( (\regs_rtl_0|auto_generated|ram_block1a14  & (\regs_rtl_0|auto_generated|ram_block1a15  & \aluin2_A[13]~DUPLICATE_q )) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a20  & ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( (!\regs_rtl_0|auto_generated|ram_block1a14  & (!\regs_rtl_0|auto_generated|ram_block1a15  & !\aluin2_A[13]~DUPLICATE_q )) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8080000000000101;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N0
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (\regs_rtl_0|auto_generated|ram_block1a24  & \regs_rtl_0|auto_generated|ram_block1a25 ) ) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!\regs_rtl_0|auto_generated|ram_block1a24  & !\regs_rtl_0|auto_generated|ram_block1a25 ) ) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(!\aluin2_A[13]~DUPLICATE_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hC0C0000000000303;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N27
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a17  & (\regs_rtl_0|auto_generated|ram_block1a16  & (\regs_rtl_0|auto_generated|ram_block1a21  & \regs_rtl_0|auto_generated|ram_block1a18 ))) ) ) # ( 
// !\aluin2_A[13]~DUPLICATE_q  & ( (!\regs_rtl_0|auto_generated|ram_block1a17  & (!\regs_rtl_0|auto_generated|ram_block1a16  & (!\regs_rtl_0|auto_generated|ram_block1a21  & !\regs_rtl_0|auto_generated|ram_block1a18 ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000800000010001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \regs_rtl_0|auto_generated|ram_block1a23  & ( (aluin2_A[13] & (\regs_rtl_0|auto_generated|ram_block1a27  & (\regs_rtl_0|auto_generated|ram_block1a22  & \regs_rtl_0|auto_generated|ram_block1a28 ))) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a23  & ( (!aluin2_A[13] & (!\regs_rtl_0|auto_generated|ram_block1a27  & (!\regs_rtl_0|auto_generated|ram_block1a22  & !\regs_rtl_0|auto_generated|ram_block1a28 ))) ) )

	.dataa(!aluin2_A[13]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8000800000010001;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N0
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Equal0~1_combout  & ( \LessThan1~0_combout  & ( (\Equal0~0_combout  & \LessThan1~1_combout ) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\LessThan1~1_combout ),
	.datad(gnd),
	.datae(!\Equal0~1_combout ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000505;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N54
cyclonev_lcell_comb \Selector58~6 (
// Equation(s):
// \Selector58~6_combout  = ( \Equal0~2_combout  & ( \Equal0~8_combout  & ( (alufunc_A[0] & alufunc_A[1]) ) ) ) # ( !\Equal0~2_combout  & ( \Equal0~8_combout  & ( (alufunc_A[0] & alufunc_A[1]) ) ) ) # ( \Equal0~2_combout  & ( !\Equal0~8_combout  & ( 
// (!alufunc_A[0] & (!alufunc_A[1] & (\Equal0~4_combout  & \Equal0~10_combout ))) # (alufunc_A[0] & (alufunc_A[1] & ((!\Equal0~4_combout ) # (!\Equal0~10_combout )))) ) ) ) # ( !\Equal0~2_combout  & ( !\Equal0~8_combout  & ( (alufunc_A[0] & alufunc_A[1]) ) ) 
// )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!\Equal0~4_combout ),
	.datad(!\Equal0~10_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~6 .extended_lut = "off";
defparam \Selector58~6 .lut_mask = 64'h1111111811111111;
defparam \Selector58~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N35
dffeas \aluin2_A[0] (
	.clk(\clk~q ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N21
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( aluin2_A[0] & ( (!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a1 ) ) ) # ( !aluin2_A[0] & ( (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!aluin2_A[1] & \regs_rtl_0|auto_generated|ram_block1a1 )) # 
// (\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!aluin2_A[1]) # (\regs_rtl_0|auto_generated|ram_block1a1 ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h50F550F500F000F0;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( (!aluin2_A[3] & ((!aluin2_A[2]) # (\regs_rtl_0|auto_generated|ram_block1a3 ))) # (aluin2_A[3] & (!aluin2_A[2] & \regs_rtl_0|auto_generated|ram_block1a3 )) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a2  & ( (!aluin2_A[3] & \regs_rtl_0|auto_generated|ram_block1a3 ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N9
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( \LessThan2~2_combout  & ( \LessThan2~3_combout  & ( (\Equal0~6_combout  & (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4]))) ) ) ) # ( !\LessThan2~2_combout  & ( \LessThan2~3_combout  & ( (\Equal0~6_combout  & 
// (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4]))) ) ) ) # ( \LessThan2~2_combout  & ( !\LessThan2~3_combout  & ( (\Equal0~6_combout  & (\Equal0~5_combout  & (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4])))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\Equal0~6_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\Equal0~5_combout ),
	.datae(!\LessThan2~2_combout ),
	.dataf(!\LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'h0000002121212121;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (\regs_rtl_0|auto_generated|ram_block1a13  & (!aluin2_A[12] & \regs_rtl_0|auto_generated|ram_block1a12 )) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( ((!aluin2_A[12] & 
// \regs_rtl_0|auto_generated|ram_block1a12 )) # (\regs_rtl_0|auto_generated|ram_block1a13 ) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!aluin2_A[12]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~7 .extended_lut = "off";
defparam \LessThan2~7 .lut_mask = 64'h33F333F300300030;
defparam \LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = ( \regs_rtl_0|auto_generated|ram_block1a9  & ( (!\regs_rtl_0|auto_generated|ram_block1a10  & (!aluin2_A[10] & !aluin2_A[9])) # (\regs_rtl_0|auto_generated|ram_block1a10  & ((!aluin2_A[10]) # (!aluin2_A[9]))) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a9  & ( (\regs_rtl_0|auto_generated|ram_block1a10  & !aluin2_A[10]) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(!aluin2_A[9]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~8 .extended_lut = "off";
defparam \LessThan2~8 .lut_mask = 64'h50505050F550F550;
defparam \LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = ( \LessThan1~2_combout  & ( \regs_rtl_0|auto_generated|ram_block1a11  & ( (!\LessThan2~7_combout  & (aluin2_A[11] & !\LessThan2~8_combout )) ) ) ) # ( !\LessThan1~2_combout  & ( \regs_rtl_0|auto_generated|ram_block1a11  & ( 
// !\LessThan2~7_combout  ) ) ) # ( \LessThan1~2_combout  & ( !\regs_rtl_0|auto_generated|ram_block1a11  & ( (!\LessThan2~7_combout  & ((!\LessThan2~8_combout ) # (aluin2_A[11]))) ) ) ) # ( !\LessThan1~2_combout  & ( !\regs_rtl_0|auto_generated|ram_block1a11 
//  & ( !\LessThan2~7_combout  ) ) )

	.dataa(!\LessThan2~7_combout ),
	.datab(!aluin2_A[11]),
	.datac(!\LessThan2~8_combout ),
	.datad(gnd),
	.datae(!\LessThan1~2_combout ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~9 .extended_lut = "off";
defparam \LessThan2~9 .lut_mask = 64'hAAAAA2A2AAAA2020;
defparam \LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N0
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[5] & ( (!aluin2_A[7]) # ((!aluin2_A[6] & \regs_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[5] & ( (!aluin2_A[6] & 
// (\regs_rtl_0|auto_generated|ram_block1a6  & !aluin2_A[7])) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( (!aluin2_A[7]) # ((!\regs_rtl_0|auto_generated|ram_block1a5  & (!aluin2_A[6] & \regs_rtl_0|auto_generated|ram_block1a6 )) # 
// (\regs_rtl_0|auto_generated|ram_block1a5  & ((!aluin2_A[6]) # (\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( (!aluin2_A[7] & ((!\regs_rtl_0|auto_generated|ram_block1a5  & 
// (!aluin2_A[6] & \regs_rtl_0|auto_generated|ram_block1a6 )) # (\regs_rtl_0|auto_generated|ram_block1a5  & ((!aluin2_A[6]) # (\regs_rtl_0|auto_generated|ram_block1a6 ))))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!aluin2_A[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!aluin2_A[7]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'h4D00FF4D0C00FF0C;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N42
cyclonev_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a4  & ( \Equal0~6_combout  & ( (!\LessThan2~5_combout  & aluin2_A[4]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( \Equal0~6_combout  & ( !\LessThan2~5_combout  ) ) ) # ( 
// \regs_rtl_0|auto_generated|ram_block1a4  & ( !\Equal0~6_combout  & ( !\LessThan2~5_combout  ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( !\Equal0~6_combout  & ( !\LessThan2~5_combout  ) ) )

	.dataa(!\LessThan2~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~6 .extended_lut = "off";
defparam \LessThan2~6 .lut_mask = 64'hAAAAAAAAAAAA2222;
defparam \LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N30
cyclonev_lcell_comb \LessThan2~10 (
// Equation(s):
// \LessThan2~10_combout  = ( \LessThan2~6_combout  & ( \Equal0~4_combout  & ( (\LessThan2~9_combout  & ((!\LessThan2~4_combout  & ((!\regs_rtl_0|auto_generated|ram_block1a8 ) # (aluin2_A[8]))) # (\LessThan2~4_combout  & 
// (!\regs_rtl_0|auto_generated|ram_block1a8  & aluin2_A[8])))) ) ) ) # ( !\LessThan2~6_combout  & ( \Equal0~4_combout  & ( (\LessThan2~9_combout  & (!\regs_rtl_0|auto_generated|ram_block1a8  & aluin2_A[8])) ) ) ) # ( \LessThan2~6_combout  & ( 
// !\Equal0~4_combout  & ( \LessThan2~9_combout  ) ) ) # ( !\LessThan2~6_combout  & ( !\Equal0~4_combout  & ( \LessThan2~9_combout  ) ) )

	.dataa(!\LessThan2~4_combout ),
	.datab(!\LessThan2~9_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!aluin2_A[8]),
	.datae(!\LessThan2~6_combout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~10 .extended_lut = "off";
defparam \LessThan2~10 .lut_mask = 64'h3333333300302032;
defparam \LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \Selector58~7 (
// Equation(s):
// \Selector58~7_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( (!alufunc_A[0] & alufunc_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~7 .extended_lut = "off";
defparam \Selector58~7 .lut_mask = 64'h0000000000F000F0;
defparam \Selector58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N9
cyclonev_lcell_comb \Selector58~8 (
// Equation(s):
// \Selector58~8_combout  = ( !\regs_rtl_0|auto_generated|ram_block1a27  & ( (!\regs_rtl_0|auto_generated|ram_block1a25  & (!\regs_rtl_0|auto_generated|ram_block1a24  & alufunc_A[1])) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~8 .extended_lut = "off";
defparam \Selector58~8 .lut_mask = 64'h00A000A000000000;
defparam \Selector58~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \Selector58~9 (
// Equation(s):
// \Selector58~9_combout  = ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!\regs_rtl_0|auto_generated|ram_block1a22  & (!\regs_rtl_0|auto_generated|ram_block1a23  & !\regs_rtl_0|auto_generated|ram_block1a28 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~9 .extended_lut = "off";
defparam \Selector58~9 .lut_mask = 64'h8800880000000000;
defparam \Selector58~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N45
cyclonev_lcell_comb \Selector58~10 (
// Equation(s):
// \Selector58~10_combout  = ( !alufunc_A[0] & ( (!\regs_rtl_0|auto_generated|ram_block1a29  & (!\aluin2_A[13]~DUPLICATE_q  & (\Selector58~9_combout  & !\regs_rtl_0|auto_generated|ram_block1a30 ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\Selector58~9_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~10 .extended_lut = "off";
defparam \Selector58~10 .lut_mask = 64'h0800080000000000;
defparam \Selector58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N48
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( (!\regs_rtl_0|auto_generated|ram_block1a16  & !\regs_rtl_0|auto_generated|ram_block1a17 ) ) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hC0C0000000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N6
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (!\regs_rtl_0|auto_generated|ram_block1a20  & (!\regs_rtl_0|auto_generated|ram_block1a15  & (\LessThan2~0_combout  & !\regs_rtl_0|auto_generated|ram_block1a14 ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\LessThan2~0_combout ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h0800080000000000;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N36
cyclonev_lcell_comb \Selector58~11 (
// Equation(s):
// \Selector58~11_combout  = ( \Selector58~10_combout  & ( \LessThan2~1_combout  & ( (!\Selector58~7_combout  & !\Selector58~8_combout ) ) ) ) # ( !\Selector58~10_combout  & ( \LessThan2~1_combout  & ( !\Selector58~7_combout  ) ) ) # ( \Selector58~10_combout 
//  & ( !\LessThan2~1_combout  & ( (!\Selector58~7_combout  & ((!\Selector58~8_combout ) # ((\LessThan1~1_combout  & \LessThan1~0_combout )))) ) ) ) # ( !\Selector58~10_combout  & ( !\LessThan2~1_combout  & ( !\Selector58~7_combout  ) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\Selector58~7_combout ),
	.datac(!\Selector58~8_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\Selector58~10_combout ),
	.dataf(!\LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~11 .extended_lut = "off";
defparam \Selector58~11 .lut_mask = 64'hCCCCC0C4CCCCC0C0;
defparam \Selector58~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N48
cyclonev_lcell_comb \Selector58~5 (
// Equation(s):
// \Selector58~5_combout  = ( !alufunc_A[1] & ( \regs_rtl_0|auto_generated|ram_block1a29  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & (alufunc_A[0] & ((!\aluin2_A[13]~DUPLICATE_q ) # (!\regs_rtl_0|auto_generated|ram_block1a30 )))) ) ) ) # ( 
// !alufunc_A[1] & ( !\regs_rtl_0|auto_generated|ram_block1a29  & ( (\regs_rtl_0|auto_generated|ram_block1a31  & alufunc_A[0]) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!alufunc_A[0]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!alufunc_A[1]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~5 .extended_lut = "off";
defparam \Selector58~5 .lut_mask = 64'h0505000005040000;
defparam \Selector58~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N12
cyclonev_lcell_comb \Selector58~12 (
// Equation(s):
// \Selector58~12_combout  = ( \Equal0~2_combout  & ( !\Selector58~5_combout  & ( (!\Selector58~6_combout  & (((!\LessThan2~10_combout  & \Equal0~7_combout )) # (\Selector58~11_combout ))) ) ) ) # ( !\Equal0~2_combout  & ( !\Selector58~5_combout  & ( 
// (!\Selector58~6_combout  & \Selector58~11_combout ) ) ) )

	.dataa(!\Selector58~6_combout ),
	.datab(!\LessThan2~10_combout ),
	.datac(!\Selector58~11_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\Selector58~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~12 .extended_lut = "off";
defparam \Selector58~12 .lut_mask = 64'h0A0A0A8A00000000;
defparam \Selector58~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N42
cyclonev_lcell_comb \Selector58~3 (
// Equation(s):
// \Selector58~3_combout  = ( !alufunc_A[5] & ( !alufunc_A[4] & ( (!alufunc_A[6] & (alufunc_A[3] & (!alufunc_A[7] & !alufunc_A[2]))) ) ) )

	.dataa(!alufunc_A[6]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[7]),
	.datad(!alufunc_A[2]),
	.datae(!alufunc_A[5]),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~3 .extended_lut = "off";
defparam \Selector58~3 .lut_mask = 64'h2000000000000000;
defparam \Selector58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N12
cyclonev_lcell_comb \Selector58~19 (
// Equation(s):
// \Selector58~19_combout  = ( !alufunc_A[0] & ( ((!alufunc_A[2] & ((!alufunc_A[3] & (\Add2~29_sumout )) # (alufunc_A[3] & ((\Add3~29_sumout )))))) ) ) # ( alufunc_A[0] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!\aluin2_A[0]~DUPLICATE_q  & 
// (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout )))))) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[0]),
	.dataf(!\Add3~29_sumout ),
	.datag(!\Add2~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~19 .extended_lut = "on";
defparam \Selector58~19 .lut_mask = 64'h0C0013200CCC1320;
defparam \Selector58~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N24
cyclonev_lcell_comb \Selector58~16 (
// Equation(s):
// \Selector58~16_combout  = ( \Selector27~1_combout  & ( \aluin2_A[0]~DUPLICATE_q  & ( (\Selector40~1_combout  & (!alufunc_A[0] & (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (!alufunc_A[3])))) ) ) ) # ( \Selector27~1_combout  & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (\Selector40~1_combout  & (!alufunc_A[0] & alufunc_A[3])) ) ) )

	.dataa(!\Selector40~1_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!alufunc_A[3]),
	.datae(!\Selector27~1_combout ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~16 .extended_lut = "off";
defparam \Selector58~16 .lut_mask = 64'h0000004400000440;
defparam \Selector58~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N18
cyclonev_lcell_comb \Selector58~17 (
// Equation(s):
// \Selector58~17_combout  = ( \Selector27~4_combout  & ( \Selector58~16_combout  & ( (!\Selector27~3_combout  & ((!\Add2~29_sumout  $ (alufunc_A[3])))) # (\Selector27~3_combout  & (!\Selector58~19_combout  & (!\Add2~29_sumout  $ (alufunc_A[3])))) ) ) ) # ( 
// \Selector27~4_combout  & ( !\Selector58~16_combout  & ( (!\Selector27~3_combout  & ((!\Add2~29_sumout  $ (alufunc_A[3])))) # (\Selector27~3_combout  & (!\Selector58~19_combout  & (!\Add2~29_sumout  $ (alufunc_A[3])))) ) ) ) # ( !\Selector27~4_combout  & ( 
// !\Selector58~16_combout  & ( (!\Selector27~3_combout ) # (!\Selector58~19_combout ) ) ) )

	.dataa(!\Selector27~3_combout ),
	.datab(!\Selector58~19_combout ),
	.datac(!\Add2~29_sumout ),
	.datad(!alufunc_A[3]),
	.datae(!\Selector27~4_combout ),
	.dataf(!\Selector58~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~17 .extended_lut = "off";
defparam \Selector58~17 .lut_mask = 64'hEEEEE00E0000E00E;
defparam \Selector58~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N36
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (aluin2_A[1] & 
// (\regs_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & (!aluin2_A[1])) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a3 )))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a2  & ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (aluin2_A[1])) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a3 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (aluin2_A[1] & (\regs_rtl_0|auto_generated|ram_block1a3 )))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \ShiftRight0~33_combout  & ( aluin2_A[3] & ( (\ShiftRight0~32_combout ) # (aluin2_A[2]) ) ) ) # ( !\ShiftRight0~33_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftRight0~32_combout ) ) ) ) # ( \ShiftRight0~33_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~31_combout )) ) ) ) # ( !\ShiftRight0~33_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~31_combout )) 
// ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \Selector58~13 (
// Equation(s):
// \Selector58~13_combout  = ( alufunc_A[0] & ( (\ShiftLeft0~10_combout  & \ShiftLeft0~12_combout ) ) ) # ( !alufunc_A[0] & ( \ShiftRight0~46_combout  ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~10_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftRight0~46_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~13 .extended_lut = "off";
defparam \Selector58~13 .lut_mask = 64'h00FF00FF03030303;
defparam \Selector58~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N15
cyclonev_lcell_comb \Selector58~14 (
// Equation(s):
// \Selector58~14_combout  = ( \Selector53~1_combout  & ( (!\Selector53~0_combout ) # ((aluin2_A[4] & \ShiftRight0~47_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\Selector53~0_combout ),
	.datad(!\ShiftRight0~47_combout ),
	.datae(gnd),
	.dataf(!\Selector53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~14 .extended_lut = "off";
defparam \Selector58~14 .lut_mask = 64'h00000000F0F5F0F5;
defparam \Selector58~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N39
cyclonev_lcell_comb \Selector58~15 (
// Equation(s):
// \Selector58~15_combout  = ( \Selector58~14_combout  & ( \Selector27~0_combout  ) ) # ( !\Selector58~14_combout  & ( (\Selector27~0_combout  & (\Selector58~13_combout  & \Selector58~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector27~0_combout ),
	.datac(!\Selector58~13_combout ),
	.datad(!\Selector58~2_combout ),
	.datae(gnd),
	.dataf(!\Selector58~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~15 .extended_lut = "off";
defparam \Selector58~15 .lut_mask = 64'h0003000333333333;
defparam \Selector58~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (!\regs_rtl_0|auto_generated|ram_block1a13 ) # ((!\regs_rtl_0|auto_generated|ram_block1a12  & aluin2_A[12])) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( (!\regs_rtl_0|auto_generated|ram_block1a12  & 
// (aluin2_A[12] & !\regs_rtl_0|auto_generated|ram_block1a13 )) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!aluin2_A[12]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h0C000C00FF0CFF0C;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( aluin2_A[10] & ( (!\regs_rtl_0|auto_generated|ram_block1a10 ) # ((aluin2_A[9] & !\regs_rtl_0|auto_generated|ram_block1a9 )) ) ) # ( !aluin2_A[10] & ( (aluin2_A[9] & (!\regs_rtl_0|auto_generated|ram_block1a9  & 
// !\regs_rtl_0|auto_generated|ram_block1a10 )) ) )

	.dataa(!aluin2_A[9]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!aluin2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h44004400FF44FF44;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \LessThan1~9_combout  & ( (!\LessThan1~8_combout  & ((!\LessThan1~2_combout ) # ((\regs_rtl_0|auto_generated|ram_block1a11  & !aluin2_A[11])))) ) ) # ( !\LessThan1~9_combout  & ( (!\LessThan1~8_combout  & ((!\LessThan1~2_combout 
// ) # ((!aluin2_A[11]) # (\regs_rtl_0|auto_generated|ram_block1a11 )))) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\LessThan1~8_combout ),
	.datad(!aluin2_A[11]),
	.datae(gnd),
	.dataf(!\LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'hF0B0F0B0B0A0B0A0;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N48
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[5] & ( (aluin2_A[7] & ((!\regs_rtl_0|auto_generated|ram_block1a5  & ((!\regs_rtl_0|auto_generated|ram_block1a6 ) # (aluin2_A[6]))) # (\regs_rtl_0|auto_generated|ram_block1a5  
// & (aluin2_A[6] & !\regs_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( aluin2_A[5] & ( ((!\regs_rtl_0|auto_generated|ram_block1a5  & ((!\regs_rtl_0|auto_generated|ram_block1a6 ) # (aluin2_A[6]))) # 
// (\regs_rtl_0|auto_generated|ram_block1a5  & (aluin2_A[6] & !\regs_rtl_0|auto_generated|ram_block1a6 ))) # (aluin2_A[7]) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( (aluin2_A[6] & (!\regs_rtl_0|auto_generated|ram_block1a6  & 
// aluin2_A[7])) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( !aluin2_A[5] & ( ((aluin2_A[6] & !\regs_rtl_0|auto_generated|ram_block1a6 )) # (aluin2_A[7]) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!aluin2_A[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!aluin2_A[7]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h30FF0030B2FF00B2;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N6
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \regs_rtl_0|auto_generated|ram_block1a4  & ( \Equal0~6_combout  & ( !\LessThan1~6_combout  ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( \Equal0~6_combout  & ( (!\LessThan1~6_combout  & !aluin2_A[4]) ) ) ) # ( 
// \regs_rtl_0|auto_generated|ram_block1a4  & ( !\Equal0~6_combout  & ( !\LessThan1~6_combout  ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( !\Equal0~6_combout  & ( !\LessThan1~6_combout  ) ) )

	.dataa(!\LessThan1~6_combout ),
	.datab(!aluin2_A[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'hAAAAAAAA8888AAAA;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N15
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( aluin2_A[0] & ( (!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\regs_rtl_0|auto_generated|ram_block1a1 ) # (aluin2_A[1]))) # (\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & (aluin2_A[1] & 
// !\regs_rtl_0|auto_generated|ram_block1a1 )) ) ) # ( !aluin2_A[0] & ( (aluin2_A[1] & !\regs_rtl_0|auto_generated|ram_block1a1 ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0F000F00AF0AAF0A;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N12
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( (aluin2_A[3] & !\regs_rtl_0|auto_generated|ram_block1a3 ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( (!aluin2_A[3] & (aluin2_A[2] & !\regs_rtl_0|auto_generated|ram_block1a3 
// )) # (aluin2_A[3] & ((!\regs_rtl_0|auto_generated|ram_block1a3 ) # (aluin2_A[2]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h3F033F0333003300;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \LessThan1~3_combout  & ( \LessThan1~4_combout  & ( (\Equal0~6_combout  & (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4]))) ) ) ) # ( !\LessThan1~3_combout  & ( \LessThan1~4_combout  & ( (\Equal0~6_combout  & 
// (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4]))) ) ) ) # ( \LessThan1~3_combout  & ( !\LessThan1~4_combout  & ( (\Equal0~6_combout  & (\Equal0~5_combout  & (!\regs_rtl_0|auto_generated|ram_block1a4  $ (aluin2_A[4])))) ) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h0000020122112211;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \regs_rtl_0|auto_generated|ram_block1a8  & ( \LessThan1~5_combout  & ( (\LessThan1~10_combout  & ((!\Equal0~4_combout ) # (!aluin2_A[8]))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( \LessThan1~5_combout  & ( 
// (\LessThan1~10_combout  & !\Equal0~4_combout ) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a8  & ( !\LessThan1~5_combout  & ( (\LessThan1~10_combout  & (((!\Equal0~4_combout ) # (!aluin2_A[8])) # (\LessThan1~7_combout ))) ) ) ) # ( 
// !\regs_rtl_0|auto_generated|ram_block1a8  & ( !\LessThan1~5_combout  & ( (\LessThan1~10_combout  & ((!\Equal0~4_combout ) # ((\LessThan1~7_combout  & !aluin2_A[8])))) ) ) )

	.dataa(!\LessThan1~10_combout ),
	.datab(!\LessThan1~7_combout ),
	.datac(!\Equal0~4_combout ),
	.datad(!aluin2_A[8]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h5150555150505550;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \regs_rtl_0|auto_generated|ram_block1a28  & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (\regs_rtl_0|auto_generated|ram_block1a22  & \regs_rtl_0|auto_generated|ram_block1a23 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h000000000000000F;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N6
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \regs_rtl_0|auto_generated|ram_block1a27  & ( (\regs_rtl_0|auto_generated|ram_block1a25  & (\regs_rtl_0|auto_generated|ram_block1a24  & \LessThan1~12_combout )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\LessThan1~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0000000001010101;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N24
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \regs_rtl_0|auto_generated|ram_block1a19  & ( (\regs_rtl_0|auto_generated|ram_block1a17  & (\regs_rtl_0|auto_generated|ram_block1a16  & \regs_rtl_0|auto_generated|ram_block1a18 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h0000000000110011;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N9
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \LessThan1~14_combout  & ( (\regs_rtl_0|auto_generated|ram_block1a20  & (\regs_rtl_0|auto_generated|ram_block1a15  & (\regs_rtl_0|auto_generated|ram_block1a21  & \regs_rtl_0|auto_generated|ram_block1a14 ))) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0000000000010001;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N27
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \LessThan1~15_combout  & ( (!\LessThan1~13_combout  & \aluin2_A[13]~DUPLICATE_q ) ) ) # ( !\LessThan1~15_combout  & ( (\aluin2_A[13]~DUPLICATE_q  & ((!\LessThan1~13_combout ) # ((\LessThan1~1_combout  & \LessThan1~0_combout )))) 
// ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\LessThan1~13_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h00CD00CD00CC00CC;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N18
cyclonev_lcell_comb \Selector58~4 (
// Equation(s):
// \Selector58~4_combout  = ( \LessThan1~16_combout  & ( alufunc_A[0] & ( (!alufunc_A[1] & \Equal0~7_combout ) ) ) ) # ( !\LessThan1~16_combout  & ( alufunc_A[0] & ( (\Equal0~2_combout  & (!alufunc_A[1] & (!\LessThan1~11_combout  & \Equal0~7_combout ))) ) ) 
// )

	.dataa(!\Equal0~2_combout ),
	.datab(!alufunc_A[1]),
	.datac(!\LessThan1~11_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(!\LessThan1~16_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~4 .extended_lut = "off";
defparam \Selector58~4 .lut_mask = 64'h00000000004000CC;
defparam \Selector58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \Selector58~18 (
// Equation(s):
// \Selector58~18_combout  = ( \Selector58~4_combout  & ( ((!\Selector58~17_combout ) # (\Selector58~15_combout )) # (\Selector58~3_combout ) ) ) # ( !\Selector58~4_combout  & ( (!\Selector58~17_combout ) # (((!\Selector58~12_combout  & \Selector58~3_combout 
// )) # (\Selector58~15_combout )) ) )

	.dataa(!\Selector58~12_combout ),
	.datab(!\Selector58~3_combout ),
	.datac(!\Selector58~17_combout ),
	.datad(!\Selector58~15_combout ),
	.datae(gnd),
	.dataf(!\Selector58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~18 .extended_lut = "off";
defparam \Selector58~18 .lut_mask = 64'hF2FFF2FFF3FFF3FF;
defparam \Selector58~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N38
dffeas \memaddr_M[0] (
	.clk(\clk~q ),
	.d(\Selector58~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N48
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( aluin2_A[4] & ( (!aluin2_A[3]) # (!\regs_rtl_0|auto_generated|ram_block1a31 ) ) )

	.dataa(!aluin2_A[3]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h00000000FAFAFAFA;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N36
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( aluin2_A[3] & ( \ShiftRight0~16_combout  & ( (!aluin2_A[2]) # (\ShiftRight0~9_combout ) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~16_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~14_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~15_combout )) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~16_combout  & ( (aluin2_A[2] & \ShiftRight0~9_combout ) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~16_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~14_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~15_combout )) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~9_combout ),
	.datac(!\ShiftRight0~15_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N51
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \ShiftRight0~11_combout  & ( (!aluin2_A[3] & ((aluin2_A[2]) # (\ShiftRight0~10_combout ))) ) ) # ( !\ShiftRight0~11_combout  & ( (!aluin2_A[3] & (\ShiftRight0~10_combout  & !aluin2_A[2])) ) )

	.dataa(!aluin2_A[3]),
	.datab(gnd),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N45
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \ShiftRight0~55_combout  & ( \Selector48~2_combout  & ( \Selector53~1_combout  ) ) ) # ( !\ShiftRight0~55_combout  & ( \Selector48~2_combout  & ( (\Selector53~1_combout  & ((!\Selector53~0_combout ) # (aluin2_A[4]))) ) ) ) # ( 
// \ShiftRight0~55_combout  & ( !\Selector48~2_combout  & ( (\Selector53~1_combout  & ((!\Selector48~0_combout ) # (!\Selector53~0_combout ))) ) ) ) # ( !\ShiftRight0~55_combout  & ( !\Selector48~2_combout  & ( (\Selector53~1_combout  & 
// ((!\Selector53~0_combout ) # ((aluin2_A[4] & !\Selector48~0_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector53~1_combout ),
	.datad(!\Selector53~0_combout ),
	.datae(!\ShiftRight0~55_combout ),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h0F040F0C0F050F0F;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N9
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( aluin2_A[10] & ( \regs_rtl_0|auto_generated|ram_block1a10  & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & alufunc_A[3])))) ) ) ) # ( !aluin2_A[10] & ( \regs_rtl_0|auto_generated|ram_block1a10  & ( 
// (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & !alufunc_A[3])))) ) ) ) # ( aluin2_A[10] & ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & !alufunc_A[3])))) ) 
// ) ) # ( !aluin2_A[10] & ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( (\Selector48~1_combout  & ((!alufunc_A[1]) # ((\Selector45~0_combout  & alufunc_A[3])))) ) ) )

	.dataa(!\Selector45~0_combout ),
	.datab(!\Selector48~1_combout ),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[3]),
	.datae(!aluin2_A[10]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h3031313031303031;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a10  & ( aluin2_A[10] & ( (alufunc_A[2] & ((!alufunc_A[3]) # ((alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( aluin2_A[10] & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & ((!alufunc_A[3]))))) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a10  & ( !aluin2_A[10] & ( (alufunc_A[2] & ((!alufunc_A[0] & ((alufunc_A[3]) # (alufunc_A[1]))) # (alufunc_A[0] & 
// ((!alufunc_A[3]))))) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( !aluin2_A[10] & ( (alufunc_A[2] & alufunc_A[3]) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!aluin2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0055155015505510;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \Add2~117_sumout  & ( alufunc_A[3] & ( (!\Selector48~5_combout  & ((!\Add3~117_sumout ) # (!\Selector27~2_combout ))) ) ) ) # ( !\Add2~117_sumout  & ( alufunc_A[3] & ( (!\Selector48~5_combout  & ((!\Add3~117_sumout ) # 
// (!\Selector27~2_combout ))) ) ) ) # ( \Add2~117_sumout  & ( !alufunc_A[3] & ( (!\Selector48~5_combout  & !\Selector27~2_combout ) ) ) ) # ( !\Add2~117_sumout  & ( !alufunc_A[3] & ( !\Selector48~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector48~5_combout ),
	.datac(!\Add3~117_sumout ),
	.datad(!\Selector27~2_combout ),
	.datae(!\Add2~117_sumout ),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'hCCCCCC00CCC0CCC0;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N30
cyclonev_lcell_comb \Selector48~7 (
// Equation(s):
// \Selector48~7_combout  = ( \Selector44~0_combout  & ( \Selector48~6_combout  & ( (\Selector27~0_combout  & ((\ShiftLeft0~54_combout ) # (\Selector48~3_combout ))) ) ) ) # ( !\Selector44~0_combout  & ( \Selector48~6_combout  & ( (\Selector27~0_combout  & 
// \Selector48~3_combout ) ) ) ) # ( \Selector44~0_combout  & ( !\Selector48~6_combout  & ( ((\Selector27~0_combout  & ((\ShiftLeft0~54_combout ) # (\Selector48~3_combout )))) # (\Selector48~4_combout ) ) ) ) # ( !\Selector44~0_combout  & ( 
// !\Selector48~6_combout  & ( ((\Selector27~0_combout  & \Selector48~3_combout )) # (\Selector48~4_combout ) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector48~3_combout ),
	.datac(!\ShiftLeft0~54_combout ),
	.datad(!\Selector48~4_combout ),
	.datae(!\Selector44~0_combout ),
	.dataf(!\Selector48~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~7 .extended_lut = "off";
defparam \Selector48~7 .lut_mask = 64'h11FF15FF11111515;
defparam \Selector48~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N2
dffeas \memaddr_M[10] (
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\Selector48~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \always7~7 (
// Equation(s):
// \always7~7_combout  = ( !memaddr_M[11] & ( (!memaddr_M[10] & (!memaddr_M[8] & !memaddr_M[9])) ) )

	.dataa(!memaddr_M[10]),
	.datab(!memaddr_M[8]),
	.datac(!memaddr_M[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~7 .extended_lut = "off";
defparam \always7~7 .lut_mask = 64'h8080808000000000;
defparam \always7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \memaddr_M[25] (
	.clk(\clk~q ),
	.d(\Selector33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \always7~1 (
// Equation(s):
// \always7~1_combout  = ( memaddr_M[25] & ( (memaddr_M[24] & (memaddr_M[13] & memaddr_M[12])) ) )

	.dataa(!memaddr_M[24]),
	.datab(!memaddr_M[13]),
	.datac(!memaddr_M[12]),
	.datad(gnd),
	.datae(!memaddr_M[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~1 .extended_lut = "off";
defparam \always7~1 .lut_mask = 64'h0000010100000101;
defparam \always7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas wrmem_A(
	.clk(\clk~q ),
	.d(\Decoder1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas wrmem_M(
	.clk(\clk~q ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N15
cyclonev_lcell_comb \always7~2 (
// Equation(s):
// \always7~2_combout  = ( !memaddr_M[1] & ( (!memaddr_M[0] & (\always7~1_combout  & \wrmem_M~q )) ) )

	.dataa(!memaddr_M[0]),
	.datab(gnd),
	.datac(!\always7~1_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!memaddr_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~2 .extended_lut = "off";
defparam \always7~2 .lut_mask = 64'h000A000A00000000;
defparam \always7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N26
dffeas \memaddr_M[15] (
	.clk(\clk~q ),
	.d(\Selector43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N30
cyclonev_lcell_comb \always7~4 (
// Equation(s):
// \always7~4_combout  = ( memaddr_M[14] & ( (memaddr_M[17] & (memaddr_M[15] & memaddr_M[16])) ) )

	.dataa(!memaddr_M[17]),
	.datab(gnd),
	.datac(!memaddr_M[15]),
	.datad(!memaddr_M[16]),
	.datae(gnd),
	.dataf(!memaddr_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~4 .extended_lut = "off";
defparam \always7~4 .lut_mask = 64'h0000000000050005;
defparam \always7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N49
dffeas \memaddr_M[29]~DUPLICATE (
	.clk(\clk~q ),
	.d(\Selector29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \always7~3 (
// Equation(s):
// \always7~3_combout  = ( memaddr_M[27] & ( (memaddr_M[26] & (memaddr_M[28] & \memaddr_M[29]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!memaddr_M[26]),
	.datac(!memaddr_M[28]),
	.datad(!\memaddr_M[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~3 .extended_lut = "off";
defparam \always7~3 .lut_mask = 64'h0000000000030003;
defparam \always7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \always7~5 (
// Equation(s):
// \always7~5_combout  = ( \always7~3_combout  & ( memaddr_M[19] & ( (memaddr_M[30] & (\always7~4_combout  & (memaddr_M[18] & memaddr_M[31]))) ) ) )

	.dataa(!memaddr_M[30]),
	.datab(!\always7~4_combout ),
	.datac(!memaddr_M[18]),
	.datad(!memaddr_M[31]),
	.datae(!\always7~3_combout ),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~5 .extended_lut = "off";
defparam \always7~5 .lut_mask = 64'h0000000000000001;
defparam \always7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( !memaddr_M[3] & ( !memaddr_M[7] & ( (!memaddr_M[5] & (!memaddr_M[2] & (!memaddr_M[6] & !memaddr_M[4]))) ) ) )

	.dataa(!memaddr_M[5]),
	.datab(!memaddr_M[2]),
	.datac(!memaddr_M[6]),
	.datad(!memaddr_M[4]),
	.datae(!memaddr_M[3]),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'h8000000000000000;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \always7~6 (
// Equation(s):
// \always7~6_combout  = ( memaddr_M[22] & ( (memaddr_M[23] & (memaddr_M[20] & memaddr_M[21])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[23]),
	.datac(!memaddr_M[20]),
	.datad(!memaddr_M[21]),
	.datae(gnd),
	.dataf(!memaddr_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~6 .extended_lut = "off";
defparam \always7~6 .lut_mask = 64'h0000000000030003;
defparam \always7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \always7~8 (
// Equation(s):
// \always7~8_combout  = ( \always7~6_combout  & ( (\always7~7_combout  & (\always7~2_combout  & (\always7~5_combout  & \always7~0_combout ))) ) )

	.dataa(!\always7~7_combout ),
	.datab(!\always7~2_combout ),
	.datac(!\always7~5_combout ),
	.datad(!\always7~0_combout ),
	.datae(gnd),
	.dataf(!\always7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~8 .extended_lut = "off";
defparam \always7~8 .lut_mask = 64'h0000000000010001;
defparam \always7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N37
dffeas \memaddr_M[0]~DUPLICATE (
	.clk(\clk~q ),
	.d(\Selector58~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always9~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,memaddr_M[23],memaddr_M[22],memaddr_M[21],memaddr_M[20],memaddr_M[19],memaddr_M[18],memaddr_M[17],memaddr_M[16],\memaddr_M[15]~DUPLICATE_q ,memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],
memaddr_M[2],memaddr_M[1],\memaddr_M[0]~DUPLICATE_q }),
	.portaaddr({destreg_M[3],destreg_M[2],destreg_M[1],destreg_M[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\imem_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\imem_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_03n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N51
cyclonev_lcell_comb \HexOut~3 (
// Equation(s):
// \HexOut~3_combout  = ( wmemval_M[3] & ( (!\always7~8_combout  & !\Selector18~0_combout ) ) ) # ( !wmemval_M[3] & ( (!\Selector18~0_combout ) # (\always7~8_combout ) ) )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~3 .extended_lut = "off";
defparam \HexOut~3 .lut_mask = 64'hF3F3F3F3C0C0C0C0;
defparam \HexOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N53
dffeas \HexOut[3] (
	.clk(\clk~q ),
	.d(\HexOut~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \HexOut~0 (
// Equation(s):
// \HexOut~0_combout  = ( \always7~8_combout  & ( \Selector21~0_combout  & ( !wmemval_M[0] ) ) ) # ( \always7~8_combout  & ( !\Selector21~0_combout  & ( !wmemval_M[0] ) ) ) # ( !\always7~8_combout  & ( !\Selector21~0_combout  ) )

	.dataa(!wmemval_M[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~0 .extended_lut = "off";
defparam \HexOut~0 .lut_mask = 64'hFFFFAAAA0000AAAA;
defparam \HexOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N28
dffeas \HexOut[0] (
	.clk(\clk~q ),
	.d(\HexOut~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \HexOut~2 (
// Equation(s):
// \HexOut~2_combout  = ( \Selector19~0_combout  & ( (\always7~8_combout  & !wmemval_M[2]) ) ) # ( !\Selector19~0_combout  & ( (!\always7~8_combout ) # (!wmemval_M[2]) ) )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~2 .extended_lut = "off";
defparam \HexOut~2 .lut_mask = 64'hFCFCFCFC30303030;
defparam \HexOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N50
dffeas \HexOut[2] (
	.clk(\clk~q ),
	.d(\HexOut~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N9
cyclonev_lcell_comb \HexOut~1 (
// Equation(s):
// \HexOut~1_combout  = ( wmemval_M[1] & ( (\Selector20~0_combout ) # (\always7~8_combout ) ) ) # ( !wmemval_M[1] & ( (!\always7~8_combout  & \Selector20~0_combout ) ) )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~1 .extended_lut = "off";
defparam \HexOut~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \HexOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \HexOut[1]~DUPLICATE (
	.clk(\clk~q ),
	.d(\HexOut~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( \HexOut[1]~DUPLICATE_q  & ( (!HexOut[3] & (!HexOut[0] & HexOut[2])) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( (!HexOut[3] & (!HexOut[0] & !HexOut[2])) # (HexOut[3] & (!HexOut[0] $ (!HexOut[2]))) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!HexOut[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h9494949408080808;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N57
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HexOut[2] & ( (!HexOut[3] & (!HexOut[0] & \HexOut[1]~DUPLICATE_q )) ) ) # ( !HexOut[2] & ( (!HexOut[3] & ((\HexOut[1]~DUPLICATE_q ) # (HexOut[0]))) # (HexOut[3] & (!HexOut[0] $ (\HexOut[1]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!\HexOut[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h6B6B6B6B08080808;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( \HexOut[1]~DUPLICATE_q  & ( (!HexOut[3] & ((!HexOut[2]))) # (HexOut[3] & (HexOut[0] & HexOut[2])) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( (!HexOut[3] & (HexOut[0] & !HexOut[2])) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!HexOut[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h20202020A1A1A1A1;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N3
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HexOut[2] & ( (!HexOut[3] & (HexOut[0] & \HexOut[1]~DUPLICATE_q )) # (HexOut[3] & (!HexOut[0] & !\HexOut[1]~DUPLICATE_q )) ) ) # ( !HexOut[2] & ( (!HexOut[0] & ((\HexOut[1]~DUPLICATE_q ))) # (HexOut[0] & (HexOut[3] & 
// !\HexOut[1]~DUPLICATE_q )) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!\HexOut[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h1C1C1C1C42424242;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N30
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( \HexOut[1]~DUPLICATE_q  & ( (HexOut[3] & !HexOut[0]) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( (!HexOut[2] & (HexOut[3])) # (HexOut[2] & ((!HexOut[0]))) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!HexOut[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h5C5C5C5C44444444;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HexOut[2] & ( (HexOut[3] & ((!HexOut[0]) # (\HexOut[1]~DUPLICATE_q ))) ) ) # ( !HexOut[2] & ( (!HexOut[0] & (!HexOut[3] $ (\HexOut[1]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[0]),
	.datac(!\HexOut[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h8484848445454545;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N10
dffeas \HexOut[1] (
	.clk(\clk~q ),
	.d(\HexOut~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HexOut[0] & ( (!HexOut[3] $ (!HexOut[2])) # (HexOut[1]) ) ) # ( !HexOut[0] & ( (!HexOut[3]) # (!HexOut[2] $ (HexOut[1])) ) )

	.dataa(!HexOut[3]),
	.datab(gnd),
	.datac(!HexOut[2]),
	.datad(!HexOut[1]),
	.datae(gnd),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hFAAFFAAF5AFF5AFF;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \HexOut~6 (
// Equation(s):
// \HexOut~6_combout  = ( \Selector15~0_combout  & ( (\always7~8_combout  & !wmemval_M[6]) ) ) # ( !\Selector15~0_combout  & ( (!\always7~8_combout ) # (!wmemval_M[6]) ) )

	.dataa(!\always7~8_combout ),
	.datab(gnd),
	.datac(!wmemval_M[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~6 .extended_lut = "off";
defparam \HexOut~6 .lut_mask = 64'hFAFAFAFA50505050;
defparam \HexOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N2
dffeas \HexOut[6] (
	.clk(\clk~q ),
	.d(\HexOut~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \HexOut~5 (
// Equation(s):
// \HexOut~5_combout  = ( wmemval_M[5] & ( \always7~8_combout  ) ) # ( wmemval_M[5] & ( !\always7~8_combout  & ( \Selector16~0_combout  ) ) ) # ( !wmemval_M[5] & ( !\always7~8_combout  & ( \Selector16~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!\always7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~5 .extended_lut = "off";
defparam \HexOut~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \HexOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N22
dffeas \HexOut[5] (
	.clk(\clk~q ),
	.d(\HexOut~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \HexOut~4 (
// Equation(s):
// \HexOut~4_combout  = ( \Selector17~0_combout  & ( (\always7~8_combout  & !wmemval_M[4]) ) ) # ( !\Selector17~0_combout  & ( (!\always7~8_combout ) # (!wmemval_M[4]) ) )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~4 .extended_lut = "off";
defparam \HexOut~4 .lut_mask = 64'hFCFCFCFC30303030;
defparam \HexOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \HexOut[4] (
	.clk(\clk~q ),
	.d(\HexOut~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \HexOut~7 (
// Equation(s):
// \HexOut~7_combout  = ( \Selector14~0_combout  & ( (\always7~8_combout  & !wmemval_M[7]) ) ) # ( !\Selector14~0_combout  & ( (!\always7~8_combout ) # (!wmemval_M[7]) ) )

	.dataa(!\always7~8_combout ),
	.datab(gnd),
	.datac(!wmemval_M[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~7 .extended_lut = "off";
defparam \HexOut~7 .lut_mask = 64'hFAFAFAFA50505050;
defparam \HexOut~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \HexOut[7] (
	.clk(\clk~q ),
	.d(\HexOut~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = (!HexOut[6] & (!HexOut[5] & (!HexOut[4] $ (HexOut[7])))) # (HexOut[6] & (!HexOut[4] & (!HexOut[5] $ (!HexOut[7]))))

	.dataa(!HexOut[6]),
	.datab(!HexOut[5]),
	.datac(!HexOut[4]),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h9048904890489048;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HexOut[4] & ( (!HexOut[6] & ((!HexOut[7]) # (HexOut[5]))) ) ) # ( !HexOut[4] & ( (!HexOut[5] & (!HexOut[6] & HexOut[7])) # (HexOut[5] & ((!HexOut[7]))) ) )

	.dataa(!HexOut[6]),
	.datab(gnd),
	.datac(!HexOut[5]),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h0FA00FA0AA0AAA0A;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HexOut[4] & ( (!HexOut[7] & ((!HexOut[6]))) # (HexOut[7] & (HexOut[5] & HexOut[6])) ) ) # ( !HexOut[4] & ( (HexOut[5] & (!HexOut[7] & !HexOut[6])) ) )

	.dataa(gnd),
	.datab(!HexOut[5]),
	.datac(!HexOut[7]),
	.datad(!HexOut[6]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h30003000F003F003;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HexOut[4] & ( (!HexOut[6] & (!HexOut[5] & HexOut[7])) # (HexOut[6] & (HexOut[5] & !HexOut[7])) ) ) # ( !HexOut[4] & ( (!HexOut[6] & (HexOut[5])) # (HexOut[6] & (!HexOut[5] & HexOut[7])) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[5]),
	.datac(gnd),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h2266226611881188;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HexOut[4] & ( (!HexOut[5] & (HexOut[7] & !HexOut[6])) ) ) # ( !HexOut[4] & ( ((!HexOut[5] & HexOut[6])) # (HexOut[7]) ) )

	.dataa(gnd),
	.datab(!HexOut[5]),
	.datac(!HexOut[7]),
	.datad(!HexOut[6]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h0FCF0FCF0C000C00;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HexOut[4] & ( (HexOut[6] & (HexOut[5] & HexOut[7])) ) ) # ( !HexOut[4] & ( !HexOut[7] $ (((HexOut[5]) # (HexOut[6]))) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[5]),
	.datac(gnd),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h8877887700110011;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HexOut[5] & ( ((!HexOut[7]) # (HexOut[6])) # (HexOut[4]) ) ) # ( !HexOut[5] & ( (!HexOut[6] & ((!HexOut[4]) # (HexOut[7]))) # (HexOut[6] & ((!HexOut[7]))) ) )

	.dataa(!HexOut[4]),
	.datab(gnd),
	.datac(!HexOut[6]),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hAFF0AFF0FF5FFF5F;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \HexOut~10 (
// Equation(s):
// \HexOut~10_combout  = ( \always7~8_combout  & ( wmemval_M[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~10 .extended_lut = "off";
defparam \HexOut~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \HexOut~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \HexOut[10] (
	.clk(\clk~q ),
	.d(\HexOut~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \HexOut~9 (
// Equation(s):
// \HexOut~9_combout  = ( \always7~8_combout  & ( !wmemval_M[9] ) ) # ( !\always7~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~9 .extended_lut = "off";
defparam \HexOut~9 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \HexOut~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \HexOut[9] (
	.clk(\clk~q ),
	.d(\HexOut~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \HexOut~11 (
// Equation(s):
// \HexOut~11_combout  = ( !wmemval_M[11] & ( \always7~8_combout  ) ) # ( wmemval_M[11] & ( !\always7~8_combout  ) ) # ( !wmemval_M[11] & ( !\always7~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[11]),
	.dataf(!\always7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~11 .extended_lut = "off";
defparam \HexOut~11 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \HexOut~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \HexOut[11] (
	.clk(\clk~q ),
	.d(\HexOut~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \HexOut~8 (
// Equation(s):
// \HexOut~8_combout  = ( wmemval_M[8] & ( \always7~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[8]),
	.dataf(!\always7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~8 .extended_lut = "off";
defparam \HexOut~8 .lut_mask = 64'h000000000000FFFF;
defparam \HexOut~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N14
dffeas \HexOut[8] (
	.clk(\clk~q ),
	.d(\HexOut~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HexOut[8] & ( (!HexOut[10] & (!HexOut[9] $ (HexOut[11]))) # (HexOut[10] & (HexOut[9] & !HexOut[11])) ) ) # ( !HexOut[8] & ( (HexOut[10] & (HexOut[9] & HexOut[11])) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h0101010192929292;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HexOut[8] & ( (!HexOut[9] & ((!HexOut[11]))) # (HexOut[9] & (HexOut[10] & HexOut[11])) ) ) # ( !HexOut[8] & ( (HexOut[10] & ((!HexOut[9]) # (!HexOut[11]))) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h54545454C1C1C1C1;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HexOut[8] & ( (HexOut[10] & (!HexOut[9] & !HexOut[11])) ) ) # ( !HexOut[8] & ( (!HexOut[10] & (!HexOut[9] & HexOut[11])) # (HexOut[10] & ((!HexOut[11]))) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h5858585840404040;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HexOut[8] & ( (!HexOut[10] & (HexOut[9] & HexOut[11])) # (HexOut[10] & (!HexOut[9])) ) ) # ( !HexOut[8] & ( (!HexOut[10] & (!HexOut[9] & !HexOut[11])) # (HexOut[10] & (HexOut[9] & HexOut[11])) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h8181818146464646;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HexOut[9] & ( (!HexOut[10] & (HexOut[8])) # (HexOut[10] & ((HexOut[11]))) ) ) # ( !HexOut[9] & ( (HexOut[8] & HexOut[11]) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[8]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0303030327272727;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HexOut[11] & ( (!HexOut[10] & ((!HexOut[9]) # (HexOut[8]))) # (HexOut[10] & (HexOut[8] & !HexOut[9])) ) ) # ( !HexOut[11] & ( (HexOut[10] & (HexOut[8] & HexOut[9])) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[8]),
	.datac(!HexOut[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h01010101B2B2B2B2;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( HexOut[8] & ( (!HexOut[11]) # (!HexOut[10] $ (HexOut[9])) ) ) # ( !HexOut[8] & ( (!HexOut[9]) # (!HexOut[10] $ (HexOut[11])) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hEDEDEDEDF9F9F9F9;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
cyclonev_lcell_comb \HexOut~15 (
// Equation(s):
// \HexOut~15_combout  = ( !\always7~8_combout  & ( wmemval_M[15] ) ) # ( \always7~8_combout  & ( !wmemval_M[15] ) ) # ( !\always7~8_combout  & ( !wmemval_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~15 .extended_lut = "off";
defparam \HexOut~15 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \HexOut~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N2
dffeas \HexOut[15] (
	.clk(\clk~q ),
	.d(\HexOut~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \HexOut~13 (
// Equation(s):
// \HexOut~13_combout  = ( wmemval_M[13] & ( !\always7~8_combout  ) ) # ( !wmemval_M[13] )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~13 .extended_lut = "off";
defparam \HexOut~13 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \HexOut~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N49
dffeas \HexOut[13] (
	.clk(\clk~q ),
	.d(\HexOut~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N21
cyclonev_lcell_comb \HexOut~14 (
// Equation(s):
// \HexOut~14_combout  = ( \always7~8_combout  & ( !wmemval_M[14] ) ) # ( !\always7~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[14]),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~14 .extended_lut = "off";
defparam \HexOut~14 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \HexOut~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N22
dffeas \HexOut[14] (
	.clk(\clk~q ),
	.d(\HexOut~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N57
cyclonev_lcell_comb \HexOut~12 (
// Equation(s):
// \HexOut~12_combout  = ( \always7~8_combout  & ( wmemval_M[12] ) )

	.dataa(!wmemval_M[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~12 .extended_lut = "off";
defparam \HexOut~12 .lut_mask = 64'h0000555500005555;
defparam \HexOut~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N59
dffeas \HexOut[12] (
	.clk(\clk~q ),
	.d(\HexOut~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HexOut[12] & ( (!HexOut[15] & (!HexOut[13] $ (!HexOut[14]))) # (HexOut[15] & (HexOut[13] & HexOut[14])) ) ) # ( !HexOut[12] & ( (HexOut[15] & (HexOut[13] & !HexOut[14])) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[13]),
	.datac(gnd),
	.datad(!HexOut[14]),
	.datae(!HexOut[12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h1100229911002299;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HexOut[14] & ( (!HexOut[15] & (HexOut[12] & !HexOut[13])) ) ) # ( !HexOut[14] & ( (!HexOut[15] & ((!HexOut[12]) # (!HexOut[13]))) # (HexOut[15] & (!HexOut[12] $ (HexOut[13]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(gnd),
	.datad(!HexOut[13]),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'hEE99EE9922002200;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N39
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HexOut[14] & ( (HexOut[15] & (!HexOut[12] & !HexOut[13])) ) ) # ( !HexOut[14] & ( (!HexOut[15] & ((!HexOut[12]) # (!HexOut[13]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(!HexOut[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'hA8A8A8A840404040;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HexOut[14] & ( (!HexOut[15] & (!HexOut[12] & !HexOut[13])) # (HexOut[15] & (HexOut[12] & HexOut[13])) ) ) # ( !HexOut[14] & ( (!HexOut[12] & (HexOut[15] & HexOut[13])) # (HexOut[12] & ((!HexOut[13]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(gnd),
	.datad(!HexOut[13]),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h3344334488118811;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N45
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HexOut[14] & ( (HexOut[12] & ((HexOut[13]) # (HexOut[15]))) ) ) # ( !HexOut[14] & ( (HexOut[15] & ((HexOut[13]) # (HexOut[12]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(!HexOut[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h1515151513131313;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HexOut[14] & ( (HexOut[15] & ((!HexOut[13]) # (HexOut[12]))) ) ) # ( !HexOut[14] & ( (HexOut[12] & (!HexOut[15] $ (!HexOut[13]))) ) )

	.dataa(gnd),
	.datab(!HexOut[12]),
	.datac(!HexOut[15]),
	.datad(!HexOut[13]),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h033003300F030F03;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N27
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HexOut[14] & ( (!HexOut[15]) # (!HexOut[13]) ) ) # ( !HexOut[14] & ( (!HexOut[15] & ((!HexOut[13]) # (HexOut[12]))) # (HexOut[15] & ((!HexOut[12]) # (HexOut[13]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(!HexOut[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hE7E7E7E7FAFAFAFA;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N9
cyclonev_lcell_comb \HexOut~17 (
// Equation(s):
// \HexOut~17_combout  = ( \always7~8_combout  & ( wmemval_M[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[17]),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~17 .extended_lut = "off";
defparam \HexOut~17 .lut_mask = 64'h00000F0F00000F0F;
defparam \HexOut~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \HexOut[17] (
	.clk(\clk~q ),
	.d(\HexOut~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \HexOut~19 (
// Equation(s):
// \HexOut~19_combout  = ( wmemval_M[19] & ( !\always7~8_combout  ) ) # ( !wmemval_M[19] )

	.dataa(!\always7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~19 .extended_lut = "off";
defparam \HexOut~19 .lut_mask = 64'hFFFFAAAAFFFFAAAA;
defparam \HexOut~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N35
dffeas \HexOut[19] (
	.clk(\clk~q ),
	.d(\HexOut~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \HexOut~18 (
// Equation(s):
// \HexOut~18_combout  = ( wmemval_M[18] & ( !\always7~8_combout  ) ) # ( !wmemval_M[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always7~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~18 .extended_lut = "off";
defparam \HexOut~18 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \HexOut~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \HexOut[18] (
	.clk(\clk~q ),
	.d(\HexOut~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \HexOut~16 (
// Equation(s):
// \HexOut~16_combout  = ( \always7~8_combout  & ( !wmemval_M[16] ) ) # ( !\always7~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[16]),
	.datad(gnd),
	.datae(!\always7~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~16 .extended_lut = "off";
defparam \HexOut~16 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \HexOut~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \HexOut[16] (
	.clk(\clk~q ),
	.d(\HexOut~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( !HexOut[18] & ( HexOut[16] & ( (!HexOut[17] & HexOut[19]) ) ) ) # ( HexOut[18] & ( !HexOut[16] & ( !HexOut[17] $ (!HexOut[19]) ) ) ) # ( !HexOut[18] & ( !HexOut[16] & ( (!HexOut[17] & !HexOut[19]) ) ) )

	.dataa(gnd),
	.datab(!HexOut[17]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!HexOut[18]),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'hC0C03C3C0C0C0000;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( !HexOut[18] & ( HexOut[16] & ( (!HexOut[19]) # (HexOut[17]) ) ) ) # ( HexOut[18] & ( !HexOut[16] & ( (HexOut[17] & !HexOut[19]) ) ) ) # ( !HexOut[18] & ( !HexOut[16] & ( !HexOut[17] $ (!HexOut[19]) ) ) )

	.dataa(gnd),
	.datab(!HexOut[17]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!HexOut[18]),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h3C3C3030F3F30000;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HexOut[18] & ( HexOut[16] & ( (HexOut[17] & HexOut[19]) ) ) ) # ( !HexOut[18] & ( HexOut[16] & ( !HexOut[19] ) ) ) # ( !HexOut[18] & ( !HexOut[16] & ( (HexOut[17] & !HexOut[19]) ) ) )

	.dataa(gnd),
	.datab(!HexOut[17]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!HexOut[18]),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h30300000F0F00303;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HexOut[18] & ( HexOut[16] & ( (HexOut[17] & !HexOut[19]) ) ) ) # ( !HexOut[18] & ( HexOut[16] & ( (!HexOut[17] & HexOut[19]) ) ) ) # ( HexOut[18] & ( !HexOut[16] & ( (!HexOut[17] & HexOut[19]) ) ) ) # ( !HexOut[18] & ( !HexOut[16] 
// & ( HexOut[17] ) ) )

	.dataa(gnd),
	.datab(!HexOut[17]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!HexOut[18]),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h33330C0C0C0C3030;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HexOut[17] & ( (!HexOut[16] & HexOut[19]) ) ) # ( !HexOut[17] & ( (!HexOut[18] & ((HexOut[19]))) # (HexOut[18] & (!HexOut[16])) ) )

	.dataa(!HexOut[18]),
	.datab(!HexOut[16]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h4E4E4E4E0C0C0C0C;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N51
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HexOut[19] & ( (!HexOut[18] & (!HexOut[16] & HexOut[17])) # (HexOut[18] & ((!HexOut[16]) # (HexOut[17]))) ) ) # ( !HexOut[19] & ( (!HexOut[18] & (!HexOut[16] & !HexOut[17])) ) )

	.dataa(!HexOut[18]),
	.datab(!HexOut[16]),
	.datac(!HexOut[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h808080804D4D4D4D;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HexOut[18] & ( HexOut[16] & ( (!HexOut[19]) # (HexOut[17]) ) ) ) # ( !HexOut[18] & ( HexOut[16] & ( (HexOut[19]) # (HexOut[17]) ) ) ) # ( HexOut[18] & ( !HexOut[16] & ( (!HexOut[19]) # (HexOut[17]) ) ) ) # ( !HexOut[18] & ( 
// !HexOut[16] & ( (!HexOut[17]) # (!HexOut[19]) ) ) )

	.dataa(gnd),
	.datab(!HexOut[17]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!HexOut[18]),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFCFCF3F33F3FF3F3;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \HexOut~21 (
// Equation(s):
// \HexOut~21_combout  = (\always7~8_combout  & wmemval_M[21])

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(gnd),
	.datad(!wmemval_M[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~21 .extended_lut = "off";
defparam \HexOut~21 .lut_mask = 64'h0033003300330033;
defparam \HexOut~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N35
dffeas \HexOut[21] (
	.clk(\clk~q ),
	.d(\HexOut~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \HexOut~20 (
// Equation(s):
// \HexOut~20_combout  = ( wmemval_M[20] & ( !\always7~8_combout  ) ) # ( !wmemval_M[20] )

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~20 .extended_lut = "off";
defparam \HexOut~20 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \HexOut~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N32
dffeas \HexOut[20] (
	.clk(\clk~q ),
	.d(\HexOut~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \HexOut~23 (
// Equation(s):
// \HexOut~23_combout  = (!\always7~8_combout ) # (!wmemval_M[23])

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!wmemval_M[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~23 .extended_lut = "off";
defparam \HexOut~23 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \HexOut~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \HexOut[23] (
	.clk(\clk~q ),
	.d(\HexOut~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \HexOut~22 (
// Equation(s):
// \HexOut~22_combout  = (!\always7~8_combout ) # (!wmemval_M[22])

	.dataa(gnd),
	.datab(!\always7~8_combout ),
	.datac(!wmemval_M[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut~22 .extended_lut = "off";
defparam \HexOut~22 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \HexOut~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N20
dffeas \HexOut[22]~DUPLICATE (
	.clk(\clk~q ),
	.d(\HexOut~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( \HexOut[22]~DUPLICATE_q  & ( (!HexOut[20] & (!HexOut[21] $ (!HexOut[23]))) ) ) # ( !\HexOut[22]~DUPLICATE_q  & ( (!HexOut[21] & (!HexOut[20] $ (HexOut[23]))) ) )

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(!HexOut[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h8282828248484848;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N27
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( \HexOut[22]~DUPLICATE_q  & ( (HexOut[21] & (!HexOut[20] & !HexOut[23])) ) ) # ( !\HexOut[22]~DUPLICATE_q  & ( (!HexOut[21] & (!HexOut[20] $ (!HexOut[23]))) # (HexOut[21] & ((!HexOut[23]) # (HexOut[20]))) ) )

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(gnd),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!\HexOut[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h7799779944004400;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N22
dffeas \HexOut[23]~DUPLICATE (
	.clk(\clk~q ),
	.d(\HexOut~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \HexOut[22] (
	.clk(\clk~q ),
	.d(\HexOut~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N34
dffeas \HexOut[21]~DUPLICATE (
	.clk(\clk~q ),
	.d(\HexOut~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N27
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HexOut[20] & ( (!\HexOut[23]~DUPLICATE_q  & (!HexOut[22])) # (\HexOut[23]~DUPLICATE_q  & (HexOut[22] & \HexOut[21]~DUPLICATE_q )) ) ) # ( !HexOut[20] & ( (!\HexOut[23]~DUPLICATE_q  & (!HexOut[22] & \HexOut[21]~DUPLICATE_q )) ) )

	.dataa(!\HexOut[23]~DUPLICATE_q ),
	.datab(!HexOut[22]),
	.datac(!\HexOut[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h0808080889898989;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N57
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HexOut[21] & ( (!\HexOut[22]~DUPLICATE_q  & (!HexOut[20])) # (\HexOut[22]~DUPLICATE_q  & (HexOut[20] & !HexOut[23])) ) ) # ( !HexOut[21] & ( (HexOut[23] & (!\HexOut[22]~DUPLICATE_q  $ (!HexOut[20]))) ) )

	.dataa(!\HexOut[22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[20]),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h005A005AA5A0A5A0;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( \HexOut[22]~DUPLICATE_q  & ( (!HexOut[20] & ((!HexOut[21]) # (HexOut[23]))) ) ) # ( !\HexOut[22]~DUPLICATE_q  & ( (HexOut[23] & ((!HexOut[21]) # (!HexOut[20]))) ) )

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(!HexOut[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0E0E0E0E8C8C8C8C;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N45
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( \HexOut[22]~DUPLICATE_q  & ( (HexOut[23] & ((!HexOut[20]) # (HexOut[21]))) ) ) # ( !\HexOut[22]~DUPLICATE_q  & ( (!HexOut[20] & (!HexOut[21] $ (HexOut[23]))) ) )

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(gnd),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!\HexOut[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h8844884400DD00DD;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HexOut[20] & ( (!\HexOut[23]~DUPLICATE_q  $ (!HexOut[22])) # (\HexOut[21]~DUPLICATE_q ) ) ) # ( !HexOut[20] & ( (!\HexOut[23]~DUPLICATE_q ) # (!HexOut[22] $ (\HexOut[21]~DUPLICATE_q )) ) )

	.dataa(!\HexOut[23]~DUPLICATE_q ),
	.datab(!HexOut[22]),
	.datac(gnd),
	.datad(!\HexOut[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hEEBBEEBB66FF66FF;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
