
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: mult.v
Parsing SystemVerilog input from `mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.
Warning: Replacing memory \pp3 with list of registers. See mult.v:55
Warning: Replacing memory \pp2 with list of registers. See mult.v:35

4.1. Analyzing design hierarchy..
Top module:  \mult

4.2. Analyzing design hierarchy..
Top module:  \mult
Removing unused module `$abstract\mult'.
Removed 1 unused modules.
Renaming module mult to mult.

5. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/hierarchy.dot'.
Dumping module mult to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult

7.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$mult.v:155$55 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:145$53 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:131$51 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:117$45 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:101$39 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:85$32 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:73$28 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:53$15 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:33$6 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:15$5 in module mult.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 43 redundant assignments.
Promoted 2 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\mult.$proc$mult.v:155$55'.
Found async reset \rst in `\mult.$proc$mult.v:145$53'.
Found async reset \rst in `\mult.$proc$mult.v:131$51'.
Found async reset \rst in `\mult.$proc$mult.v:117$45'.
Found async reset \rst in `\mult.$proc$mult.v:101$39'.
Found async reset \rst in `\mult.$proc$mult.v:85$32'.
Found async reset \rst in `\mult.$proc$mult.v:73$28'.
Found async reset \rst in `\mult.$proc$mult.v:53$15'.
Found async reset \rst in `\mult.$proc$mult.v:33$6'.
Found async reset \rst in `\mult.$proc$mult.v:15$5'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mult.$proc$mult.v:155$55'.
     1/1: $0\product[15:0]
Creating decoders for process `\mult.$proc$mult.v:145$53'.
     1/1: $0\sum_9[19:0]
Creating decoders for process `\mult.$proc$mult.v:131$51'.
     1/2: $0\part2_8[19:0]
     2/2: $0\mid_8[19:0]
Creating decoders for process `\mult.$proc$mult.v:117$45'.
     1/3: $0\part2_7[19:0]
     2/3: $0\part1_7[19:0]
     3/3: $0\part0_7[19:0]
Creating decoders for process `\mult.$proc$mult.v:101$39'.
     1/3: $0\part1_6[19:0]
     2/3: $0\part0_6[19:0]
     3/3: $0\save_pp0_6[19:0]
Creating decoders for process `\mult.$proc$mult.v:85$32'.
     1/5: $0\g5_5[7:0]
     2/5: $0\g4_5[7:0]
     3/5: $0\g3_5[7:0]
     4/5: $0\g2_5[7:0]
     5/5: $0\g1_5[7:0]
Creating decoders for process `\mult.$proc$mult.v:73$28'.
     1/2: $0\g2_4[7:0]
     2/2: $0\g1_4[7:0]
Creating decoders for process `\mult.$proc$mult.v:53$15'.
     1/18: $0\pp3[15][3:0]
     2/18: $0\pp3[14][3:0]
     3/18: $0\pp3[13][3:0]
     4/18: $0\pp3[12][3:0]
     5/18: $0\pp3[11][3:0]
     6/18: $0\pp3[10][3:0]
     7/18: $0\pp3[9][3:0]
     8/18: $0\pp3[8][3:0]
     9/18: $1$fordecl_block$3.i[31:0]$19
    10/18: $0\pp3[7][3:0]
    11/18: $0\pp3[6][3:0]
    12/18: $0\pp3[5][3:0]
    13/18: $0\pp3[4][3:0]
    14/18: $0\pp3[3][3:0]
    15/18: $0\pp3[2][3:0]
    16/18: $0\pp3[1][3:0]
    17/18: $0\pp3[0][3:0]
    18/18: $1$fordecl_block$1.i[31:0]$18
Creating decoders for process `\mult.$proc$mult.v:33$6'.
     1/8: $0\pp2[7][3:0]
     2/8: $0\pp2[6][3:0]
     3/8: $0\pp2[5][3:0]
     4/8: $0\pp2[4][3:0]
     5/8: $0\pp2[3][3:0]
     6/8: $0\pp2[2][3:0]
     7/8: $0\pp2[1][3:0]
     8/8: $0\pp2[0][3:0]
Creating decoders for process `\mult.$proc$mult.v:15$5'.
     1/2: $0\b_reg[7:0]
     2/2: $0\a_reg[7:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult.\product' using process `\mult.$proc$mult.v:155$55'.
  created $adff cell `$procdff$58' with positive edge clock and positive level reset.
Creating register for signal `\mult.\sum_9' using process `\mult.$proc$mult.v:145$53'.
  created $adff cell `$procdff$61' with positive edge clock and positive level reset.
Creating register for signal `\mult.\mid_8' using process `\mult.$proc$mult.v:131$51'.
  created $adff cell `$procdff$64' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part2_8' using process `\mult.$proc$mult.v:131$51'.
  created $adff cell `$procdff$67' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part2_7' using process `\mult.$proc$mult.v:117$45'.
  created $adff cell `$procdff$70' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part0_7' using process `\mult.$proc$mult.v:117$45'.
  created $adff cell `$procdff$73' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part1_7' using process `\mult.$proc$mult.v:117$45'.
  created $adff cell `$procdff$76' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part0_6' using process `\mult.$proc$mult.v:101$39'.
  created $adff cell `$procdff$79' with positive edge clock and positive level reset.
Creating register for signal `\mult.\part1_6' using process `\mult.$proc$mult.v:101$39'.
  created $adff cell `$procdff$82' with positive edge clock and positive level reset.
Creating register for signal `\mult.\save_pp0_6' using process `\mult.$proc$mult.v:101$39'.
  created $adff cell `$procdff$85' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g1_5' using process `\mult.$proc$mult.v:85$32'.
  created $adff cell `$procdff$88' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g2_5' using process `\mult.$proc$mult.v:85$32'.
  created $adff cell `$procdff$91' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g3_5' using process `\mult.$proc$mult.v:85$32'.
  created $adff cell `$procdff$94' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g4_5' using process `\mult.$proc$mult.v:85$32'.
  created $adff cell `$procdff$97' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g5_5' using process `\mult.$proc$mult.v:85$32'.
  created $adff cell `$procdff$100' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g1_4' using process `\mult.$proc$mult.v:73$28'.
  created $adff cell `$procdff$103' with positive edge clock and positive level reset.
Creating register for signal `\mult.\g2_4' using process `\mult.$proc$mult.v:73$28'.
  created $adff cell `$procdff$106' with positive edge clock and positive level reset.
Creating register for signal `\mult.$fordecl_block$1.i' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$109' with positive edge clock and positive level reset.
Creating register for signal `\mult.$fordecl_block$3.i' using process `\mult.$proc$mult.v:53$15'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\mult.\pp3[0]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$117' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[1]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$120' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[2]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$123' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[3]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$126' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[4]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$129' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[5]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$132' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[6]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$135' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[7]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$138' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[8]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$141' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[9]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$144' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[10]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$147' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[11]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$150' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[12]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$153' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[13]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$156' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[14]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$159' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3[15]' using process `\mult.$proc$mult.v:53$15'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[0]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$165' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[1]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$168' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[2]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$171' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[3]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$174' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[4]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$177' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[5]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$180' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[6]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$183' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2[7]' using process `\mult.$proc$mult.v:33$6'.
  created $adff cell `$procdff$186' with positive edge clock and positive level reset.
Creating register for signal `\mult.\a_reg' using process `\mult.$proc$mult.v:15$5'.
  created $adff cell `$procdff$189' with positive edge clock and positive level reset.
Creating register for signal `\mult.\b_reg' using process `\mult.$proc$mult.v:15$5'.
  created $adff cell `$procdff$192' with positive edge clock and positive level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mult.$proc$mult.v:155$55'.
Removing empty process `mult.$proc$mult.v:145$53'.
Removing empty process `mult.$proc$mult.v:131$51'.
Removing empty process `mult.$proc$mult.v:117$45'.
Removing empty process `mult.$proc$mult.v:101$39'.
Removing empty process `mult.$proc$mult.v:85$32'.
Removing empty process `mult.$proc$mult.v:73$28'.
Removing empty process `mult.$proc$mult.v:53$15'.
Removing empty process `mult.$proc$mult.v:33$6'.
Removing empty process `mult.$proc$mult.v:15$5'.
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~51 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 4 unused cells and 102 unused wires.
<suppressed ~6 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

32. Executing FSM pass (extract and optimize FSM).

32.1. Executing FSM_DETECT pass (finding FSMs in design).

32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

33. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

38. Executing OPT_DFF pass (perform DFF optimizations).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

41. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 8) from port A of cell mult.$add$mult.v:76$29 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:76$29 ($add).
Removed top 3 bits (of 8) from port Y of cell mult.$add$mult.v:76$29 ($add).
Removed top 4 bits (of 8) from port A of cell mult.$add$mult.v:77$30 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:77$30 ($add).
Removed top 3 bits (of 8) from port Y of cell mult.$add$mult.v:77$30 ($add).
Removed top 3 bits (of 8) from port A of cell mult.$add$mult.v:77$31 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:77$31 ($add).
Removed top 2 bits (of 8) from port Y of cell mult.$add$mult.v:77$31 ($add).
Removed top 4 bits (of 8) from port A of cell mult.$add$mult.v:91$33 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:91$33 ($add).
Removed top 3 bits (of 8) from port Y of cell mult.$add$mult.v:91$33 ($add).
Removed top 3 bits (of 8) from port A of cell mult.$add$mult.v:91$34 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:91$34 ($add).
Removed top 2 bits (of 8) from port Y of cell mult.$add$mult.v:91$34 ($add).
Removed top 2 bits (of 8) from port A of cell mult.$add$mult.v:91$35 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:91$35 ($add).
Removed top 1 bits (of 8) from port Y of cell mult.$add$mult.v:91$35 ($add).
Removed top 4 bits (of 8) from port A of cell mult.$add$mult.v:92$36 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:92$36 ($add).
Removed top 3 bits (of 8) from port Y of cell mult.$add$mult.v:92$36 ($add).
Removed top 3 bits (of 8) from port A of cell mult.$add$mult.v:92$37 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:92$37 ($add).
Removed top 2 bits (of 8) from port Y of cell mult.$add$mult.v:92$37 ($add).
Removed top 4 bits (of 8) from port A of cell mult.$add$mult.v:93$38 ($add).
Removed top 4 bits (of 8) from port B of cell mult.$add$mult.v:93$38 ($add).
Removed top 3 bits (of 8) from port Y of cell mult.$add$mult.v:93$38 ($add).
Removed top 16 bits (of 20) from port A of cell mult.$add$mult.v:108$41 ($add).
Removed top 10 bits (of 20) from port B of cell mult.$add$mult.v:108$41 ($add).
Removed top 9 bits (of 20) from port Y of cell mult.$add$mult.v:108$41 ($add).
Removed top 8 bits (of 20) from port A of cell mult.$add$mult.v:109$44 ($add).
Removed top 6 bits (of 20) from port B of cell mult.$add$mult.v:109$44 ($add).
Removed top 5 bits (of 20) from port Y of cell mult.$add$mult.v:109$44 ($add).
Removed top 4 bits (of 20) from port A of cell mult.$add$mult.v:123$48 ($add).
Removed top 2 bits (of 20) from port B of cell mult.$add$mult.v:123$48 ($add).
Removed top 1 bits (of 20) from port Y of cell mult.$add$mult.v:123$48 ($add).
Removed top 1 bits (of 20) from port A of cell mult.$add$mult.v:123$50 ($add).
Removed top 4 bits (of 20) from port B of cell mult.$add$mult.v:123$50 ($add).
Removed top 4 bits (of 20) from FF cell mult.$procdff$61 ($adff).
Removed top 9 bits (of 20) from FF cell mult.$procdff$79 ($adff).
Removed top 5 bits (of 20) from FF cell mult.$procdff$82 ($adff).
Removed top 1 bits (of 8) from FF cell mult.$procdff$94 ($adff).
Removed top 2 bits (of 8) from FF cell mult.$procdff$97 ($adff).
Removed top 3 bits (of 8) from FF cell mult.$procdff$100 ($adff).
Removed top 3 bits (of 8) from FF cell mult.$procdff$103 ($adff).
Removed top 2 bits (of 8) from FF cell mult.$procdff$106 ($adff).
Removed top 1 bits (of 14) from port B of cell mult.$add$mult.v:109$44 ($add).
Removed top 1 bits (of 15) from port Y of cell mult.$add$mult.v:109$44 ($add).
Removed top 2 bits (of 16) from port A of cell mult.$add$mult.v:123$48 ($add).
Removed top 3 bits (of 18) from port B of cell mult.$add$mult.v:123$48 ($add).
Removed top 3 bits (of 19) from port Y of cell mult.$add$mult.v:123$48 ($add).
Removed top 4 bits (of 20) from port Y of cell mult.$add$mult.v:149$54 ($add).
Removed top 4 bits (of 20) from port A of cell mult.$add$mult.v:149$54 ($add).
Removed top 4 bits (of 20) from port B of cell mult.$add$mult.v:149$54 ($add).
Removed top 9 bits (of 20) from FF cell mult.$procdff$73 ($adff).
Removed top 5 bits (of 20) from FF cell mult.$procdff$76 ($adff).
Removed top 1 bits (of 15) from FF cell mult.$procdff$82 ($adff).
Removed top 3 bits (of 8) from FF cell mult.$procdff$88 ($adff).
Removed top 2 bits (of 8) from FF cell mult.$procdff$91 ($adff).
Removed top 3 bits (of 10) from port B of cell mult.$add$mult.v:108$41 ($add).
Removed top 3 bits (of 11) from port Y of cell mult.$add$mult.v:108$41 ($add).
Removed top 2 bits (of 12) from port A of cell mult.$add$mult.v:109$44 ($add).
Removed top 9 bits (of 20) from port A of cell mult.$add$mult.v:136$52 ($add).
Removed top 5 bits (of 20) from port B of cell mult.$add$mult.v:136$52 ($add).
Removed top 4 bits (of 20) from port Y of cell mult.$add$mult.v:136$52 ($add).
Removed top 4 bits (of 20) from FF cell mult.$procdff$64 ($adff).
Removed top 4 bits (of 20) from FF cell mult.$procdff$67 ($adff).
Removed top 1 bits (of 15) from FF cell mult.$procdff$76 ($adff).
Removed top 3 bits (of 11) from FF cell mult.$procdff$79 ($adff).
Removed top 1 bits (of 15) from port B of cell mult.$add$mult.v:136$52 ($add).
Removed top 1 bits (of 16) from port Y of cell mult.$add$mult.v:136$52 ($add).
Removed top 1 bits (of 16) from FF cell mult.$procdff$64 ($adff).
Removed top 4 bits (of 20) from FF cell mult.$procdff$70 ($adff).
Removed top 3 bits (of 11) from FF cell mult.$procdff$73 ($adff).
Removed top 3 bits (of 19) from port A of cell mult.$add$mult.v:123$50 ($add).
Removed top 4 bits (of 20) from port Y of cell mult.$add$mult.v:123$50 ($add).
Removed top 3 bits (of 11) from port A of cell mult.$add$mult.v:136$52 ($add).
Removed top 1 bits (of 16) from port A of cell mult.$add$mult.v:149$54 ($add).
Removed top 3 bits (of 8) from wire mult.$0\g1_4[7:0].
Removed top 2 bits (of 8) from wire mult.$0\g2_4[7:0].
Removed top 5 bits (of 20) from wire mult.$0\mid_8[19:0].
Removed top 6 bits (of 20) from wire mult.$0\part1_6[19:0].
Removed top 3 bits (of 8) from wire mult.g1_4.
Removed top 3 bits (of 8) from wire mult.g1_5.
Removed top 2 bits (of 8) from wire mult.g2_4.
Removed top 3 bits (of 8) from wire mult.g5_5.

42. Executing PEEPOPT pass (run peephole optimizers).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

44. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult:
  creating $macc model for $add$mult.v:108$41 ($add).
  creating $macc model for $add$mult.v:109$44 ($add).
  creating $macc model for $add$mult.v:123$48 ($add).
  creating $macc model for $add$mult.v:123$50 ($add).
  creating $macc model for $add$mult.v:136$52 ($add).
  creating $macc model for $add$mult.v:149$54 ($add).
  creating $macc model for $add$mult.v:76$29 ($add).
  creating $macc model for $add$mult.v:77$30 ($add).
  creating $macc model for $add$mult.v:77$31 ($add).
  creating $macc model for $add$mult.v:91$33 ($add).
  creating $macc model for $add$mult.v:91$34 ($add).
  creating $macc model for $add$mult.v:91$35 ($add).
  creating $macc model for $add$mult.v:92$36 ($add).
  creating $macc model for $add$mult.v:92$37 ($add).
  creating $macc model for $add$mult.v:93$38 ($add).
  creating $macc model for $mul$mult.v:38$7 ($mul).
  creating $macc model for $mul$mult.v:39$8 ($mul).
  creating $macc model for $mul$mult.v:40$9 ($mul).
  creating $macc model for $mul$mult.v:41$10 ($mul).
  creating $macc model for $mul$mult.v:42$11 ($mul).
  creating $macc model for $mul$mult.v:43$12 ($mul).
  creating $macc model for $mul$mult.v:44$13 ($mul).
  creating $macc model for $mul$mult.v:45$14 ($mul).
  creating $macc model for $mul$mult.v:58$20 ($mul).
  creating $macc model for $mul$mult.v:59$21 ($mul).
  creating $macc model for $mul$mult.v:60$22 ($mul).
  creating $macc model for $mul$mult.v:61$23 ($mul).
  creating $macc model for $mul$mult.v:62$24 ($mul).
  creating $macc model for $mul$mult.v:63$25 ($mul).
  creating $macc model for $mul$mult.v:64$26 ($mul).
  creating $macc model for $mul$mult.v:65$27 ($mul).
  merging $macc model for $add$mult.v:92$36 into $add$mult.v:92$37.
  merging $macc model for $add$mult.v:91$34 into $add$mult.v:91$35.
  merging $macc model for $add$mult.v:91$33 into $add$mult.v:91$35.
  merging $macc model for $add$mult.v:77$30 into $add$mult.v:77$31.
  merging $macc model for $add$mult.v:123$48 into $add$mult.v:123$50.
  creating $alu model for $macc $add$mult.v:93$38.
  creating $alu model for $macc $add$mult.v:76$29.
  creating $alu model for $macc $add$mult.v:149$54.
  creating $alu model for $macc $add$mult.v:136$52.
  creating $alu model for $macc $add$mult.v:109$44.
  creating $alu model for $macc $add$mult.v:108$41.
  creating $macc cell for $mul$mult.v:42$11: $auto$alumacc.cc:365:replace_macc$201
  creating $macc cell for $mul$mult.v:41$10: $auto$alumacc.cc:365:replace_macc$202
  creating $macc cell for $mul$mult.v:40$9: $auto$alumacc.cc:365:replace_macc$203
  creating $macc cell for $mul$mult.v:39$8: $auto$alumacc.cc:365:replace_macc$204
  creating $macc cell for $mul$mult.v:38$7: $auto$alumacc.cc:365:replace_macc$205
  creating $macc cell for $mul$mult.v:43$12: $auto$alumacc.cc:365:replace_macc$206
  creating $macc cell for $add$mult.v:92$37: $auto$alumacc.cc:365:replace_macc$207
  creating $macc cell for $mul$mult.v:61$23: $auto$alumacc.cc:365:replace_macc$208
  creating $macc cell for $add$mult.v:91$35: $auto$alumacc.cc:365:replace_macc$209
  creating $macc cell for $mul$mult.v:62$24: $auto$alumacc.cc:365:replace_macc$210
  creating $macc cell for $mul$mult.v:63$25: $auto$alumacc.cc:365:replace_macc$211
  creating $macc cell for $add$mult.v:77$31: $auto$alumacc.cc:365:replace_macc$212
  creating $macc cell for $mul$mult.v:64$26: $auto$alumacc.cc:365:replace_macc$213
  creating $macc cell for $mul$mult.v:44$13: $auto$alumacc.cc:365:replace_macc$214
  creating $macc cell for $mul$mult.v:45$14: $auto$alumacc.cc:365:replace_macc$215
  creating $macc cell for $mul$mult.v:58$20: $auto$alumacc.cc:365:replace_macc$216
  creating $macc cell for $add$mult.v:123$50: $auto$alumacc.cc:365:replace_macc$217
  creating $macc cell for $mul$mult.v:65$27: $auto$alumacc.cc:365:replace_macc$218
  creating $macc cell for $mul$mult.v:59$21: $auto$alumacc.cc:365:replace_macc$219
  creating $macc cell for $mul$mult.v:60$22: $auto$alumacc.cc:365:replace_macc$220
  creating $alu cell for $add$mult.v:108$41: $auto$alumacc.cc:485:replace_alu$221
  creating $alu cell for $add$mult.v:109$44: $auto$alumacc.cc:485:replace_alu$224
  creating $alu cell for $add$mult.v:136$52: $auto$alumacc.cc:485:replace_alu$227
  creating $alu cell for $add$mult.v:149$54: $auto$alumacc.cc:485:replace_alu$230
  creating $alu cell for $add$mult.v:76$29: $auto$alumacc.cc:485:replace_alu$233
  creating $alu cell for $add$mult.v:93$38: $auto$alumacc.cc:485:replace_alu$236
  created 6 $alu and 20 $macc cells.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

54. Rerunning OPT passes. (Maybe there is more to do…)

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

61. Executing MEMORY pass.

61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~13 debug messages>

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

67. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

73. Executing OPT_SHARE pass.

74. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$82 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$82 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$82 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$82 ($adff) from module mult.

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

77. Rerunning OPT passes. (Maybe there is more to do…)

78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

81. Executing OPT_SHARE pass.

82. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$76 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$76 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$76 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$76 ($adff) from module mult.

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~1 debug messages>

85. Rerunning OPT passes. (Maybe there is more to do…)

86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

89. Executing OPT_SHARE pass.

90. Executing OPT_DFF pass (perform DFF optimizations).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

93. Executing TECHMAP pass (map to technology primitives).

93.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

93.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \a_reg [3:2] * \b_reg [3:2] (2x2 bits, unsigned)
  add \a_reg [1:0] * \b_reg [1:0] (2x2 bits, unsigned)
  add \a_reg [1:0] * \b_reg [3:2] (2x2 bits, unsigned)
  add \a_reg [1:0] * \b_reg [5:4] (2x2 bits, unsigned)
  add \a_reg [1:0] * \b_reg [7:6] (2x2 bits, unsigned)
  add \pp3[7] (4 bits, unsigned)
  add \pp3[13] (4 bits, unsigned)
  add \pp3[10] (4 bits, unsigned)
  add \a_reg [3:2] * \b_reg [7:6] (2x2 bits, unsigned)
  add \a_reg [5:4] * \b_reg [1:0] (2x2 bits, unsigned)
  add { \g4_5 [5:0] 8'00000000 } (14 bits, unsigned)
  add { \pp3[15] 12'000000000000 } (16 bits, unsigned)
  add { \g5_5 10'0000000000 } (15 bits, unsigned)
  add \a_reg [5:4] * \b_reg [5:4] (2x2 bits, unsigned)
Using template $paramod$fb7f6c42d84fe8fae89a359df55310f1e494c563\_90_alu for cells of type $alu.
  add \pp3[3] (4 bits, unsigned)
  add \pp3[12] (4 bits, unsigned)
  add \pp3[9] (4 bits, unsigned)
  add \pp3[6] (4 bits, unsigned)
  add \a_reg [7:6] * \b_reg [3:2] (2x2 bits, unsigned)
  add \pp3[2] (4 bits, unsigned)
  add \pp3[8] (4 bits, unsigned)
  add \pp3[5] (4 bits, unsigned)
  add \a_reg [3:2] * \b_reg [5:4] (2x2 bits, unsigned)
  add \a_reg [5:4] * \b_reg [3:2] (2x2 bits, unsigned)
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
  add \a_reg [7:6] * \b_reg [5:4] (2x2 bits, unsigned)
  add \a_reg [7:6] * \b_reg [1:0] (2x2 bits, unsigned)
  add \a_reg [5:4] * \b_reg [7:6] (2x2 bits, unsigned)
Using template $paramod$9b068a3f4468c7b15193a17d454654d1b2560530\_90_alu for cells of type $alu.
Using template $paramod$bc746c71bc3dbd0becaa59ea5bf4ec0ce599d225\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
  add \a_reg [7:6] * \b_reg [7:6] (2x2 bits, unsigned)
Using template $paramod$c8f9642fe0e0f4527ea400b1bd678c474f53d556\_90_alu for cells of type $alu.
  add \a_reg [3:2] * \b_reg [1:0] (2x2 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
No more expansions possible.
<suppressed ~1898 debug messages>

94. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~871 debug messages>

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

96. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$574 ($_DFF_PP0_) from module mult.

97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 111 unused cells and 940 unused wires.
<suppressed ~112 debug messages>

98. Rerunning OPT passes (Removed registers in this run.)

99. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~2 debug messages>

100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

101. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$490 ($_DFF_PP0_) from module mult.

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

103. Rerunning OPT passes (Removed registers in this run.)

104. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~52 debug messages>

105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

106. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$608 ($_DFF_PP0_) from module mult.

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 6 unused cells and 26 unused wires.
<suppressed ~7 debug messages>

108. Rerunning OPT passes (Removed registers in this run.)

109. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~3 debug messages>

110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

111. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$550 ($_DFF_PP0_) from module mult.

112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

113. Rerunning OPT passes (Removed registers in this run.)

114. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~3 debug messages>

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

116. Executing OPT_DFF pass (perform DFF optimizations).

117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

118. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

120. Executing OPT_DFF pass (perform DFF optimizations).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

122. Executing ABC pass (technology mapping using ABC).

122.1. Extracting gate netlist of module `\mult' to `<abc-temp-dir>/input.blif'..
Extracted 445 gates and 574 wires to a netlist network with 129 inputs and 129 outputs.

122.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

122.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       30
ABC RESULTS:                OR cells:       27
ABC RESULTS:              XNOR cells:       59
ABC RESULTS:               AND cells:      117
ABC RESULTS:               NOR cells:       31
ABC RESULTS:            ANDNOT cells:       86
ABC RESULTS:               XOR cells:       93
ABC RESULTS:        internal signals:      316
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:      129
Removing temp directory.

123. Executing OPT pass (performing simple optimizations).

123.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

123.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

123.3. Executing OPT_DFF pass (perform DFF optimizations).

123.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 370 unused wires.
<suppressed ~1 debug messages>

123.5. Finished fast OPT passes.

124. Executing HIERARCHY pass (managing design hierarchy).

124.1. Analyzing design hierarchy..
Top module:  \mult

124.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

125. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

126. Printing statistics.

=== mult ===

   Number of wires:                467
   Number of wire bits:           1187
   Number of public wires:          54
   Number of public wire bits:     367
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                693
     $_ANDNOT_                      86
     $_AND_                        117
     $_DFF_PP0_                    247
     $_NAND_                        30
     $_NOR_                         31
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                          27
     $_XNOR_                        59
     $_XOR_                         93

127. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult to page 1.

128. Executing OPT pass (performing simple optimizations).

128.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

128.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

128.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

128.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

128.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

128.6. Executing OPT_DFF pass (perform DFF optimizations).

128.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

128.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

128.9. Finished OPT passes. (There is nothing left to do.)

129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         465,
         "num_wire_bits":     1171,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         693,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_DFF_PP0_": 247,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93
         }
      }
   },
      "design": {
         "num_wires":         465,
         "num_wire_bits":     1171,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         693,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_DFF_PP0_": 247,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93
         }
      }
}

130. Printing statistics.

=== mult ===

   Number of wires:                465
   Number of wire bits:           1171
   Number of public wires:          52
   Number of public wire bits:     351
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                693
     $_ANDNOT_                      86
     $_AND_                        117
     $_DFF_PP0_                    247
     $_NAND_                        30
     $_NOR_                         31
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                          27
     $_XNOR_                        59
     $_XOR_                         93

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

131. Executing TECHMAP pass (map to technology primitives).

131.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

131.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

132. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

133. Executing TECHMAP pass (map to technology primitives).

133.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

134. Executing SIMPLEMAP pass (map simple cells to gate primitives).

135. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

135.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult':
  mapped 247 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         712,
         "num_wire_bits":     1418,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         940,
         "area":              6489.974400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 248,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93,
            "sky130_fd_sc_hd__dfrtp_2": 247
         }
      }
   },
      "design": {
         "num_wires":         712,
         "num_wire_bits":     1418,
         "num_pub_wires":     52,
         "num_pub_wire_bits": 351,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         940,
         "area":              6489.974400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 117,
            "$_NAND_": 30,
            "$_NOR_": 31,
            "$_NOT_": 248,
            "$_ORNOT_": 2,
            "$_OR_": 27,
            "$_XNOR_": 59,
            "$_XOR_": 93,
            "sky130_fd_sc_hd__dfrtp_2": 247
         }
      }
}

136. Printing statistics.

=== mult ===

   Number of wires:                712
   Number of wire bits:           1418
   Number of public wires:          52
   Number of public wire bits:     351
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                940
     $_ANDNOT_                      86
     $_AND_                        117
     $_NAND_                        30
     $_NOR_                         31
     $_NOT_                        248
     $_ORNOT_                        2
     $_OR_                          27
     $_XNOR_                        59
     $_XOR_                         93
     sky130_fd_sc_hd__dfrtp_2      247

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

   Chip area for module '\mult': 6489.974400
     of which used for sequential elements: 6489.974400 (100.00%)

[INFO] Using generated ABC script '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/AREA_0.abc'…

137. Executing ABC pass (technology mapping using ABC).

137.1. Extracting gate netlist of module `\mult' to `/tmp/yosys-abc-TanIeN/input.blif'..
Extracted 693 gates and 823 wires to a netlist network with 130 inputs and 376 outputs.

137.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-TanIeN/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-TanIeN/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-TanIeN/input.blif 
ABC: + read_lib -w /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    639 ( 40.5 %)   Cap = 22.2 ff (  5.1 %)   Area =     4402.97 ( 59.5 %)   Delay =  2454.54 ps  (  1.6 %)               
ABC: Path  0 --      86 : 0    2 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   6.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     727 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df = 298.3 -195.1 ps  S =  72.4 ps  Cin =  1.5 ff  Cout =   9.1 ff  Cmax = 299.4 ff  G =  601  
ABC: Path  2 --     728 : 3    1 sky130_fd_sc_hd__and3_2  A =   7.51  Df = 504.6 -239.8 ps  S =  36.9 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 309.5 ff  G =  100  
ABC: Path  3 --     730 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df = 801.7 -266.5 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 299.4 ff  G =  401  
ABC: Path  4 --     731 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1106.3 -449.1 ps  S =  75.2 ps  Cin =  1.5 ff  Cout =  10.1 ff  Cmax = 299.4 ff  G =  670  
ABC: Path  5 --     750 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1441.4 -536.3 ps  S =  79.5 ps  Cin =  1.5 ff  Cout =  11.7 ff  Cmax = 299.4 ff  G =  774  
ABC: Path  6 --     763 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =1887.2 -629.9 ps  S =  73.5 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  154  
ABC: Path  7 --     765 : 4    2 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =2056.4 -591.7 ps  S =  99.9 ps  Cin =  2.4 ff  Cout =  13.6 ff  Cmax = 268.3 ff  G =  552  
ABC: Path  8 --     771 : 2    1 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =2454.5 -742.5 ps  S = 453.8 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi85 (\pp3[6] [0]).  End-point = po57 ($auto$maccmap.cc:240:synth$407.Y [4]).
ABC: netlist                       : i/o =  130/  376  lat =    0  nd =   639  edge =   1173  area =4403.12  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-TanIeN/output.blif 

137.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      259
ABC RESULTS:        internal signals:      317
ABC RESULTS:           input signals:      130
ABC RESULTS:          output signals:      376
Removing temp directory.

138. Executing SETUNDEF pass (replace undef values with defined constants).

139. Executing HILOMAP pass (mapping to constant drivers).

140. Executing SPLITNETS pass (splitting up multi-bit signals).

141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 210 unused cells and 1493 unused wires.
<suppressed ~297 debug messages>

142. Executing INSBUF pass (insert buffer cells for connected wires).

143. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/tmp/85f2e0fb25164d3eb5feda964a987d82.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         875,
         "num_wire_bits":     904,
         "num_pub_wires":     236,
         "num_pub_wire_bits": 265,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         886,
         "area":              10892.947200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 4,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 18,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a22oi_2": 9,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__and2_2": 51,
            "sky130_fd_sc_hd__and2b_2": 13,
            "sky130_fd_sc_hd__and3_2": 15,
            "sky130_fd_sc_hd__and3b_2": 9,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 247,
            "sky130_fd_sc_hd__inv_2": 259,
            "sky130_fd_sc_hd__nand2_2": 41,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 72,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 5,
            "sky130_fd_sc_hd__o21a_2": 13,
            "sky130_fd_sc_hd__o21ai_2": 6,
            "sky130_fd_sc_hd__o21ba_2": 4,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__or2_2": 27,
            "sky130_fd_sc_hd__or3_2": 5,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 35,
            "sky130_fd_sc_hd__xor2_2": 22
         }
      }
   },
      "design": {
         "num_wires":         875,
         "num_wire_bits":     904,
         "num_pub_wires":     236,
         "num_pub_wire_bits": 265,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         886,
         "area":              10892.947200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 4,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 18,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a22oi_2": 9,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__and2_2": 51,
            "sky130_fd_sc_hd__and2b_2": 13,
            "sky130_fd_sc_hd__and3_2": 15,
            "sky130_fd_sc_hd__and3b_2": 9,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 247,
            "sky130_fd_sc_hd__inv_2": 259,
            "sky130_fd_sc_hd__nand2_2": 41,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 72,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 5,
            "sky130_fd_sc_hd__o21a_2": 13,
            "sky130_fd_sc_hd__o21ai_2": 6,
            "sky130_fd_sc_hd__o21ba_2": 4,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__or2_2": 27,
            "sky130_fd_sc_hd__or3_2": 5,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 35,
            "sky130_fd_sc_hd__xor2_2": 22
         }
      }
}

144. Printing statistics.

=== mult ===

   Number of wires:                875
   Number of wire bits:            904
   Number of public wires:         236
   Number of public wire bits:     265
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                886
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2       18
     sky130_fd_sc_hd__a22o_2         9
     sky130_fd_sc_hd__a22oi_2        9
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__and2_2        51
     sky130_fd_sc_hd__and2b_2       13
     sky130_fd_sc_hd__and3_2        15
     sky130_fd_sc_hd__and3b_2        9
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__dfrtp_2      247
     sky130_fd_sc_hd__inv_2        259
     sky130_fd_sc_hd__nand2_2       41
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        72
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        5
     sky130_fd_sc_hd__o21a_2        13
     sky130_fd_sc_hd__o21ai_2        6
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2         27
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__xnor2_2       35
     sky130_fd_sc_hd__xor2_2        22

   Chip area for module '\mult': 10892.947200
     of which used for sequential elements: 6489.974400 (59.58%)

145. Executing Verilog backend.
Dumping module `\mult'.

146. Executing JSON backend.
