Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 25 23:35:03 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: fpgaClk (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: tubeModule/divClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.601        0.000                      0                 2608        0.317        0.000                      0                 2608        2.633        0.000                       0                  1174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clock/clkGenerator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk                {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk                {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clkGenerator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk                      2.601        0.000                      0                 2608        0.317        0.000                      0                 2608       21.239        0.000                       0                  1170  
  clkfbout_cpuclk                                                                                                                                                                  2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clkGenerator/inst/clk_in1
  To Clock:  clock/clkGenerator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clkGenerator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clkGenerator/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.943ns  (logic 5.873ns (31.003%)  route 13.070ns (68.997%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.217    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.551 r  iFetch/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.551    iFetch/pc_reg[31]_i_1_n_6
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y36         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 5.852ns (30.926%)  route 13.070ns (69.074%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.217    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.530 r  iFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.530    iFetch/pc_reg[31]_i_1_n_4
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y36         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.848ns  (logic 5.778ns (30.655%)  route 13.070ns (69.345%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.217    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.456 r  iFetch/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.456    iFetch/pc_reg[31]_i_1_n_5
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y36         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.456    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.832ns  (logic 5.762ns (30.596%)  route 13.070ns (69.404%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.217    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.440 r  iFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.440    iFetch/pc_reg[31]_i_1_n_7
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y36         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.829ns  (logic 5.759ns (30.585%)  route 13.070ns (69.415%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.437 r  iFetch/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.437    iFetch/pc_reg[27]_i_1_n_6
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.437    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.808ns  (logic 5.738ns (30.508%)  route 13.070ns (69.492%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.416 r  iFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.416    iFetch/pc_reg[27]_i_1_n_4
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.734ns  (logic 5.664ns (30.233%)  route 13.070ns (69.767%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.342 r  iFetch/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.342    iFetch/pc_reg[27]_i_1_n_5
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.342    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.718ns  (logic 5.648ns (30.173%)  route 13.070ns (69.827%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 23.187 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.103    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.326 r  iFetch/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.326    iFetch/pc_reg[27]_i_1_n_7
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.447    23.187    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.262    
                         clock uncertainty           -0.175    23.087    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.065    23.152    iFetch/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         23.152    
                         arrival time                         -20.326    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.715ns  (logic 5.645ns (30.162%)  route 13.070ns (69.838%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 23.186 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.323 r  iFetch/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.323    iFetch/pc_reg[23]_i_1_n_6
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.446    23.186    iFetch/CLK
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.261    
                         clock uncertainty           -0.175    23.086    
    SLICE_X51Y34         FDCE (Setup_fdce_C_D)        0.065    23.151    iFetch/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         23.151    
                         arrival time                         -20.323    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 5.624ns (30.084%)  route 13.070ns (69.916%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 23.186 - 21.739 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.608     1.608    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.062 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.561     5.622    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=261, routed)         1.462     7.209    decoder/douta[6]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.333 f  decoder/udram_i_525/O
                         net (fo=1, routed)           0.000     7.333    decoder/udram_i_525_n_0
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     7.547 f  decoder/udram_i_207/O
                         net (fo=2, routed)           1.096     8.643    decoder/udram_i_207_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.297     8.940 r  decoder/udram_i_667/O
                         net (fo=1, routed)           1.129    10.069    iFetch/registers_reg[19][2]_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.193 r  iFetch/udram_i_580/O
                         net (fo=84, routed)          1.140    11.333    decoder/registers_reg[19][2]_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  decoder/udram_i_607/O
                         net (fo=3, routed)           0.968    12.425    decoder/udram_i_607_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.549 r  decoder/udram_i_286/O
                         net (fo=2, routed)           0.439    12.988    iFetch/registers_reg[27][1]_39
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.112 f  iFetch/udram_i_82/O
                         net (fo=1, routed)           0.733    13.845    iFetch/udram_i_82_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.969 f  iFetch/udram_i_14/O
                         net (fo=54, routed)          1.263    15.232    iFetch/addra[2]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.356 f  iFetch/registers[31][31]_i_14/O
                         net (fo=6, routed)           1.322    16.678    iFetch/registers[31][31]_i_14_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.802 f  iFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.477    17.278    iFetch/pc[31]_i_23_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.402 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          1.005    18.407    iFetch/pc[31]_i_13_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.531 r  iFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.476    19.007    iFetch/pc[3]_i_5_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.533 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.533    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.647 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.761 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.761    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.875    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.989    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.302 r  iFetch/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.302    iFetch/pc_reg[23]_i_1_n_4
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.446    23.186    iFetch/CLK
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.261    
                         clock uncertainty           -0.175    23.086    
    SLICE_X51Y34         FDCE (Setup_fdce_C_D)        0.065    23.151    iFetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         23.151    
                         arrival time                         -20.302    
  -------------------------------------------------------------------
                         slack                                  2.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.429ns  (logic 0.261ns (60.796%)  route 0.168ns (39.204%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.557    22.296    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.146    22.442 r  iFetch/pc_reg[0]/Q
                         net (fo=7, routed)           0.168    22.610    iFetch/pc[0]
    SLICE_X51Y29         LUT6 (Prop_lut6_I1_O)        0.045    22.655 r  iFetch/pc[3]_i_9/O
                         net (fo=1, routed)           0.000    22.655    iFetch/pc[3]_i_9_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.725 r  iFetch/pc_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.725    iFetch/pc_reg[3]_i_1_n_7
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.826    22.565    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.296    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.112    22.408    iFetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.725    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.436ns  (logic 0.254ns (58.207%)  route 0.182ns (41.793%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  iFetch/pc_reg[31]/Q
                         net (fo=4, routed)           0.182    22.629    iFetch/pc[31]
    SLICE_X51Y36         LUT6 (Prop_lut6_I1_O)        0.045    22.674 r  iFetch/pc[31]_i_6/O
                         net (fo=1, routed)           0.000    22.674    iFetch/pc[31]_i_6_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.737 r  iFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.737    iFetch/pc_reg[31]_i_1_n_4
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X51Y36         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.112    22.413    iFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.737    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.436ns  (logic 0.254ns (58.198%)  route 0.182ns (41.801%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  iFetch/pc_reg[27]/Q
                         net (fo=6, routed)           0.182    22.629    iFetch/pc[27]
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.045    22.674 r  iFetch/pc[27]_i_6/O
                         net (fo=1, routed)           0.000    22.674    iFetch/pc[27]_i_6_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.737 r  iFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.737    iFetch/pc_reg[27]_i_1_n_4
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.112    22.413    iFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.737    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.449ns  (logic 0.254ns (56.624%)  route 0.195ns (43.376%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 22.569 - 21.739 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 22.300 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.561    22.300    iFetch/CLK
    SLICE_X51Y33         FDCE                                         r  iFetch/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDCE (Prop_fdce_C_Q)         0.146    22.446 r  iFetch/pc_reg[19]/Q
                         net (fo=6, routed)           0.195    22.640    iFetch/pc[19]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.045    22.685 r  iFetch/pc[19]_i_6/O
                         net (fo=1, routed)           0.000    22.685    iFetch/pc[19]_i_6_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.748 r  iFetch/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.748    iFetch/pc_reg[19]_i_1_n_4
    SLICE_X51Y33         FDCE                                         r  iFetch/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    22.569    iFetch/CLK
    SLICE_X51Y33         FDCE                                         r  iFetch/pc_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.300    
    SLICE_X51Y33         FDCE (Hold_fdce_C_D)         0.112    22.412    iFetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                        -22.412    
                         arrival time                          22.748    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.449ns  (logic 0.254ns (56.624%)  route 0.195ns (43.376%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 22.570 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  iFetch/pc_reg[23]/Q
                         net (fo=6, routed)           0.195    22.641    iFetch/pc[23]
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.045    22.686 r  iFetch/pc[23]_i_6/O
                         net (fo=1, routed)           0.000    22.686    iFetch/pc[23]_i_6_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.749 r  iFetch/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.749    iFetch/pc_reg[23]_i_1_n_4
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.831    22.570    iFetch/CLK
    SLICE_X51Y34         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.301    
    SLICE_X51Y34         FDCE (Hold_fdce_C_D)         0.112    22.413    iFetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.749    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.344%)  route 0.197ns (43.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.557    22.296    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.146    22.442 r  iFetch/pc_reg[3]/Q
                         net (fo=21, routed)          0.197    22.639    iFetch/pc[3]
    SLICE_X51Y29         LUT6 (Prop_lut6_I1_O)        0.045    22.684 r  iFetch/pc[3]_i_6/O
                         net (fo=1, routed)           0.000    22.684    iFetch/pc[3]_i_6_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.747 r  iFetch/pc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.747    iFetch/pc_reg[3]_i_1_n_4
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.826    22.565    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.296    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.112    22.408    iFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.747    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.344%)  route 0.197ns (43.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.559    22.298    iFetch/CLK
    SLICE_X51Y31         FDCE                                         r  iFetch/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.146    22.444 r  iFetch/pc_reg[11]/Q
                         net (fo=21, routed)          0.197    22.641    iFetch/pc[11]
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.045    22.686 r  iFetch/pc[11]_i_6/O
                         net (fo=1, routed)           0.000    22.686    iFetch/pc[11]_i_6_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.749 r  iFetch/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.749    iFetch/pc_reg[11]_i_1_n_4
    SLICE_X51Y31         FDCE                                         r  iFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.828    22.567    iFetch/CLK
    SLICE_X51Y31         FDCE                                         r  iFetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.298    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.112    22.410    iFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.410    
                         arrival time                          22.749    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.465ns  (logic 0.297ns (63.829%)  route 0.168ns (36.170%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.557    22.296    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.146    22.442 r  iFetch/pc_reg[0]/Q
                         net (fo=7, routed)           0.168    22.610    iFetch/pc[0]
    SLICE_X51Y29         LUT6 (Prop_lut6_I1_O)        0.045    22.655 r  iFetch/pc[3]_i_9/O
                         net (fo=1, routed)           0.000    22.655    iFetch/pc[3]_i_9_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    22.761 r  iFetch/pc_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.761    iFetch/pc_reg[3]_i_1_n_6
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.826    22.565    iFetch/CLK
    SLICE_X51Y29         FDCE                                         r  iFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.296    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.112    22.408    iFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.761    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.475ns  (logic 0.254ns (53.465%)  route 0.221ns (46.534%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.566 - 21.739 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 22.297 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.558    22.297    iFetch/CLK
    SLICE_X51Y30         FDCE                                         r  iFetch/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDCE (Prop_fdce_C_Q)         0.146    22.443 r  iFetch/pc_reg[7]/Q
                         net (fo=21, routed)          0.221    22.664    iFetch/pc[7]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.045    22.709 r  iFetch/pc[7]_i_6/O
                         net (fo=1, routed)           0.000    22.709    iFetch/pc[7]_i_6_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.772 r  iFetch/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.772    iFetch/pc_reg[7]_i_1_n_4
    SLICE_X51Y30         FDCE                                         r  iFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.827    22.566    iFetch/CLK
    SLICE_X51Y30         FDCE                                         r  iFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.297    
    SLICE_X51Y30         FDCE (Hold_fdce_C_D)         0.112    22.409    iFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.409    
                         arrival time                          22.772    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.487ns  (logic 0.256ns (52.541%)  route 0.231ns (47.459%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  iFetch/pc_reg[25]/Q
                         net (fo=6, routed)           0.231    22.678    iFetch/pc[25]
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.045    22.723 r  iFetch/pc[27]_i_8/O
                         net (fo=1, routed)           0.000    22.723    iFetch/pc[27]_i_8_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    22.788 r  iFetch/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.788    iFetch/pc_reg[27]_i_1_n_6
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X51Y35         FDCE                                         r  iFetch/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.112    22.413    iFetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.788    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y45    decoder/registers_reg[26][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    decoder/registers_reg[27][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y46    tubeModule/num6_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    decoder/registers_reg[28][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y46    ledModule/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y47    ledModule/led_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y46    ledModule/led_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y48    ledModule/led_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y46    ledModule/led_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y48    ledModule/led_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y45    decoder/registers_reg[26][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y29    decoder/registers_reg[26][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y46    tubeModule/num0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y46    tubeModule/num2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y46    tubeModule/num3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    decoder/registers_reg[27][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y46    tubeModule/num6_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y46    tubeModule/num6_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y29    decoder/registers_reg[28][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    decoder/registers_reg[28][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   clock/clkGenerator/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT



