#[doc = "Register `HP_RST_EN0` reader"]
pub type R = crate::R<HP_RST_EN0_SPEC>;
#[doc = "Register `HP_RST_EN0` writer"]
pub type W = crate::W<HP_RST_EN0_SPEC>;
#[doc = "Field `REG_RST_EN_CORECTRL` reader - Reserved"]
pub type REG_RST_EN_CORECTRL_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CORECTRL` writer - Reserved"]
pub type REG_RST_EN_CORECTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_TOP` reader - Reserved"]
pub type REG_RST_EN_PVT_TOP_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_TOP` writer - Reserved"]
pub type REG_RST_EN_PVT_TOP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP1` reader - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP1_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP1` writer - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP2` reader - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP2_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP2` writer - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP3` reader - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP3_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP3` writer - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP4` reader - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP4_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_PERI_GROUP4` writer - Reserved"]
pub type REG_RST_EN_PVT_PERI_GROUP4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_REGDMA` reader - Reserved"]
pub type REG_RST_EN_REGDMA_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_REGDMA` writer - Reserved"]
pub type REG_RST_EN_REGDMA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CORE0_GLOBAL` reader - Reserved"]
pub type REG_RST_EN_CORE0_GLOBAL_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CORE0_GLOBAL` writer - Reserved"]
pub type REG_RST_EN_CORE0_GLOBAL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CORE1_GLOBAL` reader - Reserved"]
pub type REG_RST_EN_CORE1_GLOBAL_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CORE1_GLOBAL` writer - Reserved"]
pub type REG_RST_EN_CORE1_GLOBAL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CORETRACE0` reader - Reserved"]
pub type REG_RST_EN_CORETRACE0_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CORETRACE0` writer - Reserved"]
pub type REG_RST_EN_CORETRACE0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CORETRACE1` reader - Reserved"]
pub type REG_RST_EN_CORETRACE1_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CORETRACE1` writer - Reserved"]
pub type REG_RST_EN_CORETRACE1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_HP_TCM` reader - Reserved"]
pub type REG_RST_EN_HP_TCM_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_HP_TCM` writer - Reserved"]
pub type REG_RST_EN_HP_TCM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_HP_CACHE` reader - Reserved"]
pub type REG_RST_EN_HP_CACHE_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_HP_CACHE` writer - Reserved"]
pub type REG_RST_EN_HP_CACHE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L1_I0_CACHE` reader - Reserved"]
pub type REG_RST_EN_L1_I0_CACHE_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L1_I0_CACHE` writer - Reserved"]
pub type REG_RST_EN_L1_I0_CACHE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L1_I1_CACHE` reader - Reserved"]
pub type REG_RST_EN_L1_I1_CACHE_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L1_I1_CACHE` writer - Reserved"]
pub type REG_RST_EN_L1_I1_CACHE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L1_D_CACHE` reader - Reserved"]
pub type REG_RST_EN_L1_D_CACHE_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L1_D_CACHE` writer - Reserved"]
pub type REG_RST_EN_L1_D_CACHE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L2_CACHE` reader - Reserved"]
pub type REG_RST_EN_L2_CACHE_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L2_CACHE` writer - Reserved"]
pub type REG_RST_EN_L2_CACHE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L2_MEM` reader - Reserved"]
pub type REG_RST_EN_L2_MEM_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L2_MEM` writer - Reserved"]
pub type REG_RST_EN_L2_MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_L2MEMMON` reader - Reserved"]
pub type REG_RST_EN_L2MEMMON_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_L2MEMMON` writer - Reserved"]
pub type REG_RST_EN_L2MEMMON_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_TCMMON` reader - Reserved"]
pub type REG_RST_EN_TCMMON_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_TCMMON` writer - Reserved"]
pub type REG_RST_EN_TCMMON_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_PVT_APB` reader - Reserved"]
pub type REG_RST_EN_PVT_APB_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_PVT_APB` writer - Reserved"]
pub type REG_RST_EN_PVT_APB_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_GDMA` reader - Reserved"]
pub type REG_RST_EN_GDMA_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_GDMA` writer - Reserved"]
pub type REG_RST_EN_GDMA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_MSPI_AXI` reader - Reserved"]
pub type REG_RST_EN_MSPI_AXI_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_MSPI_AXI` writer - Reserved"]
pub type REG_RST_EN_MSPI_AXI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_DUAL_MSPI_AXI` reader - Reserved"]
pub type REG_RST_EN_DUAL_MSPI_AXI_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_DUAL_MSPI_AXI` writer - Reserved"]
pub type REG_RST_EN_DUAL_MSPI_AXI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_MSPI_APB` reader - Reserved"]
pub type REG_RST_EN_MSPI_APB_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_MSPI_APB` writer - Reserved"]
pub type REG_RST_EN_MSPI_APB_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_DUAL_MSPI_APB` reader - Reserved"]
pub type REG_RST_EN_DUAL_MSPI_APB_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_DUAL_MSPI_APB` writer - Reserved"]
pub type REG_RST_EN_DUAL_MSPI_APB_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_DSI_BRG` reader - Reserved"]
pub type REG_RST_EN_DSI_BRG_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_DSI_BRG` writer - Reserved"]
pub type REG_RST_EN_DSI_BRG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CSI_HOST` reader - Reserved"]
pub type REG_RST_EN_CSI_HOST_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CSI_HOST` writer - Reserved"]
pub type REG_RST_EN_CSI_HOST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_CSI_BRG` reader - Reserved"]
pub type REG_RST_EN_CSI_BRG_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_CSI_BRG` writer - Reserved"]
pub type REG_RST_EN_CSI_BRG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_ISP` reader - Reserved"]
pub type REG_RST_EN_ISP_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_ISP` writer - Reserved"]
pub type REG_RST_EN_ISP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_JPEG` reader - Reserved"]
pub type REG_RST_EN_JPEG_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_JPEG` writer - Reserved"]
pub type REG_RST_EN_JPEG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_RST_EN_DMA2D` reader - Reserved"]
pub type REG_RST_EN_DMA2D_R = crate::BitReader;
#[doc = "Field `REG_RST_EN_DMA2D` writer - Reserved"]
pub type REG_RST_EN_DMA2D_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_corectrl(&self) -> REG_RST_EN_CORECTRL_R {
        REG_RST_EN_CORECTRL_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_top(&self) -> REG_RST_EN_PVT_TOP_R {
        REG_RST_EN_PVT_TOP_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_peri_group1(&self) -> REG_RST_EN_PVT_PERI_GROUP1_R {
        REG_RST_EN_PVT_PERI_GROUP1_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_peri_group2(&self) -> REG_RST_EN_PVT_PERI_GROUP2_R {
        REG_RST_EN_PVT_PERI_GROUP2_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_peri_group3(&self) -> REG_RST_EN_PVT_PERI_GROUP3_R {
        REG_RST_EN_PVT_PERI_GROUP3_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_peri_group4(&self) -> REG_RST_EN_PVT_PERI_GROUP4_R {
        REG_RST_EN_PVT_PERI_GROUP4_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_regdma(&self) -> REG_RST_EN_REGDMA_R {
        REG_RST_EN_REGDMA_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_core0_global(&self) -> REG_RST_EN_CORE0_GLOBAL_R {
        REG_RST_EN_CORE0_GLOBAL_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_core1_global(&self) -> REG_RST_EN_CORE1_GLOBAL_R {
        REG_RST_EN_CORE1_GLOBAL_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_coretrace0(&self) -> REG_RST_EN_CORETRACE0_R {
        REG_RST_EN_CORETRACE0_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_coretrace1(&self) -> REG_RST_EN_CORETRACE1_R {
        REG_RST_EN_CORETRACE1_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_hp_tcm(&self) -> REG_RST_EN_HP_TCM_R {
        REG_RST_EN_HP_TCM_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_hp_cache(&self) -> REG_RST_EN_HP_CACHE_R {
        REG_RST_EN_HP_CACHE_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l1_i0_cache(&self) -> REG_RST_EN_L1_I0_CACHE_R {
        REG_RST_EN_L1_I0_CACHE_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l1_i1_cache(&self) -> REG_RST_EN_L1_I1_CACHE_R {
        REG_RST_EN_L1_I1_CACHE_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l1_d_cache(&self) -> REG_RST_EN_L1_D_CACHE_R {
        REG_RST_EN_L1_D_CACHE_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l2_cache(&self) -> REG_RST_EN_L2_CACHE_R {
        REG_RST_EN_L2_CACHE_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l2_mem(&self) -> REG_RST_EN_L2_MEM_R {
        REG_RST_EN_L2_MEM_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_l2memmon(&self) -> REG_RST_EN_L2MEMMON_R {
        REG_RST_EN_L2MEMMON_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_tcmmon(&self) -> REG_RST_EN_TCMMON_R {
        REG_RST_EN_TCMMON_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_pvt_apb(&self) -> REG_RST_EN_PVT_APB_R {
        REG_RST_EN_PVT_APB_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_gdma(&self) -> REG_RST_EN_GDMA_R {
        REG_RST_EN_GDMA_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_mspi_axi(&self) -> REG_RST_EN_MSPI_AXI_R {
        REG_RST_EN_MSPI_AXI_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_dual_mspi_axi(&self) -> REG_RST_EN_DUAL_MSPI_AXI_R {
        REG_RST_EN_DUAL_MSPI_AXI_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_mspi_apb(&self) -> REG_RST_EN_MSPI_APB_R {
        REG_RST_EN_MSPI_APB_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_dual_mspi_apb(&self) -> REG_RST_EN_DUAL_MSPI_APB_R {
        REG_RST_EN_DUAL_MSPI_APB_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_dsi_brg(&self) -> REG_RST_EN_DSI_BRG_R {
        REG_RST_EN_DSI_BRG_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_csi_host(&self) -> REG_RST_EN_CSI_HOST_R {
        REG_RST_EN_CSI_HOST_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_csi_brg(&self) -> REG_RST_EN_CSI_BRG_R {
        REG_RST_EN_CSI_BRG_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_isp(&self) -> REG_RST_EN_ISP_R {
        REG_RST_EN_ISP_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_jpeg(&self) -> REG_RST_EN_JPEG_R {
        REG_RST_EN_JPEG_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    pub fn reg_rst_en_dma2d(&self) -> REG_RST_EN_DMA2D_R {
        REG_RST_EN_DMA2D_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HP_RST_EN0")
            .field(
                "reg_rst_en_corectrl",
                &format_args!("{}", self.reg_rst_en_corectrl().bit()),
            )
            .field(
                "reg_rst_en_pvt_top",
                &format_args!("{}", self.reg_rst_en_pvt_top().bit()),
            )
            .field(
                "reg_rst_en_pvt_peri_group1",
                &format_args!("{}", self.reg_rst_en_pvt_peri_group1().bit()),
            )
            .field(
                "reg_rst_en_pvt_peri_group2",
                &format_args!("{}", self.reg_rst_en_pvt_peri_group2().bit()),
            )
            .field(
                "reg_rst_en_pvt_peri_group3",
                &format_args!("{}", self.reg_rst_en_pvt_peri_group3().bit()),
            )
            .field(
                "reg_rst_en_pvt_peri_group4",
                &format_args!("{}", self.reg_rst_en_pvt_peri_group4().bit()),
            )
            .field(
                "reg_rst_en_regdma",
                &format_args!("{}", self.reg_rst_en_regdma().bit()),
            )
            .field(
                "reg_rst_en_core0_global",
                &format_args!("{}", self.reg_rst_en_core0_global().bit()),
            )
            .field(
                "reg_rst_en_core1_global",
                &format_args!("{}", self.reg_rst_en_core1_global().bit()),
            )
            .field(
                "reg_rst_en_coretrace0",
                &format_args!("{}", self.reg_rst_en_coretrace0().bit()),
            )
            .field(
                "reg_rst_en_coretrace1",
                &format_args!("{}", self.reg_rst_en_coretrace1().bit()),
            )
            .field(
                "reg_rst_en_hp_tcm",
                &format_args!("{}", self.reg_rst_en_hp_tcm().bit()),
            )
            .field(
                "reg_rst_en_hp_cache",
                &format_args!("{}", self.reg_rst_en_hp_cache().bit()),
            )
            .field(
                "reg_rst_en_l1_i0_cache",
                &format_args!("{}", self.reg_rst_en_l1_i0_cache().bit()),
            )
            .field(
                "reg_rst_en_l1_i1_cache",
                &format_args!("{}", self.reg_rst_en_l1_i1_cache().bit()),
            )
            .field(
                "reg_rst_en_l1_d_cache",
                &format_args!("{}", self.reg_rst_en_l1_d_cache().bit()),
            )
            .field(
                "reg_rst_en_l2_cache",
                &format_args!("{}", self.reg_rst_en_l2_cache().bit()),
            )
            .field(
                "reg_rst_en_l2_mem",
                &format_args!("{}", self.reg_rst_en_l2_mem().bit()),
            )
            .field(
                "reg_rst_en_l2memmon",
                &format_args!("{}", self.reg_rst_en_l2memmon().bit()),
            )
            .field(
                "reg_rst_en_tcmmon",
                &format_args!("{}", self.reg_rst_en_tcmmon().bit()),
            )
            .field(
                "reg_rst_en_pvt_apb",
                &format_args!("{}", self.reg_rst_en_pvt_apb().bit()),
            )
            .field(
                "reg_rst_en_gdma",
                &format_args!("{}", self.reg_rst_en_gdma().bit()),
            )
            .field(
                "reg_rst_en_mspi_axi",
                &format_args!("{}", self.reg_rst_en_mspi_axi().bit()),
            )
            .field(
                "reg_rst_en_dual_mspi_axi",
                &format_args!("{}", self.reg_rst_en_dual_mspi_axi().bit()),
            )
            .field(
                "reg_rst_en_mspi_apb",
                &format_args!("{}", self.reg_rst_en_mspi_apb().bit()),
            )
            .field(
                "reg_rst_en_dual_mspi_apb",
                &format_args!("{}", self.reg_rst_en_dual_mspi_apb().bit()),
            )
            .field(
                "reg_rst_en_dsi_brg",
                &format_args!("{}", self.reg_rst_en_dsi_brg().bit()),
            )
            .field(
                "reg_rst_en_csi_host",
                &format_args!("{}", self.reg_rst_en_csi_host().bit()),
            )
            .field(
                "reg_rst_en_csi_brg",
                &format_args!("{}", self.reg_rst_en_csi_brg().bit()),
            )
            .field(
                "reg_rst_en_isp",
                &format_args!("{}", self.reg_rst_en_isp().bit()),
            )
            .field(
                "reg_rst_en_jpeg",
                &format_args!("{}", self.reg_rst_en_jpeg().bit()),
            )
            .field(
                "reg_rst_en_dma2d",
                &format_args!("{}", self.reg_rst_en_dma2d().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<HP_RST_EN0_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_corectrl(&mut self) -> REG_RST_EN_CORECTRL_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CORECTRL_W::new(self, 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_top(&mut self) -> REG_RST_EN_PVT_TOP_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_TOP_W::new(self, 1)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_peri_group1(&mut self) -> REG_RST_EN_PVT_PERI_GROUP1_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_PERI_GROUP1_W::new(self, 2)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_peri_group2(&mut self) -> REG_RST_EN_PVT_PERI_GROUP2_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_PERI_GROUP2_W::new(self, 3)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_peri_group3(&mut self) -> REG_RST_EN_PVT_PERI_GROUP3_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_PERI_GROUP3_W::new(self, 4)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_peri_group4(&mut self) -> REG_RST_EN_PVT_PERI_GROUP4_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_PERI_GROUP4_W::new(self, 5)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_regdma(&mut self) -> REG_RST_EN_REGDMA_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_REGDMA_W::new(self, 6)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_core0_global(&mut self) -> REG_RST_EN_CORE0_GLOBAL_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CORE0_GLOBAL_W::new(self, 7)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_core1_global(&mut self) -> REG_RST_EN_CORE1_GLOBAL_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CORE1_GLOBAL_W::new(self, 8)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_coretrace0(&mut self) -> REG_RST_EN_CORETRACE0_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CORETRACE0_W::new(self, 9)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_coretrace1(&mut self) -> REG_RST_EN_CORETRACE1_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CORETRACE1_W::new(self, 10)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_hp_tcm(&mut self) -> REG_RST_EN_HP_TCM_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_HP_TCM_W::new(self, 11)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_hp_cache(&mut self) -> REG_RST_EN_HP_CACHE_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_HP_CACHE_W::new(self, 12)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l1_i0_cache(&mut self) -> REG_RST_EN_L1_I0_CACHE_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L1_I0_CACHE_W::new(self, 13)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l1_i1_cache(&mut self) -> REG_RST_EN_L1_I1_CACHE_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L1_I1_CACHE_W::new(self, 14)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l1_d_cache(&mut self) -> REG_RST_EN_L1_D_CACHE_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L1_D_CACHE_W::new(self, 15)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l2_cache(&mut self) -> REG_RST_EN_L2_CACHE_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L2_CACHE_W::new(self, 16)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l2_mem(&mut self) -> REG_RST_EN_L2_MEM_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L2_MEM_W::new(self, 17)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_l2memmon(&mut self) -> REG_RST_EN_L2MEMMON_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_L2MEMMON_W::new(self, 18)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_tcmmon(&mut self) -> REG_RST_EN_TCMMON_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_TCMMON_W::new(self, 19)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_pvt_apb(&mut self) -> REG_RST_EN_PVT_APB_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_PVT_APB_W::new(self, 20)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_gdma(&mut self) -> REG_RST_EN_GDMA_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_GDMA_W::new(self, 21)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_mspi_axi(&mut self) -> REG_RST_EN_MSPI_AXI_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_MSPI_AXI_W::new(self, 22)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_dual_mspi_axi(&mut self) -> REG_RST_EN_DUAL_MSPI_AXI_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_DUAL_MSPI_AXI_W::new(self, 23)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_mspi_apb(&mut self) -> REG_RST_EN_MSPI_APB_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_MSPI_APB_W::new(self, 24)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_dual_mspi_apb(&mut self) -> REG_RST_EN_DUAL_MSPI_APB_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_DUAL_MSPI_APB_W::new(self, 25)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_dsi_brg(&mut self) -> REG_RST_EN_DSI_BRG_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_DSI_BRG_W::new(self, 26)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_csi_host(&mut self) -> REG_RST_EN_CSI_HOST_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CSI_HOST_W::new(self, 27)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_csi_brg(&mut self) -> REG_RST_EN_CSI_BRG_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_CSI_BRG_W::new(self, 28)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_isp(&mut self) -> REG_RST_EN_ISP_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_ISP_W::new(self, 29)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_jpeg(&mut self) -> REG_RST_EN_JPEG_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_JPEG_W::new(self, 30)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_rst_en_dma2d(&mut self) -> REG_RST_EN_DMA2D_W<HP_RST_EN0_SPEC> {
        REG_RST_EN_DMA2D_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Reserved\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`hp_rst_en0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hp_rst_en0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HP_RST_EN0_SPEC;
impl crate::RegisterSpec for HP_RST_EN0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hp_rst_en0::R`](R) reader structure"]
impl crate::Readable for HP_RST_EN0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`hp_rst_en0::W`](W) writer structure"]
impl crate::Writable for HP_RST_EN0_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets HP_RST_EN0 to value 0x0100"]
impl crate::Resettable for HP_RST_EN0_SPEC {
    const RESET_VALUE: Self::Ux = 0x0100;
}
