%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.2)*%
%TF.CreationDate,2022-02-20T21:17:01+01:00*%
%TF.ProjectId,z80,7a38302e-6b69-4636-9164-5f7063625858,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.2)) date 2022-02-20 21:17:01*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.600000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,A1,1,NC*%
%TO.N,unconnected-(A1-Pad1)*%
X45715000Y-41905000D03*
D11*
%TO.P,A1,2,IOREF*%
%TO.N,unconnected-(A1-Pad2)*%
X45715000Y-44445000D03*
%TO.P,A1,3,~{RESET}*%
%TO.N,unconnected-(A1-Pad3)*%
X45715000Y-46985000D03*
%TO.P,A1,4,3V3*%
%TO.N,unconnected-(A1-Pad4)*%
X45715000Y-49525000D03*
%TO.P,A1,5,+5V*%
%TO.N,Net-(A1-Pad5)*%
X45715000Y-52065000D03*
%TO.P,A1,6,GND*%
%TO.N,Net-(A1-Pad6)*%
X45715000Y-54605000D03*
%TO.P,A1,7,GND*%
%TO.N,unconnected-(A1-Pad7)*%
X45715000Y-57145000D03*
%TO.P,A1,8,VIN*%
%TO.N,unconnected-(A1-Pad8)*%
X45715000Y-59685000D03*
%TO.P,A1,9,A0*%
%TO.N,Net-(A1-Pad9)*%
X45715000Y-62225000D03*
%TO.P,A1,10,A1*%
%TO.N,unconnected-(A1-Pad10)*%
X45715000Y-64765000D03*
%TO.P,A1,11,A2*%
%TO.N,unconnected-(A1-Pad11)*%
X45715000Y-67305000D03*
%TO.P,A1,12,A3*%
%TO.N,unconnected-(A1-Pad12)*%
X45715000Y-69845000D03*
%TO.P,A1,13,A4*%
%TO.N,unconnected-(A1-Pad13)*%
X60955000Y-69845000D03*
%TO.P,A1,14,A5*%
%TO.N,unconnected-(A1-Pad14)*%
X60955000Y-67305000D03*
%TO.P,A1,15,D0/RX*%
%TO.N,unconnected-(A1-Pad15)*%
X60955000Y-64765000D03*
%TO.P,A1,16,D1/TX*%
%TO.N,unconnected-(A1-Pad16)*%
X60955000Y-62225000D03*
%TO.P,A1,17,D2/SDA*%
%TO.N,Net-(A1-Pad17)*%
X60955000Y-59685000D03*
%TO.P,A1,18,D3/SCL*%
%TO.N,Net-(A1-Pad18)*%
X60955000Y-57145000D03*
%TO.P,A1,19,D4*%
%TO.N,Net-(A1-Pad19)*%
X60955000Y-54605000D03*
%TO.P,A1,20,D5*%
%TO.N,Net-(A1-Pad20)*%
X60955000Y-52065000D03*
%TO.P,A1,21,D6*%
%TO.N,Net-(A1-Pad21)*%
X60955000Y-49525000D03*
%TO.P,A1,22,D7*%
%TO.N,Net-(A1-Pad22)*%
X60955000Y-46985000D03*
%TO.P,A1,23,D8*%
%TO.N,Net-(A1-Pad23)*%
X60955000Y-44445000D03*
%TO.P,A1,24,D9*%
%TO.N,Net-(A1-Pad24)*%
X60955000Y-41905000D03*
%TD*%
D10*
%TO.P,SW1,1*%
%TO.N,D0*%
X76200000Y-88900000D03*
D11*
%TO.P,SW1,2*%
%TO.N,D1*%
X76200000Y-91440000D03*
%TO.P,SW1,3*%
%TO.N,D2*%
X76200000Y-93980000D03*
%TO.P,SW1,4*%
%TO.N,D3*%
X76200000Y-96520000D03*
%TO.P,SW1,5*%
%TO.N,D4*%
X76200000Y-99060000D03*
%TO.P,SW1,6*%
%TO.N,D5*%
X76200000Y-101600000D03*
%TO.P,SW1,7*%
%TO.N,D6*%
X76200000Y-104140000D03*
%TO.P,SW1,8*%
%TO.N,D7*%
X76200000Y-106680000D03*
%TO.P,SW1,9*%
%TO.N,PD7*%
X83820000Y-106680000D03*
%TO.P,SW1,10*%
%TO.N,PD6*%
X83820000Y-104140000D03*
%TO.P,SW1,11*%
%TO.N,PD5*%
X83820000Y-101600000D03*
%TO.P,SW1,12*%
%TO.N,PD4*%
X83820000Y-99060000D03*
%TO.P,SW1,13*%
%TO.N,PD3*%
X83820000Y-96520000D03*
%TO.P,SW1,14*%
%TO.N,PD2*%
X83820000Y-93980000D03*
%TO.P,SW1,15*%
%TO.N,PD1*%
X83820000Y-91440000D03*
%TO.P,SW1,16*%
%TO.N,PD0*%
X83820000Y-88900000D03*
%TD*%
D10*
%TO.P,CLK1,1,GND*%
%TO.N,GND*%
X101600000Y-110500000D03*
D11*
%TO.P,CLK1,2,TR*%
%TO.N,Net-(C1-Pad1)*%
X101600000Y-113040000D03*
%TO.P,CLK1,3,Q*%
%TO.N,AdjClk*%
X101600000Y-115580000D03*
%TO.P,CLK1,4,R*%
%TO.N,+5V*%
X101600000Y-118120000D03*
%TO.P,CLK1,5,CV*%
%TO.N,Net-(C5-Pad1)*%
X109220000Y-118120000D03*
%TO.P,CLK1,6,THR*%
%TO.N,Net-(C1-Pad1)*%
X109220000Y-115580000D03*
%TO.P,CLK1,7,DIS*%
%TO.N,Net-(CLK1-Pad7)*%
X109220000Y-113040000D03*
%TO.P,CLK1,8,VCC*%
%TO.N,+5V*%
X109220000Y-110500000D03*
%TD*%
D10*
%TO.P,CPU1,1,A11*%
%TO.N,A11*%
X132075000Y-52075000D03*
D11*
%TO.P,CPU1,2,A12*%
%TO.N,A12*%
X132075000Y-54615000D03*
%TO.P,CPU1,3,A13*%
%TO.N,A13*%
X132075000Y-57155000D03*
%TO.P,CPU1,4,A14*%
%TO.N,A14*%
X132075000Y-59695000D03*
%TO.P,CPU1,5,A15*%
%TO.N,A15*%
X132075000Y-62235000D03*
%TO.P,CPU1,6,~{CLK}*%
%TO.N,Clock*%
X132075000Y-64775000D03*
%TO.P,CPU1,7,D4*%
%TO.N,D4*%
X132075000Y-67315000D03*
%TO.P,CPU1,8,D3*%
%TO.N,D3*%
X132075000Y-69855000D03*
%TO.P,CPU1,9,D5*%
%TO.N,D5*%
X132075000Y-72395000D03*
%TO.P,CPU1,10,D6*%
%TO.N,D6*%
X132075000Y-74935000D03*
%TO.P,CPU1,11,VCC*%
%TO.N,+5V*%
X132075000Y-77475000D03*
%TO.P,CPU1,12,D2*%
%TO.N,D2*%
X132075000Y-80015000D03*
%TO.P,CPU1,13,D7*%
%TO.N,D7*%
X132075000Y-82555000D03*
%TO.P,CPU1,14,D0*%
%TO.N,D0*%
X132075000Y-85095000D03*
%TO.P,CPU1,15,D1*%
%TO.N,D1*%
X132075000Y-87635000D03*
%TO.P,CPU1,16,~{INT}*%
%TO.N,unconnected-(CPU1-Pad16)*%
X132075000Y-90175000D03*
%TO.P,CPU1,17,~{NMI}*%
%TO.N,unconnected-(CPU1-Pad17)*%
X132075000Y-92715000D03*
%TO.P,CPU1,18,~{HALT}*%
%TO.N,unconnected-(CPU1-Pad18)*%
X132075000Y-95255000D03*
%TO.P,CPU1,19,~{MREQ}*%
%TO.N,MemReq*%
X132075000Y-97795000D03*
%TO.P,CPU1,20,~{IORQ}*%
%TO.N,IOReq*%
X132075000Y-100335000D03*
%TO.P,CPU1,21,~{RD}*%
%TO.N,RD*%
X147315000Y-100335000D03*
%TO.P,CPU1,22,~{WR}*%
%TO.N,WR*%
X147315000Y-97795000D03*
%TO.P,CPU1,23,~{BUSACK}*%
%TO.N,unconnected-(CPU1-Pad23)*%
X147315000Y-95255000D03*
%TO.P,CPU1,24,~{WAIT}*%
%TO.N,unconnected-(CPU1-Pad24)*%
X147315000Y-92715000D03*
%TO.P,CPU1,25,~{BUSRQ}*%
%TO.N,unconnected-(CPU1-Pad25)*%
X147315000Y-90175000D03*
%TO.P,CPU1,26,~{RESET}*%
%TO.N,Net-(CPU1-Pad26)*%
X147315000Y-87635000D03*
%TO.P,CPU1,27,~{M1}*%
%TO.N,unconnected-(CPU1-Pad27)*%
X147315000Y-85095000D03*
%TO.P,CPU1,28,~{RFSH}*%
%TO.N,unconnected-(CPU1-Pad28)*%
X147315000Y-82555000D03*
%TO.P,CPU1,29,GND*%
%TO.N,GND*%
X147315000Y-80015000D03*
%TO.P,CPU1,30,A0*%
%TO.N,A0*%
X147315000Y-77475000D03*
%TO.P,CPU1,31,A1*%
%TO.N,A1*%
X147315000Y-74935000D03*
%TO.P,CPU1,32,A2*%
%TO.N,A2*%
X147315000Y-72395000D03*
%TO.P,CPU1,33,A3*%
%TO.N,A3*%
X147315000Y-69855000D03*
%TO.P,CPU1,34,A4*%
%TO.N,A4*%
X147315000Y-67315000D03*
%TO.P,CPU1,35,A5*%
%TO.N,A5*%
X147315000Y-64775000D03*
%TO.P,CPU1,36,A6*%
%TO.N,A6*%
X147315000Y-62235000D03*
%TO.P,CPU1,37,A7*%
%TO.N,A7*%
X147315000Y-59695000D03*
%TO.P,CPU1,38,A8*%
%TO.N,A8*%
X147315000Y-57155000D03*
%TO.P,CPU1,39,A9*%
%TO.N,A9*%
X147315000Y-54615000D03*
%TO.P,CPU1,40,A10*%
%TO.N,A10*%
X147315000Y-52075000D03*
%TD*%
D10*
%TO.P,CLK2,1,GND*%
%TO.N,GND*%
X114300000Y-110500000D03*
D11*
%TO.P,CLK2,2,TR*%
%TO.N,Net-(CLK2-Pad2)*%
X114300000Y-113040000D03*
%TO.P,CLK2,3,Q*%
%TO.N,ManClk*%
X114300000Y-115580000D03*
%TO.P,CLK2,4,R*%
%TO.N,+5V*%
X114300000Y-118120000D03*
%TO.P,CLK2,5,CV*%
%TO.N,Net-(C6-Pad1)*%
X121920000Y-118120000D03*
%TO.P,CLK2,6,THR*%
%TO.N,Net-(C7-Pad2)*%
X121920000Y-115580000D03*
%TO.P,CLK2,7,DIS*%
X121920000Y-113040000D03*
%TO.P,CLK2,8,VCC*%
%TO.N,+5V*%
X121920000Y-110500000D03*
%TD*%
D10*
%TO.P,RAM1,1,A14*%
%TO.N,GND*%
X162555000Y-52055000D03*
D11*
%TO.P,RAM1,2,A12*%
%TO.N,A12*%
X162555000Y-54595000D03*
%TO.P,RAM1,3,A7*%
%TO.N,A7*%
X162555000Y-57135000D03*
%TO.P,RAM1,4,A6*%
%TO.N,A6*%
X162555000Y-59675000D03*
%TO.P,RAM1,5,A5*%
%TO.N,A5*%
X162555000Y-62215000D03*
%TO.P,RAM1,6,A4*%
%TO.N,A4*%
X162555000Y-64755000D03*
%TO.P,RAM1,7,A3*%
%TO.N,A3*%
X162555000Y-67295000D03*
%TO.P,RAM1,8,A2*%
%TO.N,A2*%
X162555000Y-69835000D03*
%TO.P,RAM1,9,A1*%
%TO.N,A1*%
X162555000Y-72375000D03*
%TO.P,RAM1,10,A0*%
%TO.N,A0*%
X162555000Y-74915000D03*
%TO.P,RAM1,11,Q0*%
%TO.N,D0*%
X162555000Y-77455000D03*
%TO.P,RAM1,12,Q1*%
%TO.N,D1*%
X162555000Y-79995000D03*
%TO.P,RAM1,13,Q2*%
%TO.N,D2*%
X162555000Y-82535000D03*
%TO.P,RAM1,14,GND*%
%TO.N,GND*%
X162555000Y-85075000D03*
%TO.P,RAM1,15,Q3*%
%TO.N,D3*%
X177795000Y-85075000D03*
%TO.P,RAM1,16,Q4*%
%TO.N,D4*%
X177795000Y-82535000D03*
%TO.P,RAM1,17,Q5*%
%TO.N,D5*%
X177795000Y-79995000D03*
%TO.P,RAM1,18,Q6*%
%TO.N,D6*%
X177795000Y-77455000D03*
%TO.P,RAM1,19,Q7*%
%TO.N,D7*%
X177795000Y-74915000D03*
%TO.P,RAM1,20,~{CS}*%
%TO.N,Net-(RAM1-Pad20)*%
X177795000Y-72375000D03*
%TO.P,RAM1,21,A10*%
%TO.N,A10*%
X177795000Y-69835000D03*
%TO.P,RAM1,22,~{OE}*%
%TO.N,RD*%
X177795000Y-67295000D03*
%TO.P,RAM1,23,A11*%
%TO.N,A11*%
X177795000Y-64755000D03*
%TO.P,RAM1,24,A9*%
%TO.N,A9*%
X177795000Y-62215000D03*
%TO.P,RAM1,25,A8*%
%TO.N,A8*%
X177795000Y-59675000D03*
%TO.P,RAM1,26,A13*%
%TO.N,GND*%
X177795000Y-57135000D03*
%TO.P,RAM1,27,~{WE}*%
%TO.N,WR*%
X177795000Y-54595000D03*
%TO.P,RAM1,28,VCC*%
%TO.N,+5V*%
X177795000Y-52055000D03*
%TD*%
D10*
%TO.P,ROM1,1,NC*%
%TO.N,unconnected-(ROM1-Pad1)*%
X91435000Y-52055000D03*
D11*
%TO.P,ROM1,2,A12*%
%TO.N,PA12*%
X91435000Y-54595000D03*
%TO.P,ROM1,3,A7*%
%TO.N,PA7*%
X91435000Y-57135000D03*
%TO.P,ROM1,4,A6*%
%TO.N,PA6*%
X91435000Y-59675000D03*
%TO.P,ROM1,5,A5*%
%TO.N,PA5*%
X91435000Y-62215000D03*
%TO.P,ROM1,6,A4*%
%TO.N,PA4*%
X91435000Y-64755000D03*
%TO.P,ROM1,7,A3*%
%TO.N,PA3*%
X91435000Y-67295000D03*
%TO.P,ROM1,8,A2*%
%TO.N,PA2*%
X91435000Y-69835000D03*
%TO.P,ROM1,9,A1*%
%TO.N,PA1*%
X91435000Y-72375000D03*
%TO.P,ROM1,10,A0*%
%TO.N,PA0*%
X91435000Y-74915000D03*
%TO.P,ROM1,11,I/O0*%
%TO.N,PD0*%
X91435000Y-77455000D03*
%TO.P,ROM1,12,I/O1*%
%TO.N,PD1*%
X91435000Y-79995000D03*
%TO.P,ROM1,13,I/O2*%
%TO.N,PD2*%
X91435000Y-82535000D03*
%TO.P,ROM1,14,GND*%
%TO.N,GND*%
X91435000Y-85075000D03*
%TO.P,ROM1,15,I/O3*%
%TO.N,PD3*%
X106675000Y-85075000D03*
%TO.P,ROM1,16,I/O4*%
%TO.N,PD4*%
X106675000Y-82535000D03*
%TO.P,ROM1,17,I/O5*%
%TO.N,PD5*%
X106675000Y-79995000D03*
%TO.P,ROM1,18,I/O6*%
%TO.N,PD6*%
X106675000Y-77455000D03*
%TO.P,ROM1,19,I/O7*%
%TO.N,PD7*%
X106675000Y-74915000D03*
%TO.P,ROM1,20,\u002ACE*%
%TO.N,Net-(ROM1-Pad20)*%
X106675000Y-72375000D03*
%TO.P,ROM1,21,A10*%
%TO.N,PA10*%
X106675000Y-69835000D03*
%TO.P,ROM1,22,\u002AOE*%
%TO.N,PRD*%
X106675000Y-67295000D03*
%TO.P,ROM1,23,A11*%
%TO.N,PA11*%
X106675000Y-64755000D03*
%TO.P,ROM1,24,A9*%
%TO.N,PA9*%
X106675000Y-62215000D03*
%TO.P,ROM1,25,A8*%
%TO.N,PA8*%
X106675000Y-59675000D03*
%TO.P,ROM1,26,NC*%
%TO.N,unconnected-(ROM1-Pad26)*%
X106675000Y-57135000D03*
%TO.P,ROM1,27,\u002AWE*%
%TO.N,PWR*%
X106675000Y-54595000D03*
%TO.P,ROM1,28,VCC*%
%TO.N,+5V*%
X106675000Y-52055000D03*
%TD*%
D12*
%TO.P,J1,1,Pin_1*%
%TO.N,unconnected-(J1-Pad1)*%
X125725000Y-38075000D03*
D13*
%TO.P,J1,2,Pin_2*%
%TO.N,unconnected-(J1-Pad2)*%
X128265000Y-38075000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,unconnected-(J1-Pad3)*%
X130805000Y-38075000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,unconnected-(J1-Pad4)*%
X133345000Y-38075000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,unconnected-(J1-Pad5)*%
X135885000Y-38075000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,unconnected-(J1-Pad6)*%
X138425000Y-38075000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,unconnected-(J1-Pad7)*%
X140965000Y-38075000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,unconnected-(J1-Pad8)*%
X143505000Y-38075000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,unconnected-(J1-Pad9)*%
X146045000Y-38075000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,unconnected-(J1-Pad10)*%
X148585000Y-38075000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,unconnected-(J1-Pad11)*%
X151125000Y-38075000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,unconnected-(J1-Pad12)*%
X153665000Y-38075000D03*
%TO.P,J1,13,Pin_13*%
%TO.N,unconnected-(J1-Pad13)*%
X156205000Y-38075000D03*
%TO.P,J1,14,Pin_14*%
%TO.N,unconnected-(J1-Pad14)*%
X158745000Y-38075000D03*
%TO.P,J1,15,Pin_15*%
%TO.N,unconnected-(J1-Pad15)*%
X161285000Y-38075000D03*
%TO.P,J1,16,Pin_16*%
%TO.N,unconnected-(J1-Pad16)*%
X163825000Y-38075000D03*
%TO.P,J1,17,Pin_17*%
%TO.N,unconnected-(J1-Pad17)*%
X166365000Y-38075000D03*
%TO.P,J1,18,Pin_18*%
%TO.N,unconnected-(J1-Pad18)*%
X168905000Y-38075000D03*
%TO.P,J1,19,Pin_19*%
%TO.N,unconnected-(J1-Pad19)*%
X171445000Y-38075000D03*
%TO.P,J1,20,Pin_20*%
%TO.N,unconnected-(J1-Pad20)*%
X173985000Y-38075000D03*
%TO.P,J1,21,Pin_21*%
%TO.N,unconnected-(J1-Pad21)*%
X176525000Y-38075000D03*
%TO.P,J1,22,Pin_22*%
%TO.N,unconnected-(J1-Pad22)*%
X179065000Y-38075000D03*
%TO.P,J1,23,Pin_23*%
%TO.N,unconnected-(J1-Pad23)*%
X181605000Y-38075000D03*
%TO.P,J1,24,Pin_24*%
%TO.N,unconnected-(J1-Pad24)*%
X184145000Y-38075000D03*
%TO.P,J1,25,Pin_25*%
%TO.N,unconnected-(J1-Pad25)*%
X186685000Y-38075000D03*
%TO.P,J1,26,Pin_26*%
%TO.N,unconnected-(J1-Pad26)*%
X189225000Y-38075000D03*
%TO.P,J1,27,Pin_27*%
%TO.N,unconnected-(J1-Pad27)*%
X191765000Y-38075000D03*
%TO.P,J1,28,Pin_28*%
%TO.N,unconnected-(J1-Pad28)*%
X194305000Y-38075000D03*
%TO.P,J1,29,Pin_29*%
%TO.N,unconnected-(J1-Pad29)*%
X196845000Y-38075000D03*
%TO.P,J1,30,Pin_30*%
%TO.N,unconnected-(J1-Pad30)*%
X199385000Y-38075000D03*
%TO.P,J1,31,Pin_31*%
%TO.N,unconnected-(J1-Pad31)*%
X201925000Y-38075000D03*
%TO.P,J1,32,Pin_32*%
%TO.N,unconnected-(J1-Pad32)*%
X204465000Y-38075000D03*
%TD*%
D10*
%TO.P,X8.000Mhz1,1,EN*%
%TO.N,unconnected-(X8.000Mhz1-Pad1)*%
X104140000Y-100330000D03*
D14*
%TO.P,X8.000Mhz1,7,GND*%
%TO.N,GND*%
X119380000Y-100330000D03*
%TO.P,X8.000Mhz1,8,OUT*%
%TO.N,FstClk*%
X119380000Y-92710000D03*
%TO.P,X8.000Mhz1,14,Vcc*%
%TO.N,+5V*%
X104140000Y-92710000D03*
%TD*%
D12*
%TO.P,J2,1,Pin_1*%
%TO.N,unconnected-(J2-Pad1)*%
X23565000Y-115565000D03*
D13*
%TO.P,J2,2,Pin_2*%
%TO.N,unconnected-(J2-Pad2)*%
X23565000Y-118105000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,unconnected-(J2-Pad3)*%
X23565000Y-120645000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,unconnected-(J2-Pad4)*%
X23565000Y-123185000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,unconnected-(J2-Pad5)*%
X23565000Y-125725000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,unconnected-(J2-Pad6)*%
X23565000Y-128265000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,unconnected-(J2-Pad7)*%
X23565000Y-130805000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,unconnected-(J2-Pad8)*%
X23565000Y-133345000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,A15*%
X23565000Y-135885000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,PWR*%
X23565000Y-138425000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/RST*%
X23565000Y-140965000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/IO*%
X23565000Y-143505000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/MEM*%
X23565000Y-146045000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,RD*%
X23565000Y-148585000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,WR*%
X23565000Y-151125000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,GND*%
X23565000Y-153665000D03*
%TO.P,J2,17,Pin_17*%
X23565000Y-156205000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,unconnected-(J2-Pad18)*%
X23565000Y-158745000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,unconnected-(J2-Pad19)*%
X23565000Y-161285000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,unconnected-(J2-Pad20)*%
X23565000Y-163825000D03*
%TO.P,J2,21,Pin_21*%
%TO.N,unconnected-(J2-Pad21)*%
X23565000Y-166365000D03*
%TO.P,J2,22,Pin_22*%
%TO.N,unconnected-(J2-Pad22)*%
X23565000Y-168905000D03*
%TO.P,J2,23,Pin_23*%
%TO.N,unconnected-(J2-Pad23)*%
X23565000Y-171445000D03*
%TO.P,J2,24,Pin_24*%
%TO.N,unconnected-(J2-Pad24)*%
X23565000Y-173985000D03*
%TO.P,J2,25,Pin_25*%
%TO.N,unconnected-(J2-Pad25)*%
X23565000Y-176525000D03*
%TO.P,J2,26,Pin_26*%
%TO.N,unconnected-(J2-Pad26)*%
X23565000Y-179065000D03*
%TO.P,J2,27,Pin_27*%
%TO.N,unconnected-(J2-Pad27)*%
X23565000Y-181605000D03*
%TO.P,J2,28,Pin_28*%
%TO.N,unconnected-(J2-Pad28)*%
X23565000Y-184145000D03*
%TO.P,J2,29,Pin_29*%
%TO.N,unconnected-(J2-Pad29)*%
X23565000Y-186685000D03*
%TO.P,J2,30,Pin_30*%
%TO.N,unconnected-(J2-Pad30)*%
X23565000Y-189225000D03*
%TO.P,J2,31,Pin_31*%
%TO.N,unconnected-(J2-Pad31)*%
X23565000Y-191765000D03*
%TO.P,J2,32,Pin_32*%
%TO.N,unconnected-(J2-Pad32)*%
X23565000Y-194305000D03*
%TD*%
D10*
%TO.P,U21,1,A18*%
%TO.N,Net-(U18-Pad10)*%
X40635000Y-151130000D03*
D11*
%TO.P,U21,2,A16*%
%TO.N,Net-(U18-Pad5)*%
X40635000Y-153670000D03*
%TO.P,U21,3,A15*%
%TO.N,Net-(U18-Pad2)*%
X40635000Y-156210000D03*
%TO.P,U21,4,A12*%
%TO.N,unconnected-(U21-Pad4)*%
X40635000Y-158750000D03*
%TO.P,U21,5,A7*%
%TO.N,unconnected-(U21-Pad5)*%
X40635000Y-161290000D03*
%TO.P,U21,6,A6*%
%TO.N,unconnected-(U21-Pad6)*%
X40635000Y-163830000D03*
%TO.P,U21,7,A5*%
%TO.N,unconnected-(U21-Pad7)*%
X40635000Y-166370000D03*
%TO.P,U21,8,A4*%
%TO.N,unconnected-(U21-Pad8)*%
X40635000Y-168910000D03*
%TO.P,U21,9,A3*%
%TO.N,unconnected-(U21-Pad9)*%
X40635000Y-171450000D03*
%TO.P,U21,10,A2*%
%TO.N,unconnected-(U21-Pad10)*%
X40635000Y-173990000D03*
%TO.P,U21,11,A1*%
%TO.N,unconnected-(U21-Pad11)*%
X40635000Y-176530000D03*
%TO.P,U21,12,A0*%
%TO.N,unconnected-(U21-Pad12)*%
X40635000Y-179070000D03*
%TO.P,U21,13,D0*%
%TO.N,unconnected-(U21-Pad13)*%
X40635000Y-181610000D03*
%TO.P,U21,14,D1*%
%TO.N,unconnected-(U21-Pad14)*%
X40635000Y-184150000D03*
%TO.P,U21,15,D2*%
%TO.N,unconnected-(U21-Pad15)*%
X40635000Y-186690000D03*
%TO.P,U21,16,GND*%
%TO.N,GND*%
X40635000Y-189230000D03*
%TO.P,U21,17,D3*%
%TO.N,unconnected-(U21-Pad17)*%
X55875000Y-189230000D03*
%TO.P,U21,18,D4*%
%TO.N,unconnected-(U21-Pad18)*%
X55875000Y-186690000D03*
%TO.P,U21,19,D5*%
%TO.N,unconnected-(U21-Pad19)*%
X55875000Y-184150000D03*
%TO.P,U21,20,D6*%
%TO.N,unconnected-(U21-Pad20)*%
X55875000Y-181610000D03*
%TO.P,U21,21,D7*%
%TO.N,unconnected-(U21-Pad21)*%
X55875000Y-179070000D03*
%TO.P,U21,22,CE*%
%TO.N,unconnected-(U21-Pad22)*%
X55875000Y-176530000D03*
%TO.P,U21,23,A10*%
%TO.N,unconnected-(U21-Pad23)*%
X55875000Y-173990000D03*
%TO.P,U21,24,OE*%
%TO.N,RD*%
X55875000Y-171450000D03*
%TO.P,U21,25,A11*%
%TO.N,unconnected-(U21-Pad25)*%
X55875000Y-168910000D03*
%TO.P,U21,26,A9*%
%TO.N,unconnected-(U21-Pad26)*%
X55875000Y-166370000D03*
%TO.P,U21,27,A8*%
%TO.N,unconnected-(U21-Pad27)*%
X55875000Y-163830000D03*
%TO.P,U21,28,A13*%
%TO.N,unconnected-(U21-Pad28)*%
X55875000Y-161290000D03*
%TO.P,U21,29,A14*%
%TO.N,unconnected-(U21-Pad29)*%
X55875000Y-158750000D03*
%TO.P,U21,30,A17*%
%TO.N,Net-(U18-Pad7)*%
X55875000Y-156210000D03*
%TO.P,U21,31,PGM*%
%TO.N,Net-(R11-Pad1)*%
X55875000Y-153670000D03*
%TO.P,U21,32,VCC*%
%TO.N,PWR*%
X55875000Y-151130000D03*
%TD*%
M02*
