
*** Running vivado
    with args -log scrolling_top_layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source scrolling_top_layer.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source scrolling_top_layer.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 441.793 ; gain = 165.742
Command: read_checkpoint -incremental E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/utils_1/imports/synth_1/clk_divide_125Hz.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/utils_1/imports/synth_1/clk_divide_125Hz.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top scrolling_top_layer -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.008 ; gain = 408.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'scrolling_top_layer' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/scrolling_top_layer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'clk_divide_125Hz' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/clk_divide_125Hz.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'clk_divide_125Hz' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/clk_divide_125Hz.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clk_divide_500Hz' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/10kz_clk.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'clk_divide_500Hz' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/10kz_clk.vhd:43]
INFO: [Synth 8-638] synthesizing module 'half_second_clk' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/half_second_clk.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'half_second_clk' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/half_second_clk.vhd:43]
INFO: [Synth 8-638] synthesizing module 'led_clk_divider' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/led_clk_divider.vhd:41]
WARNING: [Synth 8-614] signal 'rst_btnC' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/led_clk_divider.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'led_clk_divider' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/led_clk_divider.vhd:41]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/debouncer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/debouncer.vhd:44]
INFO: [Synth 8-638] synthesizing module 'switch_decoder' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/switch_decoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'switch_decoder' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/switch_decoder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'active_digit_decoder' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/active_digit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'active_digit_decoder' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/active_digit.vhd:44]
INFO: [Synth 8-638] synthesizing module 'scroll_pos_decoder' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/scroll_pos.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'scroll_pos_decoder' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/scroll_pos.vhd:13]
INFO: [Synth 8-638] synthesizing module 'sequence_checker' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:42]
WARNING: [Synth 8-614] signal 'lock_temp_state' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:50]
WARNING: [Synth 8-614] signal 'sequence_done' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:50]
WARNING: [Synth 8-614] signal 'pending_lock' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sequence_checker' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:42]
INFO: [Synth 8-638] synthesizing module 'led_decoder' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/led_decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'led_decoder' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/led_decoder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'seven_seg_mux' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/seven_seg_mux.vhd:17]
WARNING: [Synth 8-614] signal 'temp_seg_data' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/seven_seg_mux.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_mux' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/seven_seg_mux.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'scrolling_top_layer' (0#1) [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/scrolling_top_layer.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.203 ; gain = 500.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.203 ; gain = 500.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.203 ; gain = 500.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1344.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/constrs_1/new/segment_pins.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/constrs_1/new/segment_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/constrs_1/new/segment_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scrolling_top_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scrolling_top_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1399.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/utils_1/imports/synth_1/clk_divide_125Hz.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'lock_signal_reg' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/switch_decoder.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'current_mode_reg' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'pending_lock_reg' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'sequence_done_reg' [E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.srcs/sources_1/new/sequence_checker.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  20 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+--------------+---------------+----------------+
|Module Name         | RTL Object   | Depth x Width | Implemented As | 
+--------------------+--------------+---------------+----------------+
|seven_seg_mux       | digit_values | 32x8          | LUT            | 
|scrolling_top_layer | p_0_out      | 32x8          | LUT            | 
+--------------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \K1/pending_lock_reg  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (K1/current_mode_reg) is unused and will be removed from module scrolling_top_layer.
WARNING: [Synth 8-3332] Sequential element (K1/pending_lock_reg) is unused and will be removed from module scrolling_top_layer.
WARNING: [Synth 8-3332] Sequential element (K1/sequence_done_reg) is unused and will be removed from module scrolling_top_layer.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     6|
|4     |LUT2   |    63|
|5     |LUT3   |    15|
|6     |LUT4   |    25|
|7     |LUT5   |    52|
|8     |LUT6   |    15|
|9     |FDCE   |   103|
|10    |FDRE   |    10|
|11    |LD     |     1|
|12    |IBUF   |     8|
|13    |OBUF   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1399.172 ; gain = 500.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.172 ; gain = 555.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1399.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: 64dc22c3
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1399.172 ; gain = 932.500
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/Scrolling_Marquee/project_1_scrolling.runs/synth_1/scrolling_top_layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file scrolling_top_layer_utilization_synth.rpt -pb scrolling_top_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 10:17:15 2025...
