ARM 3.LB+ctrl+ctrlisb+ctrlisb
"DpCtrldW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe"
Cycle=Rfe DpCtrldW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Rf Rf Rf
Orig=DpCtrldW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 LDR R0,[%x0] | LDR R0,[%y1] | LDR R0,[%z2] ;
 CMP R0,R0    | CMP R0,R0    | CMP R0,R0    ;
 BNE LC00     | BNE LC01     | BNE LC02     ;
 LC00:        | LC01:        | LC02:        ;
 MOV R1,#1    | ISB          | ISB          ;
 STR R1,[%y0] | MOV R1,#1    | MOV R1,#1    ;
              | STR R1,[%z1] | STR R1,[%x2] ;
exists
(0:R0=1 /\ 1:R0=1 /\ 2:R0=1)
