// Seed: 2329139315
program module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri  id_3,
    id_6,
    input  tri0 id_4
);
  id_7(
      "", -1
  );
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    output tri1 id_5,
    output wand id_6,
    input wor id_7,
    input logic id_8,
    output logic id_9,
    output logic id_10,
    input tri0 id_11,
    output wire id_12,
    input supply0 id_13,
    input logic id_14
);
  assign id_10 = 1;
  always id_4 = #1 id_0 & 1;
  reg  id_16;
  tri0 id_17;
  always_ff if (1'b0) id_16 <= 1;
  assign id_9 = id_14;
  assign id_2 = id_8;
  assign id_2 = (id_3);
  always begin : LABEL_0
    id_9 <= 1;
    id_5 = id_13;
  end
  always_comb $display(1, 1'd0, 1);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_17,
      id_13
  );
  always
    if (~-1) begin : LABEL_0$display
      ;
      id_10 <= -1;
      #(!id_0  : id_17  : id_11) if (-1) id_4 = id_8;
    end
endmodule
