Fitter report for Microcomputer
Sat Mar 20 09:41:37 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated|ALTSYNCRAM
 25. |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ALTSYNCRAM
 26. |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Mar 20 09:41:37 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Microcomputer                               ;
; Top-level Entity Name              ; Microcomputer                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F23C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,263 / 15,408 ( 34 % )                     ;
;     Total combinational functions  ; 4,926 / 15,408 ( 32 % )                     ;
;     Dedicated logic registers      ; 1,664 / 15,408 ( 11 % )                     ;
; Total registers                    ; 1664                                        ;
; Total pins                         ; 64 / 344 ( 19 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 229,376 / 516,096 ( 44 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE15F23C8                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   2.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6859 ) ; 0.00 % ( 0 / 6859 )        ; 0.00 % ( 0 / 6859 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6859 ) ; 0.00 % ( 0 / 6859 )        ; 0.00 % ( 0 / 6859 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6653 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 206 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/output_files/Microcomputer.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,263 / 15,408 ( 34 % )    ;
;     -- Combinational with no register       ; 3599                       ;
;     -- Register only                        ; 337                        ;
;     -- Combinational with a register        ; 1327                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2740                       ;
;     -- 3 input functions                    ; 1141                       ;
;     -- <=2 input functions                  ; 1045                       ;
;     -- Register only                        ; 337                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4205                       ;
;     -- arithmetic mode                      ; 721                        ;
;                                             ;                            ;
; Total registers*                            ; 1,664 / 17,056 ( 10 % )    ;
;     -- Dedicated logic registers            ; 1,664 / 15,408 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 1,648 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 393 / 963 ( 41 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 64 / 344 ( 19 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 37 / 56 ( 66 % )           ;
; Total block memory bits                     ; 229,376 / 516,096 ( 44 % ) ;
; Total block memory implementation bits      ; 340,992 / 516,096 ( 66 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 20                         ;
;     -- Global clocks                        ; 20 / 20 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 13.2% / 12.4% / 14.1%      ;
; Peak interconnect usage (total/H/V)         ; 38.8% / 36.5% / 42.1%      ;
; Maximum fan-out                             ; 788                        ;
; Highest non-global fan-out                  ; 465                        ;
; Total fan-out                               ; 23382                      ;
; Average fan-out                             ; 3.30                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 5119 / 15408 ( 33 % ) ; 144 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 3541                  ; 58                    ; 0                              ;
;     -- Register only                        ; 313                   ; 24                    ; 0                              ;
;     -- Combinational with a register        ; 1265                  ; 62                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 2688                  ; 52                    ; 0                              ;
;     -- 3 input functions                    ; 1109                  ; 32                    ; 0                              ;
;     -- <=2 input functions                  ; 1009                  ; 36                    ; 0                              ;
;     -- Register only                        ; 313                   ; 24                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 4093                  ; 112                   ; 0                              ;
;     -- arithmetic mode                      ; 713                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 1578                  ; 86                    ; 0                              ;
;     -- Dedicated logic registers            ; 1578 / 15408 ( 10 % ) ; 86 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 381 / 963 ( 40 % )    ; 13 / 963 ( 1 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 64                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 229376                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 340992                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 37 / 56 ( 66 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 20 / 24 ( 83 % )      ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 130                   ; 127                   ; 0                              ;
;     -- Registered Input Connections         ; 57                    ; 95                    ; 0                              ;
;     -- Output Connections                   ; 183                   ; 74                    ; 0                              ;
;     -- Registered Output Connections        ; 8                     ; 74                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 22925                 ; 750                   ; 0                              ;
;     -- Registered Connections               ; 8401                  ; 503                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 112                   ; 201                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 201                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 32                    ; 43                    ; 0                              ;
;     -- Output Ports                         ; 53                    ; 60                    ; 0                              ;
;     -- Bidir Ports                          ; 10                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 27                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 44                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk        ; T2    ; 2        ; 0            ; 14           ; 14           ; 788                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cts1       ; A13   ; 7        ; 21           ; 29           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cts2       ; AB15  ; 4        ; 26           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cts3       ; AB17  ; 4        ; 28           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cts4       ; AB19  ; 4        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; n_extReset ; Y13   ; 4        ; 26           ; 0            ; 21           ; 465                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rxd1       ; B13   ; 7        ; 21           ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rxd2       ; AB14  ; 4        ; 23           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rxd3       ; AB16  ; 4        ; 28           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rxd4       ; AB18  ; 4        ; 32           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; sdMISO     ; A20   ; 7        ; 35           ; 29           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; driveLED        ; E4    ; 1        ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hSync           ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; n_sRam1CS       ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; n_sRamOE        ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; n_sRamWE        ; B4    ; 8        ; 5            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rts1            ; A10   ; 8        ; 16           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rts2            ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rts3            ; AA17  ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rts4            ; AA19  ; 4        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdCS            ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdMOSI          ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdSCLK          ; B20   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[0]  ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[10] ; A4    ; 8        ; 5            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[11] ; C3    ; 8        ; 3            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[12] ; A5    ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[13] ; A6    ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[14] ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[15] ; A8    ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[16] ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[17] ; B6    ; 8        ; 11           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[18] ; B5    ; 8        ; 7            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[19] ; C4    ; 8        ; 1            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[1]  ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[2]  ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[3]  ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[4]  ; P1    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[5]  ; P2    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[6]  ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[7]  ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[8]  ; H2    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sramAddress[9]  ; A3    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txd1            ; B10   ; 8        ; 16           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txd2            ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txd3            ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txd4            ; AA18  ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vSync           ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoB0         ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoB1         ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoG0         ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoG1         ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoR0         ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; videoR1         ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+
; ps2Clk      ; R1    ; 2        ; 0            ; 10           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; SBCTextDisplayRGB:io2|ps2ClkOut  ;
; ps2Data     ; R2    ; 2        ; 0            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; SBCTextDisplayRGB:io2|ps2DataOut ;
; sramData[0] ; E1    ; 1        ; 0            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[1] ; C1    ; 1        ; 0            ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[2] ; B1    ; 1        ; 0            ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[3] ; B3    ; 8        ; 3            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[4] ; B2    ; 1        ; 0            ; 27           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[5] ; C2    ; 1        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[6] ; D2    ; 1        ; 0            ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
; sramData[7] ; F2    ; 1        ; 0            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; n_memWR~0                        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                          ;
+----------+-----------------------------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------------------+-------------------+---------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                      ; Use as regular IO ; driveLED            ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                 ; -                 ; -                   ; Dedicated Programming Pin ;
; K5       ; nCONFIG                                 ; -                 ; -                   ; Dedicated Programming Pin ;
; L5       ; TDI                                     ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; L2       ; TCK                                     ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; L1       ; TMS                                     ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; L4       ; TDO                                     ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; L3       ; nCE                                     ; -                 ; -                   ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                               ; -                 ; -                   ; Dedicated Programming Pin ;
; M17      ; MSEL0                                   ; -                 ; -                   ; Dedicated Programming Pin ;
; L18      ; MSEL1                                   ; -                 ; -                   ; Dedicated Programming Pin ;
; L17      ; MSEL2                                   ; -                 ; -                   ; Dedicated Programming Pin ;
; K20      ; MSEL3                                   ; -                 ; -                   ; Dedicated Programming Pin ;
; B18      ; DIFFIO_T27p, PADD0                      ; Use as regular IO ; hSync               ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                      ; Use as regular IO ; videoB1             ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                      ; Use as regular IO ; videoB0             ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                      ; Use as regular IO ; videoR1             ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                      ; Use as regular IO ; videoR0             ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                     ; Use as regular IO ; cts1                ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9  ; Use as regular IO ; rxd1                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                     ; Use as regular IO ; txd1                ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                      ; Use as regular IO ; sramAddress[15]     ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                     ; Use as regular IO ; sramAddress[14]     ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                      ; Use as regular IO ; sramAddress[16]     ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                     ; Use as regular IO ; sramAddress[13]     ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                     ; Use as regular IO ; sramAddress[17]     ; Dual Purpose Pin          ;
; A5       ; DATA5                                   ; Use as regular IO ; sramAddress[12]     ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                       ; Use as regular IO ; n_sRamWE            ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                      ; Use as regular IO ; sramAddress[9]      ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11                      ; Use as regular IO ; sramData[3]         ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7 ; Use as regular IO ; sramAddress[19]     ; Dual Purpose Pin          ;
+----------+-----------------------------------------+-------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 32 ( 41 % ) ; 3.3V          ; --           ;
; 2        ; 9 / 47 ( 19 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 13 / 41 ( 32 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 45 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 14 / 47 ( 30 % ) ; 3.3V          ; --           ;
; 8        ; 15 / 43 ( 35 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; sramAddress[9]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 350        ; 8        ; sramAddress[10]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 345        ; 8        ; sramAddress[12]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 336        ; 8        ; sramAddress[13]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; sramAddress[14]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 332        ; 8        ; sramAddress[15]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; rts1                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; cts1                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; videoR1                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; videoG1                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; videoB1                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; vSync                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; sdMOSI                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; sdMISO                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; txd2                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; rts2                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; txd3                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; rts3                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; txd4                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; rts4                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; rxd2                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; AB15     ; 146        ; 4        ; cts2                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; rxd3                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; AB17     ; 152        ; 4        ; cts3                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; rxd4                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; AB19     ; 165        ; 4        ; cts4                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; sramData[2]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; sramData[4]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; sramData[3]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 351        ; 8        ; n_sRamWE                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 346        ; 8        ; sramAddress[18]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 337        ; 8        ; sramAddress[17]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; sramAddress[16]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; txd1                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; rxd1                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; videoR0                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; videoG0                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; videoB0                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; hSync                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; sdCS                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; sdSCLK                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; sramData[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; sramData[5]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; sramAddress[11]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 359        ; 8        ; sramAddress[19]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 8          ; 1        ; sramData[6]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; sramData[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; driveLED                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; n_sRam1CS                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; sramData[7]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; sramAddress[0]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; sramAddress[8]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; sramAddress[1]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; n_sRamOE                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; sramAddress[2]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 44         ; 2        ; sramAddress[7]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; sramAddress[3]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 48         ; 2        ; sramAddress[6]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; sramAddress[4]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 2        ; sramAddress[5]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; ps2Clk                          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; R2       ; 54         ; 2        ; ps2Data                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; clk                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; n_extReset                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+-----------------+------------------------+
; Pin Name        ; Reason                 ;
+-----------------+------------------------+
; sramAddress[0]  ; Missing drive strength ;
; sramAddress[1]  ; Missing drive strength ;
; sramAddress[2]  ; Missing drive strength ;
; sramAddress[3]  ; Missing drive strength ;
; sramAddress[4]  ; Missing drive strength ;
; sramAddress[5]  ; Missing drive strength ;
; sramAddress[6]  ; Missing drive strength ;
; sramAddress[7]  ; Missing drive strength ;
; sramAddress[8]  ; Missing drive strength ;
; sramAddress[9]  ; Missing drive strength ;
; sramAddress[10] ; Missing drive strength ;
; sramAddress[11] ; Missing drive strength ;
; sramAddress[12] ; Missing drive strength ;
; sramAddress[13] ; Missing drive strength ;
; sramAddress[14] ; Missing drive strength ;
; sramAddress[15] ; Missing drive strength ;
; sramAddress[16] ; Missing drive strength ;
; sramAddress[17] ; Missing drive strength ;
; sramAddress[18] ; Missing drive strength ;
; sramAddress[19] ; Missing drive strength ;
; n_sRamWE        ; Missing drive strength ;
; n_sRamOE        ; Missing drive strength ;
; n_sRam1CS       ; Missing drive strength ;
; txd1            ; Missing drive strength ;
; rts1            ; Missing drive strength ;
; txd2            ; Missing drive strength ;
; rts2            ; Missing drive strength ;
; txd3            ; Missing drive strength ;
; rts3            ; Missing drive strength ;
; txd4            ; Missing drive strength ;
; rts4            ; Missing drive strength ;
; videoR0         ; Missing drive strength ;
; videoG0         ; Missing drive strength ;
; videoB0         ; Missing drive strength ;
; videoR1         ; Missing drive strength ;
; videoG1         ; Missing drive strength ;
; videoB1         ; Missing drive strength ;
; hSync           ; Missing drive strength ;
; vSync           ; Missing drive strength ;
; sdCS            ; Missing drive strength ;
; sdMOSI          ; Missing drive strength ;
; sdSCLK          ; Missing drive strength ;
; driveLED        ; Missing drive strength ;
; sramData[0]     ; Missing drive strength ;
; sramData[1]     ; Missing drive strength ;
; sramData[2]     ; Missing drive strength ;
; sramData[3]     ; Missing drive strength ;
; sramData[4]     ; Missing drive strength ;
; sramData[5]     ; Missing drive strength ;
; sramData[6]     ; Missing drive strength ;
; sramData[7]     ; Missing drive strength ;
; ps2Clk          ; Missing drive strength ;
; ps2Data         ; Missing drive strength ;
+-----------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Microcomputer                                                                                                                          ; 5263 (175)  ; 1664 (59)                 ; 0 (0)         ; 229376      ; 37   ; 0            ; 0       ; 0         ; 64   ; 0            ; 3599 (116)   ; 337 (32)          ; 1327 (35)        ; |Microcomputer                                                                                                                                                                                                                                                                                                                                            ; Microcomputer                     ; work         ;
;    |BRG:brg1|                                                                                                                           ; 54 (54)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 3 (3)             ; 28 (28)          ; |Microcomputer|BRG:brg1                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg2|                                                                                                                           ; 53 (53)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 3 (3)             ; 28 (28)          ; |Microcomputer|BRG:brg2                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg3|                                                                                                                           ; 53 (53)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 3 (3)             ; 28 (28)          ; |Microcomputer|BRG:brg3                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg4|                                                                                                                           ; 56 (56)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 3 (3)             ; 28 (28)          ; |Microcomputer|BRG:brg4                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |MMU4:MemoryManagement|                                                                                                              ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 10 (10)           ; 16 (16)          ; |Microcomputer|MMU4:MemoryManagement                                                                                                                                                                                                                                                                                                                      ; MMU4                              ; work         ;
;    |SBCTextDisplayRGB:io2|                                                                                                              ; 1428 (1238) ; 422 (418)                 ; 0 (0)         ; 212480      ; 31   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1005 (819)   ; 95 (91)           ; 328 (328)        ; |Microcomputer|SBCTextDisplayRGB:io2                                                                                                                                                                                                                                                                                                                      ; SBCTextDisplayRGB                 ; work         ;
;       |CharROM2k0:\GEN_EXT_CHARS:fontRom|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom                                                                                                                                                                                                                                                                                    ; CharROM2k0                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_h2c2:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated                                                                                                                                                                                                                     ; altsyncram_h2c2                   ; work         ;
;       |DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                                                                               ; DisplayRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_3772:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated                                                                                                                                                                                                                ; altsyncram_3772                   ; work         ;
;       |DisplayRam2K4:\GEN_2KRAM:dispCharRam|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                                                                 ; DisplayRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_3772:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19200       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated                                                                                                                                                                                                                  ; altsyncram_3772                   ; work         ;
;       |GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|                                                                                          ; 13 (0)      ; 4 (0)                     ; 0 (0)         ; 153600      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 4 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam                                                                                                                                                                                                                                                                               ; GraphicRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 13 (0)      ; 4 (0)                     ; 0 (0)         ; 153600      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 4 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_la72:auto_generated|                                                                                            ; 13 (4)      ; 4 (4)                     ; 0 (0)         ; 153600      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 4 (4)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated                                                                                                                                                                                                                ; altsyncram_la72                   ; work         ;
;                |decode_e8a:rden_decode_a|                                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a                                                                                                                                                                                       ; decode_e8a                        ; work         ;
;                |decode_e8a:rden_decode_b|                                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_b                                                                                                                                                                                       ; decode_e8a                        ; work         ;
;                |decode_lsa:decode3|                                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode3                                                                                                                                                                                             ; decode_lsa                        ; work         ;
;       |keyMapRom:keyRom|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom                                                                                                                                                                                                                                                                                                     ; keyMapRom                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_vc91:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated                                                                                                                                                                                                                                      ; altsyncram_vc91                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;    |T80s:cpu1|                                                                                                                          ; 2107 (16)   ; 353 (12)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1754 (6)     ; 49 (4)            ; 304 (4)          ; |Microcomputer|T80s:cpu1                                                                                                                                                                                                                                                                                                                                  ; T80s                              ; work         ;
;       |T80:u0|                                                                                                                          ; 2093 (847)  ; 341 (213)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1748 (644)   ; 45 (7)            ; 300 (209)        ; |Microcomputer|T80s:cpu1|T80:u0                                                                                                                                                                                                                                                                                                                           ; T80                               ; work         ;
;          |T80_ALU:alu|                                                                                                                  ; 466 (466)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 466 (466)    ; 0 (0)             ; 0 (0)            ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu                                                                                                                                                                                                                                                                                                               ; T80_ALU                           ; work         ;
;          |T80_MCode:mcode|                                                                                                              ; 473 (473)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 466 (466)    ; 0 (0)             ; 7 (7)            ; |Microcomputer|T80s:cpu1|T80:u0|T80_MCode:mcode                                                                                                                                                                                                                                                                                                           ; T80_MCode                         ; work         ;
;          |T80_Reg:Regs|                                                                                                                 ; 316 (316)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 38 (38)           ; 106 (106)        ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs                                                                                                                                                                                                                                                                                                              ; T80_Reg                           ; work         ;
;    |Z80_CMON_ROM:rom1|                                                                                                                  ; 69 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 33 (0)           ; |Microcomputer|Z80_CMON_ROM:rom1                                                                                                                                                                                                                                                                                                                          ; Z80_CMON_ROM                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 69 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 33 (0)           ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_05s3:auto_generated|                                                                                               ; 69 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 33 (0)           ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_05s3                   ; work         ;
;             |altsyncram_mgq2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1                                                                                                                                                                                                                               ; altsyncram_mgq2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 69 (46)     ; 40 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (15)      ; 7 (7)             ; 33 (24)          ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |bufferedUART:io1|                                                                                                                   ; 165 (165)   ; 84 (84)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 17 (17)           ; 68 (68)          ; |Microcomputer|bufferedUART:io1                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io3|                                                                                                                   ; 166 (166)   ; 84 (84)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 17 (17)           ; 69 (69)          ; |Microcomputer|bufferedUART:io3                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io3|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io4|                                                                                                                   ; 167 (167)   ; 84 (84)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 17 (17)           ; 67 (67)          ; |Microcomputer|bufferedUART:io4                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io5|                                                                                                                   ; 166 (166)   ; 84 (84)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 14 (14)           ; 70 (70)          ; |Microcomputer|bufferedUART:io5                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io5|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Microcomputer|bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |sd_controller:sd1|                                                                                                                  ; 433 (433)   ; 218 (218)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 215 (215)    ; 43 (43)           ; 175 (175)        ; |Microcomputer|sd_controller:sd1                                                                                                                                                                                                                                                                                                                          ; sd_controller                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 144 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 24 (0)            ; 62 (0)           ; |Microcomputer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 143 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 24 (0)            ; 62 (0)           ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 143 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 24 (0)            ; 62 (0)           ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 143 (6)     ; 86 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 24 (4)            ; 62 (0)           ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 138 (0)     ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 20 (0)            ; 62 (0)           ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 138 (100)   ; 81 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (46)      ; 20 (19)           ; 62 (36)          ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; sramAddress[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramAddress[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; n_sRamWE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; n_sRamOE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; n_sRam1CS       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; txd1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rts1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; txd2            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rts2            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; txd3            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rts3            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; txd4            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rts4            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cts4            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; videoR0         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; videoG0         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; videoB0         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; videoR1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; videoG1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; videoB1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hSync           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vSync           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdCS            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdMOSI          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdSCLK          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; driveLED        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sramData[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sramData[1]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sramData[2]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sramData[3]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sramData[4]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sramData[5]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sramData[6]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sramData[7]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ps2Clk          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ps2Data         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; n_extReset      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cts1            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cts2            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cts3            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdMISO          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rxd1            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rxd2            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rxd3            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rxd4            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                         ;
+----------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------+-------------------+---------+
; cts4                                                     ;                   ;         ;
; sramData[0]                                              ;                   ;         ;
;      - cpuDataIn[0]~17                                   ; 0                 ; 6       ;
; sramData[1]                                              ;                   ;         ;
;      - cpuDataIn[1]~56                                   ; 1                 ; 6       ;
; sramData[2]                                              ;                   ;         ;
;      - cpuDataIn[2]~43                                   ; 0                 ; 6       ;
; sramData[3]                                              ;                   ;         ;
;      - cpuDataIn[3]~10                                   ; 0                 ; 6       ;
; sramData[4]                                              ;                   ;         ;
;      - cpuDataIn[4]~62                                   ; 0                 ; 6       ;
; sramData[5]                                              ;                   ;         ;
;      - cpuDataIn[5]~27                                   ; 0                 ; 6       ;
; sramData[6]                                              ;                   ;         ;
;      - cpuDataIn[6]~49                                   ; 1                 ; 6       ;
; sramData[7]                                              ;                   ;         ;
;      - cpuDataIn[7]~36                                   ; 1                 ; 6       ;
; ps2Clk                                                   ;                   ;         ;
;      - SBCTextDisplayRGB:io2|ps2ClkFiltered~0            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|ps2ClkFilter~8              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|kbd_filter~0                ; 1                 ; 6       ;
; ps2Data                                                  ;                   ;         ;
;      - SBCTextDisplayRGB:io2|ps2Byte~6                   ; 0                 ; 6       ;
; n_extReset                                               ;                   ;         ;
;      - n_RomActive                                       ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[0]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|XY_Ind                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IStatus[0]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IStatus[1]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|XY_State[0]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|XY_State[1]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ISet[0]                          ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ISet[1]                          ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[0]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[0]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[1]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[2]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[3]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[4]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[5]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[6]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[7]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[8]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[9]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[10]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[11]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[12]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[13]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[14]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|A[15]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IntCycle                         ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TState[2]                        ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[2]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[3]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[4]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[5]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[0]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[2]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[3]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[4]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[5]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[1]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[2]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[3]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[4]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[5]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[0]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[1]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[2]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[3]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[4]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[0].frame[5]       ; 1                 ; 6       ;
;      - sd_controller:sd1|sclk_sig                        ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_mode                        ; 1                 ; 6       ;
;      - BRG:brg4|baud_clk                                 ; 1                 ; 6       ;
;      - BRG:brg3|baud_clk                                 ; 1                 ; 6       ;
;      - BRG:brg2|baud_clk                                 ; 1                 ; 6       ;
;      - BRG:brg1|baud_clk                                 ; 1                 ; 6       ;
;      - BRG:brg4|counter[0]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[1]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[2]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[3]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[4]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[5]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[6]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[7]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[8]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[9]                               ; 1                 ; 6       ;
;      - BRG:brg4|counter[10]                              ; 1                 ; 6       ;
;      - BRG:brg3|counter[0]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[1]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[2]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[3]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[4]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[5]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[6]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[7]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[8]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[9]                               ; 1                 ; 6       ;
;      - BRG:brg3|counter[10]                              ; 1                 ; 6       ;
;      - BRG:brg2|counter[0]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[1]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[2]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[3]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[4]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[5]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[6]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[7]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[8]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[9]                               ; 1                 ; 6       ;
;      - BRG:brg2|counter[10]                              ; 1                 ; 6       ;
;      - BRG:brg1|counter[0]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[1]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[2]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[3]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[4]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[5]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[6]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[7]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[8]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[9]                               ; 1                 ; 6       ;
;      - BRG:brg1|counter[10]                              ; 1                 ; 6       ;
;      - BRG:brg4|reload[1]                                ; 1                 ; 6       ;
;      - BRG:brg4|reload[4]                                ; 1                 ; 6       ;
;      - BRG:brg4|reload[6]                                ; 1                 ; 6       ;
;      - BRG:brg4|reload[7]                                ; 1                 ; 6       ;
;      - BRG:brg3|reload[1]                                ; 1                 ; 6       ;
;      - BRG:brg3|reload[4]                                ; 1                 ; 6       ;
;      - BRG:brg3|reload[6]                                ; 1                 ; 6       ;
;      - BRG:brg3|reload[7]                                ; 1                 ; 6       ;
;      - BRG:brg2|reload[1]                                ; 1                 ; 6       ;
;      - BRG:brg2|reload[4]                                ; 1                 ; 6       ;
;      - BRG:brg2|reload[6]                                ; 1                 ; 6       ;
;      - BRG:brg2|reload[7]                                ; 1                 ; 6       ;
;      - BRG:brg1|reload[1]                                ; 1                 ; 6       ;
;      - BRG:brg1|reload[4]                                ; 1                 ; 6       ;
;      - BRG:brg1|reload[6]                                ; 1                 ; 6       ;
;      - BRG:brg1|reload[7]                                ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[7]            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[4]            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[0]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[1]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[2]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[3]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[4]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[5]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[6]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycle[2]                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycle[1]                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[5]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[7]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IR[6]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[5]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycles[0]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycles[1]                       ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[5]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[2]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[0]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[7]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[3]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[1]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[4]                         ; 1                 ; 6       ;
;      - sd_controller:sd1|dout[6]                         ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[6]                            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[5]            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[6]            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|DO[7]                            ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[1].frame[0]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[0]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[2].frame[1]       ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|mmu_entry[3].frame[1]       ; 1                 ; 6       ;
;      - T80s:cpu1|WR_n                                    ; 1                 ; 6       ;
;      - T80s:cpu1|MREQ_n                                  ; 1                 ; 6       ;
;      - T80s:cpu1|RD_n                                    ; 1                 ; 6       ;
;      - sd_controller:sd1|sdCS                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycle[0]                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[6]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[0]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[2]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[7]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TState[1]                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TState[0]                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[1]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[1]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[2]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[2]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[3]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[3]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[4]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[4]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[5]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[5]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[5]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[5]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[6]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[6]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[6]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[6]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[7]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[7]                            ; 1                 ; 6       ;
;      - T80s:cpu1|DI_Reg[7]                               ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[7]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|R[7]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[0]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[8]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[8]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[0]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[8]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[1]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[9]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[9]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[1]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[9]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[2]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[10]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[10]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[2]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[10]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[3]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[11]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[11]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[3]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[11]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[4]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[12]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[12]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[4]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[12]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[5]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[13]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[13]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[5]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[13]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[7]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[15]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[15]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|TmpAddr[14]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[7]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[15]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|I[6]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|SP[14]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ACC[6]                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PC[14]                           ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorVert[0]               ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorVert[1]               ; 1                 ; 6       ;
;      - grafON                                            ; 1                 ; 6       ;
;      - sd_controller:sd1|state.rst                       ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[0]             ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[1]             ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[2]             ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[3]             ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[5]             ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:bit_counter[6]             ; 1                 ; 6       ;
;      - sd_controller:sd1|state.init                      ; 1                 ; 6       ;
;      - sd_controller:sd1|state.write_block_data          ; 1                 ; 6       ;
;      - sd_controller:sd1|state.write_block_byte          ; 1                 ; 6       ;
;      - sd_controller:sd1|sd_write_flag                   ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:byte_counter[0]~2          ; 1                 ; 6       ;
;      - sd_controller:sd1|state.idle                      ; 1                 ; 6       ;
;      - sd_controller:sd1|state.cmd8                      ; 1                 ; 6       ;
;      - sd_controller:sd1|state.write_block_cmd           ; 1                 ; 6       ;
;      - sd_controller:sd1|state.read_block_cmd            ; 1                 ; 6       ;
;      - sd_controller:sd1|state.cmd58                     ; 1                 ; 6       ;
;      - sd_controller:sd1|state.cmd55                     ; 1                 ; 6       ;
;      - sd_controller:sd1|state.cmd0                      ; 1                 ; 6       ;
;      - sd_controller:sd1|state.acmd41                    ; 1                 ; 6       ;
;      - sd_controller:sd1|state.send_cmd                  ; 1                 ; 6       ;
;      - sd_controller:sd1|state.send_regreq               ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[55]~31                  ; 1                 ; 6       ;
;      - sd_controller:sd1|state.write_block_init          ; 1                 ; 6       ;
;      - sd_controller:sd1|state.write_block_wait          ; 1                 ; 6       ;
;      - sd_controller:sd1|state.receive_byte              ; 1                 ; 6       ;
;      - sd_controller:sd1|state.read_block_wait           ; 1                 ; 6       ;
;      - sd_controller:sd1|state.receive_ocr_wait          ; 1                 ; 6       ;
;      - sd_controller:sd1|state.receive_byte_wait         ; 1                 ; 6       ;
;      - sd_controller:sd1|block_busy                      ; 1                 ; 6       ;
;      - sd_controller:sd1|init_busy                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Alternate                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ALU_Op_r[0]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ALU_Op_r[1]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ALU_Op_r[3]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|ALU_Op_r[2]                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Save_ALU_r                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Read_To_Reg_r[0]                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Read_To_Reg_r[4]                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Auto_Wait_t1                     ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Read_To_Reg_r[2]                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Read_To_Reg_r[1]                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Read_To_Reg_r[3]                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Auto_Wait_t2                     ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Pre_XY_F_M[1]                    ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Pre_XY_F_M[0]                    ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|No_BTR                           ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|MCycles[2]                       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Pre_XY_F_M[2]                    ; 1                 ; 6       ;
;      - T80s:cpu1|IORQ_n                                  ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Halt_FF                          ; 1                 ; 6       ;
;      - sd_controller:sd1|sd_read_flag                    ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[4]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[1]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[6]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Z16_r                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Arith16_r                        ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|PreserveC_r                      ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IntE_FF2                         ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[7]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|INT_s                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|IntE_FF1                         ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|BTR_r                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[0]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[2]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[5]                            ; 1                 ; 6       ;
;      - MMU4:MemoryManagement|cpu_entry_select[1]~0       ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[7]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Ap[6]                            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.idle              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.del3              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.ins3              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearL2           ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearS2           ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearC2           ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.ins2              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.del2              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearLine         ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearScreen       ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.clearChar         ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.dispWrite         ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.dispNextLoc       ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.insertLine        ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispState.deleteLine        ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorVert[4]~37            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorHoriz[6]~27           ; 1                 ; 6       ;
;      - gSelBlink                                         ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispWR                      ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[3]            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[0]            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[1]            ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispAttWRData[2]            ; 1                 ; 6       ;
;      - cAddrLowByte[0]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[1]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[2]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[3]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[4]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[5]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[6]                                   ; 1                 ; 6       ;
;      - cAddrLowByte[7]                                   ; 1                 ; 6       ;
;      - cAddrHighByte[0]                                  ; 1                 ; 6       ;
;      - cAddrHighByte[1]                                  ; 1                 ; 6       ;
;      - cAddrHighByte[2]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[5]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[6]                                  ; 1                 ; 6       ;
;      - gAddrLowByte[0]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[1]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[2]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[3]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[4]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[5]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[6]                                   ; 1                 ; 6       ;
;      - gAddrLowByte[7]                                   ; 1                 ; 6       ;
;      - gAddrHighByte[0]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[1]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[2]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[3]                                  ; 1                 ; 6       ;
;      - gAddrHighByte[4]                                  ; 1                 ; 6       ;
;      - sd_controller:sd1|response_mode                   ; 1                 ; 6       ;
;      - sd_controller:sd1|state.read_block_data           ; 1                 ; 6       ;
;      - sd_controller:sd1|state.poll_cmd                  ; 1                 ; 6       ;
;      - sd_controller:sd1|state.cardsel                   ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.cmd8               ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.cmd55              ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.acmd41             ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.write_block_init   ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.read_block_wait    ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[4]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[1]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[5]                             ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|F[3]                             ; 1                 ; 6       ;
;      - BRG:brg1|counter~0                                ; 1                 ; 6       ;
;      - BRG:brg1|counter~1                                ; 1                 ; 6       ;
;      - BRG:brg1|counter~2                                ; 1                 ; 6       ;
;      - BRG:brg1|counter~3                                ; 1                 ; 6       ;
;      - BRG:brg1|counter~4                                ; 1                 ; 6       ;
;      - BRG:brg2|counter~0                                ; 1                 ; 6       ;
;      - BRG:brg2|counter~1                                ; 1                 ; 6       ;
;      - BRG:brg2|counter~2                                ; 1                 ; 6       ;
;      - BRG:brg2|counter~3                                ; 1                 ; 6       ;
;      - BRG:brg2|counter~4                                ; 1                 ; 6       ;
;      - BRG:brg3|counter~0                                ; 1                 ; 6       ;
;      - BRG:brg3|counter~1                                ; 1                 ; 6       ;
;      - BRG:brg3|counter~2                                ; 1                 ; 6       ;
;      - BRG:brg3|counter~3                                ; 1                 ; 6       ;
;      - BRG:brg3|counter~4                                ; 1                 ; 6       ;
;      - BRG:brg4|counter~0                                ; 1                 ; 6       ;
;      - BRG:brg4|counter~1                                ; 1                 ; 6       ;
;      - BRG:brg4|counter~2                                ; 1                 ; 6       ;
;      - BRG:brg4|counter~3                                ; 1                 ; 6       ;
;      - BRG:brg4|counter~4                                ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|paramCount[2]~5             ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispByteSent~1              ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|savedCursorVert[4]~0        ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorVertRestore[0]~8      ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|dispCharWRData[7]~0         ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|cursorHorizRestore[6]~0     ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|startAddr[6]~24             ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.receive_ocr_wait~2 ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.poll_cmd           ; 1                 ; 6       ;
;      - sd_controller:sd1|return_state.cardsel            ; 1                 ; 6       ;
;      - sd_controller:sd1|recv_data[0]~0                  ; 1                 ; 6       ;
;      - sd_controller:sd1|block_start_ack                 ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[5]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|Fp[3]                            ; 1                 ; 6       ;
;      - T80s:cpu1|T80:u0|M1_n                             ; 1                 ; 6       ;
;      - BRG:brg1|reload~0                                 ; 1                 ; 6       ;
;      - BRG:brg1|reload[8]~1                              ; 1                 ; 6       ;
;      - BRG:brg1|reload~3                                 ; 1                 ; 6       ;
;      - BRG:brg1|reload~4                                 ; 1                 ; 6       ;
;      - BRG:brg1|reload~6                                 ; 1                 ; 6       ;
;      - BRG:brg1|reload~9                                 ; 1                 ; 6       ;
;      - BRG:brg1|reload~10                                ; 1                 ; 6       ;
;      - BRG:brg1|reload~11                                ; 1                 ; 6       ;
;      - BRG:brg2|reload~0                                 ; 1                 ; 6       ;
;      - BRG:brg2|reload[8]~1                              ; 1                 ; 6       ;
;      - BRG:brg2|reload~3                                 ; 1                 ; 6       ;
;      - BRG:brg2|reload~4                                 ; 1                 ; 6       ;
;      - BRG:brg2|reload~6                                 ; 1                 ; 6       ;
;      - BRG:brg2|reload~9                                 ; 1                 ; 6       ;
;      - BRG:brg2|reload~10                                ; 1                 ; 6       ;
;      - BRG:brg2|reload~11                                ; 1                 ; 6       ;
;      - BRG:brg3|reload~0                                 ; 1                 ; 6       ;
;      - BRG:brg3|reload[0]~1                              ; 1                 ; 6       ;
;      - BRG:brg3|reload~3                                 ; 1                 ; 6       ;
;      - BRG:brg3|reload~4                                 ; 1                 ; 6       ;
;      - BRG:brg3|reload~6                                 ; 1                 ; 6       ;
;      - BRG:brg3|reload~9                                 ; 1                 ; 6       ;
;      - BRG:brg3|reload~10                                ; 1                 ; 6       ;
;      - BRG:brg3|reload~11                                ; 1                 ; 6       ;
;      - BRG:brg4|reload~0                                 ; 1                 ; 6       ;
;      - BRG:brg4|reload[0]~1                              ; 1                 ; 6       ;
;      - BRG:brg4|reload~3                                 ; 1                 ; 6       ;
;      - BRG:brg4|reload~4                                 ; 1                 ; 6       ;
;      - BRG:brg4|reload~6                                 ; 1                 ; 6       ;
;      - BRG:brg4|reload~9                                 ; 1                 ; 6       ;
;      - BRG:brg4|reload~10                                ; 1                 ; 6       ;
;      - BRG:brg4|reload~11                                ; 1                 ; 6       ;
;      - SBCTextDisplayRGB:io2|attInverse~5                ; 1                 ; 6       ;
;      - BRG:brg4|BaudReg~0                                ; 1                 ; 6       ;
;      - BRG:brg4|BaudReg~1                                ; 1                 ; 6       ;
;      - BRG:brg4|BaudReg~2                                ; 1                 ; 6       ;
;      - sd_controller:sd1|data_sig[0]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[47]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[45]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[44]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[43]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[42]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[41]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[40]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[38]                     ; 1                 ; 6       ;
;      - sd_controller:sd1|sdhc~0                          ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[7]                      ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[4]                      ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[3]                      ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[2]                      ; 1                 ; 6       ;
;      - sd_controller:sd1|cmd_out[1]                      ; 1                 ; 6       ;
;      - sd_controller:sd1|\fsm:byte_counter[0]~5          ; 1                 ; 6       ;
; cts1                                                     ;                   ;         ;
;      - bufferedUART:io1|txd~0                            ; 0                 ; 6       ;
;      - bufferedUART:io1|txByteSent~0                     ; 0                 ; 6       ;
;      - bufferedUART:io1|txClockCount[4]~7                ; 0                 ; 6       ;
;      - bufferedUART:io1|txByteSent~1                     ; 0                 ; 6       ;
;      - bufferedUART:io1|dataOut~0                        ; 0                 ; 6       ;
; clk                                                      ;                   ;         ;
; cts2                                                     ;                   ;         ;
;      - bufferedUART:io5|txd~0                            ; 1                 ; 6       ;
;      - bufferedUART:io5|txByteSent~0                     ; 1                 ; 6       ;
;      - bufferedUART:io5|txClockCount[0]~7                ; 1                 ; 6       ;
;      - bufferedUART:io5|txByteSent~1                     ; 1                 ; 6       ;
;      - bufferedUART:io5|dataOut~0                        ; 1                 ; 6       ;
; cts3                                                     ;                   ;         ;
;      - bufferedUART:io3|txd~0                            ; 1                 ; 6       ;
;      - bufferedUART:io3|txByteSent~0                     ; 1                 ; 6       ;
;      - bufferedUART:io3|txClockCount[5]~7                ; 1                 ; 6       ;
;      - bufferedUART:io3|txByteSent~1                     ; 1                 ; 6       ;
;      - bufferedUART:io3|dataOut~0                        ; 1                 ; 6       ;
; sdMISO                                                   ;                   ;         ;
;      - sd_controller:sd1|Selector78~4                    ; 1                 ; 6       ;
;      - sd_controller:sd1|fsm~2                           ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector85~4                    ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector89~2                    ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector176~0                   ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector75~10                   ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector75~11                   ; 1                 ; 6       ;
;      - sd_controller:sd1|Selector78~14                   ; 1                 ; 6       ;
; rxd1                                                     ;                   ;         ;
;      - bufferedUART:io1|rxdFiltered~0                    ; 1                 ; 6       ;
;      - bufferedUART:io1|rxFilter~8                       ; 1                 ; 6       ;
;      - bufferedUART:io1|process_1~0                      ; 1                 ; 6       ;
; rxd2                                                     ;                   ;         ;
;      - bufferedUART:io5|rxdFiltered~0                    ; 1                 ; 6       ;
;      - bufferedUART:io5|rxFilter~8                       ; 1                 ; 6       ;
;      - bufferedUART:io5|process_1~0                      ; 1                 ; 6       ;
; rxd3                                                     ;                   ;         ;
;      - bufferedUART:io3|rxdFiltered~0                    ; 1                 ; 6       ;
;      - bufferedUART:io3|rxFilter~8                       ; 1                 ; 6       ;
;      - bufferedUART:io3|process_1~0                      ; 1                 ; 6       ;
; rxd4                                                     ;                   ;         ;
;      - bufferedUART:io4|rxdFiltered~0                    ; 1                 ; 6       ;
;      - bufferedUART:io4|rxFilter~8                       ; 1                 ; 6       ;
;      - bufferedUART:io4|process_1~0                      ; 1                 ; 6       ;
+----------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; BRG:brg1|baud_clk                                                                                                                                                                                                                                                                                                                                           ; FF_X22_Y4_N1       ; 51      ; Clock                                   ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; BRG:brg1|reload[8]~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y4_N8   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; BRG:brg2|baud_clk                                                                                                                                                                                                                                                                                                                                           ; FF_X40_Y15_N27     ; 51      ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; BRG:brg2|reload[8]~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y6_N16  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; BRG:brg3|baud_clk                                                                                                                                                                                                                                                                                                                                           ; FF_X21_Y2_N29      ; 51      ; Clock                                   ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; BRG:brg3|reload[0]~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y3_N18  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; BRG:brg4|baud_clk                                                                                                                                                                                                                                                                                                                                           ; FF_X22_Y1_N31      ; 51      ; Clock                                   ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; BRG:brg4|reload[0]~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y1_N6   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal23~1                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y14_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal4~3                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y15_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal5~1                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y15_N28 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal8~1                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y15_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal9~1                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y15_N18 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; LessThan0~6                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y25_N26 ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MMU4:MemoryManagement|cpu_entry_select[1]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y21_N0   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MMU4:MemoryManagement|mmu_entry[0].frame[3]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y21_N20 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MMU4:MemoryManagement|mmu_entry[1].frame[0]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y21_N28  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MMU4:MemoryManagement|mmu_entry[2].frame[4]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y21_N26  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MMU4:MemoryManagement|mmu_entry[3].frame[0]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y21_N18  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|Equal32~2                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y13_N6  ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|address_reg_b[1]                                                                                                                                                                                                                ; FF_X21_Y15_N11     ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a|w_anode381w[2]                                                                                                                                                                                         ; LCCOMB_X16_Y22_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a|w_anode395w[2]                                                                                                                                                                                         ; LCCOMB_X16_Y22_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a|w_anode404w[2]                                                                                                                                                                                         ; LCCOMB_X16_Y22_N28 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_b|w_anode381w[2]~0                                                                                                                                                                                       ; LCCOMB_X21_Y15_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_b|w_anode395w[2]~0                                                                                                                                                                                       ; LCCOMB_X21_Y15_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_b|w_anode404w[2]~0                                                                                                                                                                                       ; LCCOMB_X21_Y15_N30 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode3|w_anode343w[2]                                                                                                                                                                                               ; LCCOMB_X21_Y15_N22 ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode3|w_anode356w[2]                                                                                                                                                                                               ; LCCOMB_X21_Y15_N0  ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode3|w_anode364w[2]~0                                                                                                                                                                                             ; LCCOMB_X22_Y15_N20 ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|LessThan0~3                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y20_N16 ; 28      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|LessThan3~2                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y21_N8  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|LessThan52~2                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y13_N4  ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|LessThan9~7                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y8_N26  ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|attInverse~5                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y11_N20 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|charHoriz[5]~12                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y20_N8  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|charHoriz~10                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y20_N26 ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|charVert[4]~11                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y21_N6  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|cursorHorizRestore[6]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y13_N2   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|cursorHoriz[6]~35                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y13_N8  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|cursorVertRestore[0]~8                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y13_N24  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|dispAttWRData~24                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y11_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|dispByteLatch[5]~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y13_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|dispCharWRData[7]~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y14_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|dispState.idle                                                                                                                                                                                                                                                                                                                        ; FF_X12_Y13_N21     ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|dispWR                                                                                                                                                                                                                                                                                                                                ; FF_X12_Y13_N15     ; 9       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|display_store~10                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y10_N6  ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|escState.processingAdditionalParams~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y12_N2  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|func_reset                                                                                                                                                                                                                                                                                                                            ; FF_X21_Y9_N13      ; 12      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~122                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~123                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~124                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~125                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~126                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~127                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~131                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbBuffer~132                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbInPointer[1]~4                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y12_N24 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbWatchdogTimer~81                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y6_N30  ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|kbWriteTimer[18]~64                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y9_N22  ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|keyAddr[0]~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y10_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|n_kbWR~2                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y8_N4   ; 56      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|param1[6]~17                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y11_N24 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|param2[6]~8                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y11_N30  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|param3[6]~8                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y11_N30 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|param4[6]~22                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y11_N16 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|pixelCount[1]~4                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y20_N14 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2Byte[0]~1                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y10_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2ClkCount[3]~3                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y9_N14  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2ClkFilter~8                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y6_N14  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2Scroll~3                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y9_N24  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[0]~5                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N12  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2WriteByte[3]~5                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y10_N26 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2WriteClkCount[4]~18                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y8_N10  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|ps2WriteClkCount[4]~19                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y8_N0   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|savedCursorVert[4]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y11_N0  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|screen_render~12                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y21_N4  ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|startAddr[6]~24                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y13_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SBCTextDisplayRGB:io2|videoB0~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y20_N12 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|ACC[3]~9                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y19_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|A[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y15_N27     ; 153     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|A~21                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y17_N4  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|BusA[3]~1                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y18_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|DO[2]~13                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y15_N16 ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|Equal0~2                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y21_N16 ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|Equal57~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X31_Y19_N16 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|Equal5~1                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y23_N18 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|F[5]~72                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y17_N4  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|F~7                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y19_N6  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|IR[2]~5                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y23_N14 ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|IR~7                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y21_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|ISet[1]                                                                                                                                                                                                                                                                                                                                    ; FF_X32_Y21_N9      ; 71      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|ISet~5                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y21_N22 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|I[0]~3                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y19_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|PC[13]~60                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y16_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|PC[4]~34                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y16_N4  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|Pre_XY_F_M[2]~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y21_N2  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|R[1]~11                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y15_N0  ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|R[1]~12                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y19_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|SP[7]~5                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y16_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|SP[8]~23                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y16_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0]~6                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y16_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0]~5                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y17_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][0]~4                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y16_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][0]~7                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y20_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0]~2                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y18_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y20_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][0]~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y21_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][0]~3                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y18_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][0]~6                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y22_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][0]~5                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X33_Y18_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][0]~4                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y22_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][0]~7                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X33_Y19_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][0]~2                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y21_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][0]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y21_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][0]~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y21_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][0]~3                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y22_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|TmpAddr[0]~9                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y14_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|TmpAddr[11]~23                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y14_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; T80s:cpu1|T80:u0|XY_State[1]~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y22_N12 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                   ; LCCOMB_X11_Y16_N6  ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                      ; LCCOMB_X12_Y16_N6  ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                      ; LCCOMB_X11_Y16_N30 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                                                                                      ; LCCOMB_X11_Y16_N18 ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~13                                                                                                                                                                                                                           ; LCCOMB_X11_Y16_N12 ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                                                            ; LCCOMB_X12_Y16_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8                                                                                                                                                                                  ; LCCOMB_X6_Y21_N16  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17                                                                                                                                                                            ; LCCOMB_X6_Y21_N4   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~20                                                                                                                                                                            ; LCCOMB_X7_Y21_N14  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0     ; 128     ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|LessThan4~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y10_N12 ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|reset~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y10_N14 ; 29      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|rxBitCount[2]~1                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y10_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|rxBuffer~14                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y10_N22 ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|rxClockCount[5]~15                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X22_Y10_N2  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|rxCurrentByteBuffer[0]~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y10_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|rxFilter~8                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y11_N28 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|txBuffer[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y12_N26 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|txClockCount[4]~7                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y12_N0  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io1|txd~2                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y12_N22 ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|LessThan4~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y13_N0  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|reset~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y11_N10 ; 29      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|rxBitCount[1]~1                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y8_N18  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|rxBuffer~14                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y10_N10 ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|rxClockCount[4]~15                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y8_N2   ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|rxCurrentByteBuffer[0]~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y10_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|rxFilter~8                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y5_N28  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|txBuffer[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y11_N14 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|txClockCount[5]~7                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y11_N14 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io3|txd~2                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y11_N30 ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|LessThan4~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y9_N20  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|reset~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y11_N0  ; 29      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|rxBitCount[2]~1                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y11_N24 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|rxBuffer~14                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y9_N22  ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|rxClockCount[4]~15                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y11_N14 ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|rxCurrentByteBuffer[0]~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N28 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|rxFilter~8                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y6_N4   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|txBuffer[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y8_N28  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|txClockCount[4]~7                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N12 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io4|txd~2                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y11_N6  ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|LessThan4~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y7_N14  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|reset~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y10_N26 ; 29      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|rxBitCount[3]~1                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y10_N6  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|rxBuffer~14                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y7_N10  ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|rxClockCount[2]~15                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y7_N12  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|rxCurrentByteBuffer[0]~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y10_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|rxFilter~8                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y7_N18  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|txBuffer[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y9_N8   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|txClockCount[0]~7                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y9_N8   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; bufferedUART:io5|txd~2                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y9_N2   ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_T2             ; 768     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N16 ; 43      ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; comb~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N12 ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; comb~10                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y15_N2  ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; comb~11                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y14_N20 ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; comb~12                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N2  ; 15      ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; comb~13                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y10_N30 ; 12      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; comb~14                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y15_N12 ; 26      ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; comb~2                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N30 ; 15      ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; comb~24                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N10 ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; comb~3                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y11_N10 ; 12      ; Clock                                   ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; comb~4                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N6  ; 15      ; Clock                                   ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; comb~5                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y11_N2  ; 12      ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; comb~6                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N20 ; 15      ; Clock                                   ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; comb~7                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y10_N24 ; 12      ; Clock                                   ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; comb~8                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N8  ; 11      ; Clock                                   ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; comb~9                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y11_N12 ; 12      ; Clock                                   ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; cpuClock                                                                                                                                                                                                                                                                                                                                                    ; FF_X27_Y15_N3      ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; cpuClock                                                                                                                                                                                                                                                                                                                                                    ; FF_X27_Y15_N3      ; 343     ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; n_extReset                                                                                                                                                                                                                                                                                                                                                  ; PIN_Y13            ; 465     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; n_ioWR                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y11_N30 ; 37      ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; n_memWR~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y19_N24 ; 9       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|Equal5~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y16_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|LessThan1~2                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X3_Y23_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|Selector104~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y20_N24 ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|Selector82~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y18_N18 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|\fsm:bit_counter[4]~4                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y16_N10 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|\fsm:byte_counter[0]~5                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y17_N0  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|address[1]~17                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y17_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|address[31]~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y20_N6  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|address~14                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y17_N18 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|address~4                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y17_N30 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|cmd_out[55]~31                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y20_N14 ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|ctl_led~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y16_N8  ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|data_sig[7]~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y18_N2  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|recv_data[0]~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y16_N22 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|return_state.receive_ocr_wait~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y17_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|state.receive_byte                                                                                                                                                                                                                                                                                                                        ; FF_X17_Y18_N15     ; 52      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|state.write_block_byte                                                                                                                                                                                                                                                                                                                    ; FF_X19_Y18_N27     ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|wr_cmd_reg~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y20_N30 ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sd_controller:sd1|wr_dat_reg~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y15_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X10_Y20_N11     ; 23      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X7_Y20_N20  ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X7_Y20_N30  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X11_Y19_N24 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X6_Y21_N18  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X12_Y19_N1      ; 14      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X11_Y19_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X12_Y19_N3      ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X11_Y19_N6  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; LCCOMB_X7_Y20_N26  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X7_Y22_N16  ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~12      ; LCCOMB_X6_Y20_N20  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22 ; LCCOMB_X7_Y20_N28  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23 ; LCCOMB_X6_Y20_N30  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X10_Y20_N1      ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X10_Y20_N7      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X10_Y20_N17     ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X10_Y20_N22 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X8_Y20_N13      ; 23      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X6_Y21_N22  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; BRG:brg1|baud_clk            ; FF_X22_Y4_N1       ; 51      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; BRG:brg2|baud_clk            ; FF_X40_Y15_N27     ; 51      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; BRG:brg3|baud_clk            ; FF_X21_Y2_N29      ; 51      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; BRG:brg4|baud_clk            ; FF_X22_Y1_N31      ; 51      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y15_N0     ; 128     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk                          ; PIN_T2             ; 768     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; comb~0                       ; LCCOMB_X22_Y14_N16 ; 43      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; comb~12                      ; LCCOMB_X22_Y14_N2  ; 15      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; comb~13                      ; LCCOMB_X23_Y10_N30 ; 12      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; comb~14                      ; LCCOMB_X27_Y15_N12 ; 26      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; comb~2                       ; LCCOMB_X22_Y14_N30 ; 15      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; comb~3                       ; LCCOMB_X23_Y11_N10 ; 12      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; comb~4                       ; LCCOMB_X22_Y14_N6  ; 15      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; comb~5                       ; LCCOMB_X24_Y11_N2  ; 12      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; comb~6                       ; LCCOMB_X22_Y14_N20 ; 15      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; comb~7                       ; LCCOMB_X24_Y10_N24 ; 12      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; comb~8                       ; LCCOMB_X22_Y14_N8  ; 11      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; comb~9                       ; LCCOMB_X22_Y11_N12 ; 12      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; cpuClock                     ; FF_X27_Y15_N3      ; 343     ; 118                                  ; Global Clock         ; GCLK7            ; --                        ;
; n_ioWR                       ; LCCOMB_X23_Y11_N30 ; 37      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                       ; Location                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; ../../Components/TERMINAL/CGAFontBold.HEX ; M9K_X25_Y14_N0, M9K_X25_Y15_N0                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 2400         ; 8            ; 2400         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 19200  ; 2400                        ; 8                           ; 2400                        ; 8                           ; 19200               ; 4    ; None                                      ; M9K_X13_Y19_N0, M9K_X13_Y22_N0, M9K_X13_Y21_N0, M9K_X13_Y20_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; Single Clock ; 2400         ; 8            ; 2400         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 19200  ; 2400                        ; 8                           ; 2400                        ; 8                           ; 19200               ; 4    ; None                                      ; M9K_X13_Y17_N0, M9K_X13_Y16_N0, M9K_X13_Y15_N0, M9K_X13_Y18_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 19200        ; 8            ; 19200        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 153600 ; 19200                       ; 8                           ; 19200                       ; 8                           ; 153600              ; 20   ; None                                      ; M9K_X13_Y23_N0, M9K_X25_Y20_N0, M9K_X25_Y16_N0, M9K_X25_Y18_N0, M9K_X13_Y26_N0, M9K_X25_Y19_N0, M9K_X13_Y27_N0, M9K_X13_Y11_N0, M9K_X25_Y12_N0, M9K_X25_Y22_N0, M9K_X25_Y24_N0, M9K_X25_Y26_N0, M9K_X25_Y23_N0, M9K_X25_Y27_N0, M9K_X25_Y17_N0, M9K_X13_Y24_N0, M9K_X13_Y25_N0, M9K_X13_Y12_N0, M9K_X25_Y21_N0, M9K_X13_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096   ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1    ; ../Components/TERMINAL/keymap.hex         ; M9K_X13_Y9_N0                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ALTSYNCRAM                ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; ../../ROMS/Z80/CMON32.HEX                 ; M9K_X13_Y13_N0, M9K_X13_Y14_N0                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                      ; M9K_X25_Y10_N0                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                      ; M9K_X25_Y13_N0                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                      ; M9K_X25_Y9_N0                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                      ; M9K_X25_Y7_N0                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated|ALTSYNCRAM                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;8;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10000001) (201) (129) (81)   ;(10011001) (231) (153) (99)   ;(10000001) (201) (129) (81)   ;(01000010) (102) (66) (42)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;16;(11111110) (376) (254) (FE)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;24;(00010000) (20) (16) (10)    ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;32;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10100101) (245) (165) (A5)   ;(10011001) (231) (153) (99)   ;(10100101) (245) (165) (A5)   ;(01000010) (102) (66) (42)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00100100) (44) (36) (24)   ;(00011000) (30) (24) (18)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;64;(11111110) (376) (254) (FE)    ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;72;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;80;(11111110) (376) (254) (FE)    ;(11000110) (306) (198) (C6)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00100000) (40) (32) (20)   ;(01100000) (140) (96) (60)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(01100000) (140) (96) (60)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00001000) (10) (8) (08)   ;(00001100) (14) (12) (0C)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00100100) (44) (36) (24)   ;(01100110) (146) (102) (66)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(01100110) (146) (102) (66)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;
;120;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(11101110) (356) (238) (EE)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01110011) (163) (115) (73)   ;(11011110) (336) (222) (DE)   ;(11001100) (314) (204) (CC)   ;(11011110) (336) (222) (DE)   ;(01110011) (163) (115) (73)   ;(00000000) (0) (0) (00)   ;
;136;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;
;144;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;152;(00111100) (74) (60) (3C)    ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011110) (36) (30) (1E)   ;(00110000) (60) (48) (30)   ;(01111100) (174) (124) (7C)   ;(00110000) (60) (48) (30)   ;(00011110) (36) (30) (1E)   ;(00000000) (0) (0) (00)   ;
;168;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(11000000) (300) (192) (C0)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(01110000) (160) (112) (70)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(01110011) (163) (115) (73)   ;(11001110) (316) (206) (CE)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;224;(00000011) (3) (3) (03)    ;(00000110) (6) (6) (06)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;
;232;(00000000) (0) (0) (00)    ;(11100110) (346) (230) (E6)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000111) (307) (199) (C7)   ;(00000000) (0) (0) (00)   ;
;240;(00000011) (3) (3) (03)    ;(00000110) (6) (6) (06)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(11000011) (303) (195) (C3)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;256;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;264;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;272;(01101100) (154) (108) (6C)    ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;280;(01101100) (154) (108) (6C)    ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;288;(00011000) (30) (24) (18)    ;(00111110) (76) (62) (3E)   ;(01011000) (130) (88) (58)   ;(00111100) (74) (60) (3C)   ;(00011010) (32) (26) (1A)   ;(01111100) (174) (124) (7C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;296;(00000000) (0) (0) (00)    ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;304;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(01110110) (166) (118) (76)   ;(11011100) (334) (220) (DC)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;312;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;320;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;328;(00110000) (60) (48) (30)    ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;336;(00000000) (0) (0) (00)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(11111111) (377) (255) (FF)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;344;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;352;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;
;360;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;368;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;376;(00000110) (6) (6) (06)    ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;(10000000) (200) (128) (80)   ;(00000000) (0) (0) (00)   ;
;384;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11001110) (316) (206) (CE)   ;(11010110) (326) (214) (D6)   ;(11100110) (346) (230) (E6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;392;(00011000) (30) (24) (18)    ;(01111000) (170) (120) (78)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;400;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(00000110) (6) (6) (06)   ;(00011100) (34) (28) (1C)   ;(01110000) (160) (112) (70)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;408;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(00000110) (6) (6) (06)   ;(00011100) (34) (28) (1C)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;416;(00011100) (34) (28) (1C)    ;(00111100) (74) (60) (3C)   ;(01101100) (154) (108) (6C)   ;(11001100) (314) (204) (CC)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;424;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;432;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;440;(11111110) (376) (254) (FE)    ;(00000110) (6) (6) (06)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;448;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;456;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;464;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;472;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;
;480;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;488;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;496;(01100000) (140) (96) (60)    ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;504;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;512;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;520;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;528;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;
;536;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;544;(11111000) (370) (248) (F8)    ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;
;552;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;560;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;568;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11001110) (316) (206) (CE)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;576;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;584;(01111110) (176) (126) (7E)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;592;(00011110) (36) (30) (1E)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(01111000) (170) (120) (78)   ;(00000000) (0) (0) (00)   ;
;600;(11000110) (306) (198) (C6)    ;(11001100) (314) (204) (CC)   ;(11011000) (330) (216) (D8)   ;(11110000) (360) (240) (F0)   ;(11011000) (330) (216) (D8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;608;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;616;(11000110) (306) (198) (C6)    ;(11101110) (356) (238) (EE)   ;(11111110) (376) (254) (FE)   ;(11010110) (326) (214) (D6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;624;(11000110) (306) (198) (C6)    ;(11100110) (346) (230) (E6)   ;(11110110) (366) (246) (F6)   ;(11011110) (336) (222) (DE)   ;(11001110) (316) (206) (CE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;632;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;640;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;648;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11011010) (332) (218) (DA)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;656;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11011000) (330) (216) (D8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;664;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;672;(11111100) (374) (252) (FC)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;680;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;688;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;696;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11010110) (326) (214) (D6)   ;(11111110) (376) (254) (FE)   ;(11101110) (356) (238) (EE)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;704;(11000110) (306) (198) (C6)    ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;712;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;720;(11111110) (376) (254) (FE)    ;(00000110) (6) (6) (06)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;728;(00111100) (74) (60) (3C)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;736;(11000000) (300) (192) (C0)    ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000110) (6) (6) (06)   ;(00000010) (2) (2) (02)   ;(00000000) (0) (0) (00)   ;
;744;(00111100) (74) (60) (3C)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;752;(00011000) (30) (24) (18)    ;(00111100) (74) (60) (3C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;760;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;
;768;(00110000) (60) (48) (30)    ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;776;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;784;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;
;792;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;800;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;808;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;816;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(11111100) (374) (252) (FC)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;824;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;
;832;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;840;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;848;(00000110) (6) (6) (06)    ;(00000000) (0) (0) (00)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;
;856;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(11111000) (370) (248) (F8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;864;(00110000) (60) (48) (30)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00011100) (34) (28) (1C)   ;(00000000) (0) (0) (00)   ;
;872;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;880;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;888;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;896;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;
;904;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;912;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11011110) (336) (222) (DE)   ;(11110000) (360) (240) (F0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;920;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;928;(01100000) (140) (96) (60)    ;(01100000) (140) (96) (60)   ;(11111100) (374) (252) (FC)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;936;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;944;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;952;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;960;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;968;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(11111100) (374) (252) (FC)   ;
;976;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(00011100) (34) (28) (1C)   ;(00111000) (70) (56) (38)   ;(01110000) (160) (112) (70)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;984;(00001110) (16) (14) (0E)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01110000) (160) (112) (70)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001110) (16) (14) (0E)   ;(00000000) (0) (0) (00)   ;
;992;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1000;(01110000) (160) (112) (70)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001110) (16) (14) (0E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01110000) (160) (112) (70)   ;(00000000) (0) (0) (00)   ;
;1008;(01110110) (166) (118) (76)    ;(11011100) (334) (220) (DC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1016;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1024;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1032;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1040;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1048;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00111111) (77) (63) (3F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1056;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1064;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1072;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111111) (77) (63) (3F)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1080;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1088;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1096;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1112;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100111) (347) (231) (E7)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1128;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11100111) (347) (231) (E7)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1144;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100111) (347) (231) (E7)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11100111) (347) (231) (E7)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1160;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1176;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011111) (37) (31) (1F)   ;(00001111) (17) (15) (0F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1192;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00001111) (17) (15) (0F)   ;(00011111) (37) (31) (1F)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1208;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1224;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111000) (370) (248) (F8)   ;(11110000) (360) (240) (F0)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1240;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11110000) (360) (240) (F0)   ;(11111000) (370) (248) (F8)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1256;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1264;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1272;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1280;(01111000) (170) (120) (78)    ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;1288;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1296;(00111000) (70) (56) (38)    ;(01000100) (104) (68) (44)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1304;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(11111000) (370) (248) (F8)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;1312;(00111000) (70) (56) (38)    ;(01000100) (104) (68) (44)   ;(10111010) (272) (186) (BA)   ;(10100010) (242) (162) (A2)   ;(10111010) (272) (186) (BA)   ;(01000100) (104) (68) (44)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1320;(01111110) (176) (126) (7E)    ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(01110100) (164) (116) (74)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00000000) (0) (0) (00)   ;
;1328;(00011110) (36) (30) (1E)    ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(11110000) (360) (240) (F0)   ;(00000000) (0) (0) (00)   ;
;1336;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1344;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01000100) (104) (68) (44)   ;(01001100) (114) (76) (4C)   ;(01010100) (124) (84) (54)   ;(00011110) (36) (30) (1E)   ;(00000100) (4) (4) (04)   ;(00000000) (0) (0) (00)   ;
;1352;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01001100) (114) (76) (4C)   ;(01010010) (122) (82) (52)   ;(01000100) (104) (68) (44)   ;(00001000) (10) (8) (08)   ;(00011110) (36) (30) (1E)   ;(00000000) (0) (0) (00)   ;
;1360;(11100000) (340) (224) (E0)    ;(00010000) (20) (16) (10)   ;(01100010) (142) (98) (62)   ;(00010110) (26) (22) (16)   ;(11101010) (352) (234) (EA)   ;(00001111) (17) (15) (0F)   ;(00000010) (2) (2) (02)   ;(00000000) (0) (0) (00)   ;
;1368;(00000000) (0) (0) (00)    ;(00110011) (63) (51) (33)   ;(01100110) (146) (102) (66)   ;(11001100) (314) (204) (CC)   ;(01100110) (146) (102) (66)   ;(00110011) (63) (51) (33)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1376;(00000000) (0) (0) (00)    ;(11001100) (314) (204) (CC)   ;(01100110) (146) (102) (66)   ;(00110011) (63) (51) (33)   ;(01100110) (146) (102) (66)   ;(11001100) (314) (204) (CC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1384;(11100000) (340) (224) (E0)    ;(10010000) (220) (144) (90)   ;(10010100) (224) (148) (94)   ;(11101110) (356) (238) (EE)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(00000000) (0) (0) (00)   ;
;1392;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1400;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1408;(00011100) (34) (28) (1C)    ;(00110110) (66) (54) (36)   ;(00110000) (60) (48) (30)   ;(11111100) (374) (252) (FC)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(11100000) (340) (224) (E0)   ;(00000000) (0) (0) (00)   ;
;1416;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;
;1424;(00000000) (0) (0) (00)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1432;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1440;(00010000) (20) (16) (10)    ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1448;(00000000) (0) (0) (00)    ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(00011000) (30) (24) (18)   ;(00100000) (40) (32) (20)   ;(01011011) (133) (91) (5B)   ;(11011011) (333) (219) (DB)   ;(00000000) (0) (0) (00)   ;
;1456;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01000110) (106) (70) (46)   ;(01001001) (111) (73) (49)   ;(01000110) (106) (70) (46)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1464;(11100000) (340) (224) (E0)    ;(00010000) (20) (16) (10)   ;(01100110) (146) (102) (66)   ;(00011001) (31) (25) (19)   ;(11100110) (346) (230) (E6)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1472;(11110000) (360) (240) (F0)    ;(10000000) (200) (128) (80)   ;(11100110) (346) (230) (E6)   ;(00011001) (31) (25) (19)   ;(11100110) (346) (230) (E6)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1480;(11110000) (360) (240) (F0)    ;(00010000) (20) (16) (10)   ;(00100110) (46) (38) (26)   ;(01001001) (111) (73) (49)   ;(10000110) (206) (134) (86)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1488;(00111000) (70) (56) (38)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;
;1496;(00000000) (0) (0) (00)    ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1504;(00000000) (0) (0) (00)    ;(00111000) (70) (56) (38)   ;(01111100) (174) (124) (7C)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(01111100) (174) (124) (7C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1512;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1520;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10111001) (271) (185) (B9)   ;(10100101) (245) (165) (A5)   ;(10111001) (271) (185) (B9)   ;(10101001) (251) (169) (A9)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;
;1528;(11111011) (373) (251) (FB)    ;(01010101) (125) (85) (55)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1536;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1544;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1552;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1560;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1568;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1576;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1584;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1592;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1600;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1608;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1616;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1624;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1632;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1640;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1648;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1656;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1664;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1672;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1680;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1688;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1696;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1704;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;
;1712;(00111110) (76) (62) (3E)    ;(01111000) (170) (120) (78)   ;(11011000) (330) (216) (D8)   ;(11111110) (376) (254) (FE)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011110) (336) (222) (DE)   ;(00000000) (0) (0) (00)   ;
;1720;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1728;(01111010) (172) (122) (7A)    ;(11001100) (314) (204) (CC)   ;(11001110) (316) (206) (CE)   ;(11010110) (326) (214) (D6)   ;(11100110) (346) (230) (E6)   ;(01100110) (146) (102) (66)   ;(10111100) (274) (188) (BC)   ;(00000000) (0) (0) (00)   ;
;1736;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01110110) (166) (118) (76)   ;(01101110) (156) (110) (6E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1744;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1752;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1760;(11000000) (300) (192) (C0)    ;(00110000) (60) (48) (30)   ;(00001100) (14) (12) (0C)   ;(00110000) (60) (48) (30)   ;(11001100) (314) (204) (CC)   ;(00110000) (60) (48) (30)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;1768;(00000110) (6) (6) (06)    ;(00011000) (30) (24) (18)   ;(01100000) (140) (96) (60)   ;(00011000) (30) (24) (18)   ;(01100110) (146) (102) (66)   ;(00011000) (30) (24) (18)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1776;(00000110) (6) (6) (06)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;1784;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00110010) (62) (50) (32)   ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1792;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1800;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1808;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1816;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1824;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;1832;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1840;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1848;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1856;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1864;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1872;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1880;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1888;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1896;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1904;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1912;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;
;1920;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1928;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1936;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1944;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1952;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;1960;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;
;1968;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01101100) (154) (108) (6C)   ;(00011010) (32) (26) (1A)   ;(01111110) (176) (126) (7E)   ;(11011000) (330) (216) (D8)   ;(01101110) (156) (110) (6E)   ;(00000000) (0) (0) (00)   ;
;1976;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1984;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111010) (172) (122) (7A)   ;(11001100) (314) (204) (CC)   ;(11010110) (326) (214) (D6)   ;(01100110) (146) (102) (66)   ;(10111100) (274) (188) (BC)   ;(00000000) (0) (0) (00)   ;
;1992;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(11011100) (334) (220) (DC)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;2000;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;2008;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;2016;(00001000) (10) (8) (08)    ;(00001100) (14) (12) (0C)   ;(11111110) (376) (254) (FE)   ;(00000111) (7) (7) (07)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;2024;(00010000) (20) (16) (10)    ;(00110000) (60) (48) (30)   ;(01111111) (177) (127) (7F)   ;(11100000) (340) (224) (E0)   ;(01111111) (177) (127) (7F)   ;(00110000) (60) (48) (30)   ;(00010000) (20) (16) (10)   ;(00000000) (0) (0) (00)   ;
;2032;(00000000) (0) (0) (00)    ;(00100100) (44) (36) (24)   ;(01111110) (176) (126) (7E)   ;(11000011) (303) (195) (C3)   ;(01111110) (176) (126) (7E)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2040;(00000000) (0) (0) (00)    ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ALTSYNCRAM                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11110011) (363) (243) (F3)    ;(11000011) (303) (195) (C3)   ;(10110100) (264) (180) (B4)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;8;(00011000) (30) (24) (18)    ;(00010110) (26) (22) (16)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;16;(11000101) (305) (197) (C5)    ;(00111010) (72) (58) (3A)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(01001111) (117) (79) (4F)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;(11100110) (346) (230) (E6)   ;
;24;(00000001) (1) (1) (01)    ;(00101000) (50) (40) (28)   ;(11111010) (372) (250) (FA)   ;(00001100) (14) (12) (0C)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;(11000001) (301) (193) (C1)   ;(11001001) (311) (201) (C9)   ;
;32;(11000101) (305) (197) (C5)    ;(11110101) (365) (245) (F5)   ;(00111010) (72) (58) (3A)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(01001111) (117) (79) (4F)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;
;40;(11100110) (346) (230) (E6)    ;(00001010) (12) (10) (0A)   ;(00101000) (50) (40) (28)   ;(11111010) (372) (250) (FA)   ;(00001100) (14) (12) (0C)   ;(11110001) (361) (241) (F1)   ;(11101101) (355) (237) (ED)   ;(01111001) (171) (121) (79)   ;
;48;(11000001) (301) (193) (C1)    ;(11001001) (311) (201) (C9)   ;(00001100) (14) (12) (0C)   ;(01010000) (120) (80) (50)   ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;
;56;(00100000) (40) (32) (20)    ;(01011011) (133) (91) (5B)   ;(01010011) (123) (83) (53)   ;(01010000) (120) (80) (50)   ;(01000001) (101) (65) (41)   ;(01000011) (103) (67) (43)   ;(01000101) (105) (69) (45)   ;(01011101) (135) (93) (5D)   ;
;64;(00100000) (40) (32) (20)    ;(01110100) (164) (116) (74)   ;(01101111) (157) (111) (6F)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01100011) (143) (99) (63)   ;(01110100) (164) (116) (74)   ;(01101001) (151) (105) (69)   ;
;72;(01110110) (166) (118) (76)    ;(01100001) (141) (97) (61)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;(01100011) (143) (99) (63)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;
;80;(01110011) (163) (115) (73)    ;(01101111) (157) (111) (6F)   ;(01101100) (154) (108) (6C)   ;(01100101) (145) (101) (65)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;
;88;(00001010) (12) (10) (0A)    ;(01011010) (132) (90) (5A)   ;(00111000) (70) (56) (38)   ;(00110000) (60) (48) (30)   ;(00100000) (40) (32) (20)   ;(01001101) (115) (77) (4D)   ;(01110101) (165) (117) (75)   ;(01101100) (154) (108) (6C)   ;
;96;(01110100) (164) (116) (74)    ;(01101001) (151) (105) (69)   ;(01100011) (143) (99) (63)   ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(01110000) (160) (112) (70)   ;(00100000) (40) (32) (20)   ;(01001101) (115) (77) (4D)   ;
;104;(01110101) (165) (117) (75)    ;(01101100) (154) (108) (6C)   ;(01110100) (164) (116) (74)   ;(01101001) (151) (105) (69)   ;(01100010) (142) (98) (62)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01110100) (164) (116) (74)   ;
;112;(00100000) (40) (32) (20)    ;(01001101) (115) (77) (4D)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(01101001) (151) (105) (69)   ;(01110100) (164) (116) (74)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;
;120;(00100000) (40) (32) (20)    ;(01110110) (166) (118) (76)   ;(00110011) (63) (51) (33)   ;(00101110) (56) (46) (2E)   ;(00110010) (62) (50) (32)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(01100010) (142) (98) (62)   ;
;128;(01100001) (141) (97) (61)    ;(01110011) (163) (115) (73)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(00100000) (40) (32) (20)   ;
;136;(01100100) (144) (100) (64)    ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01101001) (151) (105) (69)   ;(01100111) (147) (103) (67)   ;(01101110) (156) (110) (6E)   ;(00100000) (40) (32) (20)   ;(01100010) (142) (98) (62)   ;
;144;(01111001) (171) (121) (79)    ;(00100000) (40) (32) (20)   ;(01000111) (107) (71) (47)   ;(00101110) (56) (46) (2E)   ;(00100000) (40) (32) (20)   ;(01010011) (123) (83) (53)   ;(01100101) (145) (101) (65)   ;(01100001) (141) (97) (61)   ;
;152;(01110010) (162) (114) (72)    ;(01101100) (154) (108) (6C)   ;(01100101) (145) (101) (65)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;160;(01110000) (160) (112) (70)    ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00100000) (40) (32) (20)   ;(00111111) (77) (63) (3F)   ;(00100000) (40) (32) (20)   ;
;168;(01100110) (146) (102) (66)    ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;(00100000) (40) (32) (20)   ;(01101000) (150) (104) (68)   ;(01100101) (145) (101) (65)   ;(01101100) (154) (108) (6C)   ;(01110000) (160) (112) (70)   ;
;176;(00001101) (15) (13) (0D)    ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00000000) (0) (0) (00)   ;(00000110) (6) (6) (06)   ;(00000100) (4) (4) (04)   ;(10101111) (257) (175) (AF)   ;(11010011) (323) (211) (D3)   ;
;184;(11111000) (370) (248) (F8)    ;(11010011) (323) (211) (D3)   ;(11111101) (375) (253) (FD)   ;(00111100) (74) (60) (3C)   ;(00010000) (20) (16) (10)   ;(11111001) (371) (249) (F9)   ;(00110001) (61) (49) (31)   ;(01101000) (150) (104) (68)   ;
;192;(00001000) (10) (8) (08)    ;(00111110) (76) (62) (3E)   ;(10010101) (225) (149) (95)   ;(11010011) (323) (211) (D3)   ;(10000000) (200) (128) (80)   ;(11010011) (323) (211) (D3)   ;(10000010) (202) (130) (82)   ;(00111110) (76) (62) (3E)   ;
;200;(00000111) (7) (7) (07)    ;(11010011) (323) (211) (D3)   ;(01111011) (173) (123) (7B)   ;(11010011) (323) (211) (D3)   ;(01111100) (174) (124) (7C)   ;(00111110) (76) (62) (3E)   ;(10000000) (200) (128) (80)   ;(00110010) (62) (50) (32)   ;
;208;(00000000) (0) (0) (00)    ;(00001000) (10) (8) (08)   ;(00100001) (41) (33) (21)   ;(00110010) (62) (50) (32)   ;(00000000) (0) (0) (00)   ;(11100101) (345) (229) (E5)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;
;216;(00000001) (1) (1) (01)    ;(00111110) (76) (62) (3E)   ;(10000010) (202) (130) (82)   ;(00110010) (62) (50) (32)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(11100001) (341) (225) (E1)   ;(11001101) (315) (205) (CD)   ;
;224;(00001110) (16) (14) (0E)    ;(00000001) (1) (1) (01)   ;(00111110) (76) (62) (3E)   ;(10000000) (200) (128) (80)   ;(01001111) (117) (79) (4F)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;(11100110) (346) (230) (E6)   ;
;232;(00000001) (1) (1) (01)    ;(00100000) (40) (32) (20)   ;(00001000) (10) (8) (08)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;(11100110) (346) (230) (E6)   ;
;240;(00000001) (1) (1) (01)    ;(00101000) (50) (40) (28)   ;(11101111) (357) (239) (EF)   ;(00001100) (14) (12) (0C)   ;(11101101) (355) (237) (ED)   ;(01111000) (170) (120) (78)   ;(11111110) (376) (254) (FE)   ;(00100000) (40) (32) (20)   ;
;248;(00100000) (40) (32) (20)    ;(11101000) (350) (232) (E8)   ;(00001101) (15) (13) (0D)   ;(01111001) (171) (121) (79)   ;(00110010) (62) (50) (32)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(00111110) (76) (62) (3E)   ;
;256;(00001100) (14) (12) (0C)    ;(11010011) (323) (211) (D3)   ;(10000001) (201) (129) (81)   ;(11010011) (323) (211) (D3)   ;(10000011) (203) (131) (83)   ;(00100001) (41) (33) (21)   ;(01010111) (127) (87) (57)   ;(00000000) (0) (0) (00)   ;
;264;(11001101) (315) (205) (CD)    ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11000011) (303) (195) (C3)   ;(01010000) (120) (80) (50)   ;(00000010) (2) (2) (02)   ;(01111110) (176) (126) (7E)   ;(11100110) (346) (230) (E6)   ;
;272;(01111111) (177) (127) (7F)    ;(11001000) (310) (200) (C8)   ;(11001111) (317) (207) (CF)   ;(00100011) (43) (35) (23)   ;(00011000) (30) (24) (18)   ;(11111000) (370) (248) (F8)   ;(00111110) (76) (62) (3E)   ;(00001101) (15) (13) (0D)   ;
;280;(11001101) (315) (205) (CD)    ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(00111110) (76) (62) (3E)   ;(00001010) (12) (10) (0A)   ;(11000011) (303) (195) (C3)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;
;288;(00001101) (15) (13) (0D)    ;(00001010) (12) (10) (0A)   ;(01000010) (102) (66) (42)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01010110) (126) (86) (56)   ;(01101111) (157) (111) (6F)   ;
;296;(01101100) (154) (108) (6C)    ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01100101) (145) (101) (65)   ;(01101110) (156) (110) (6E)   ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01100010) (142) (98) (62)   ;
;304;(01100101) (145) (101) (65)    ;(01110010) (162) (114) (72)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(11111011) (373) (251) (FB)   ;(00000001) (1) (1) (01)   ;(01111010) (172) (122) (7A)   ;(10110111) (267) (183) (B7)   ;
;312;(00100000) (40) (32) (20)    ;(00011010) (32) (26) (1A)   ;(01111011) (173) (123) (7B)   ;(00111101) (75) (61) (3D)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(00110000) (60) (48) (30)   ;(00010100) (24) (20) (14)   ;
;320;(00111100) (74) (60) (3C)    ;(00110010) (62) (50) (32)   ;(00000011) (3) (3) (03)   ;(00001000) (10) (8) (08)   ;(01111110) (176) (126) (7E)   ;(11111110) (376) (254) (FE)   ;(00101100) (54) (44) (2C)   ;(11000000) (300) (192) (C0)   ;
;328;(00100011) (43) (35) (23)    ;(11001101) (315) (205) (CD)   ;(11011100) (334) (220) (DC)   ;(00000001) (1) (1) (01)   ;(01111010) (172) (122) (7A)   ;(10110011) (263) (179) (B3)   ;(11001000) (310) (200) (C8)   ;(11101101) (355) (237) (ED)   ;
;336;(01010011) (123) (83) (53)    ;(00000001) (1) (1) (01)   ;(00001000) (10) (8) (08)   ;(11001001) (311) (201) (C9)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00000001) (1) (1) (01)   ;(11001101) (315) (205) (CD)   ;
;344;(00001110) (16) (14) (0E)    ;(00000001) (1) (1) (01)   ;(11100001) (341) (225) (E1)   ;(11001001) (311) (201) (C9)   ;(11001101) (315) (205) (CD)   ;(11010000) (320) (208) (D0)   ;(00000001) (1) (1) (01)   ;(11111110) (376) (254) (FE)   ;
;352;(00001101) (15) (13) (0D)    ;(11001000) (310) (200) (C8)   ;(11111110) (376) (254) (FE)   ;(00001000) (10) (8) (08)   ;(00101000) (50) (40) (28)   ;(00101111) (57) (47) (2F)   ;(11111110) (376) (254) (FE)   ;(00000011) (3) (3) (03)   ;
;360;(00101000) (50) (40) (28)    ;(01011110) (136) (94) (5E)   ;(11111110) (376) (254) (FE)   ;(00011011) (33) (27) (1B)   ;(00101000) (50) (40) (28)   ;(01011010) (132) (90) (5A)   ;(11111110) (376) (254) (FE)   ;(01000111) (107) (71) (47)   ;
;368;(00110000) (60) (48) (30)    ;(11101010) (352) (234) (EA)   ;(11111110) (376) (254) (FE)   ;(01000001) (101) (65) (41)   ;(00110000) (60) (48) (30)   ;(00001100) (14) (12) (0C)   ;(11111110) (376) (254) (FE)   ;(00111010) (72) (58) (3A)   ;
;376;(00110000) (60) (48) (30)    ;(11100010) (342) (226) (E2)   ;(11111110) (376) (254) (FE)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00000100) (4) (4) (04)   ;(11111110) (376) (254) (FE)   ;(00101100) (54) (44) (2C)   ;
;384;(00100000) (40) (32) (20)    ;(11011010) (332) (218) (DA)   ;(01110111) (167) (119) (77)   ;(11001101) (315) (205) (CD)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(00000100) (4) (4) (04)   ;(00100011) (43) (35) (23)   ;
;392;(00110110) (66) (54) (36)    ;(00000000) (0) (0) (00)   ;(01111000) (170) (120) (78)   ;(11111110) (376) (254) (FE)   ;(00100000) (40) (32) (20)   ;(00101000) (50) (40) (28)   ;(00000110) (6) (6) (06)   ;(00011000) (30) (24) (18)   ;
;400;(11001011) (313) (203) (CB)    ;(00001000) (10) (8) (08)   ;(00100000) (40) (32) (20)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;(11100101) (345) (229) (E5)   ;(00100001) (41) (33) (21)   ;(10010001) (221) (145) (91)   ;
;408;(00000001) (1) (1) (01)    ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11100001) (341) (225) (E1)   ;(00000101) (5) (5) (05)   ;(00101000) (50) (40) (28)   ;(00101110) (56) (46) (2E)   ;
;416;(00101011) (53) (43) (2B)    ;(00110110) (66) (54) (36)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(10110111) (267) (183) (B7)   ;(00001101) (15) (13) (0D)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;
;424;(01101111) (157) (111) (6F)    ;(01110010) (162) (114) (72)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;432;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;440;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;448;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00001101) (15) (13) (0D)   ;(00000000) (0) (0) (00)   ;
;456;(00100001) (41) (33) (21)    ;(10100101) (245) (165) (A5)   ;(00000001) (1) (1) (01)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11100001) (341) (225) (E1)   ;(11001001) (311) (201) (C9)   ;
;464;(11001101) (315) (205) (CD)    ;(00010000) (20) (16) (10)   ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(01000000) (100) (64) (40)   ;(11011000) (330) (216) (D8)   ;(11111110) (376) (254) (FE)   ;(01111011) (173) (123) (7B)   ;
;472;(11010000) (320) (208) (D0)    ;(11100110) (346) (230) (E6)   ;(01011111) (137) (95) (5F)   ;(11001001) (311) (201) (C9)   ;(00010001) (21) (17) (11)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11010101) (325) (213) (D5)   ;
;480;(01111110) (176) (126) (7E)    ;(11010110) (326) (214) (D6)   ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(00010100) (24) (20) (14)   ;(11111110) (376) (254) (FE)   ;(00001010) (12) (10) (0A)   ;(00111000) (70) (56) (38)   ;
;488;(00000010) (2) (2) (02)    ;(11010110) (326) (214) (D6)   ;(00000111) (7) (7) (07)   ;(01011111) (137) (95) (5F)   ;(00010110) (26) (22) (16)   ;(00000000) (0) (0) (00)   ;(11100011) (343) (227) (E3)   ;(00101001) (51) (41) (29)   ;
;496;(00101001) (51) (41) (29)    ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00011001) (31) (25) (19)   ;(11100011) (343) (227) (E3)   ;(00100011) (43) (35) (23)   ;(11000011) (303) (195) (C3)   ;(11100000) (340) (224) (E0)   ;
;504;(00000001) (1) (1) (01)    ;(11010001) (321) (209) (D1)   ;(11001001) (311) (201) (C9)   ;(00010001) (21) (17) (11)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11010101) (325) (213) (D5)   ;(01111110) (176) (126) (7E)   ;
;512;(11111110) (376) (254) (FE)    ;(01000001) (101) (65) (41)   ;(00110000) (60) (48) (30)   ;(00010011) (23) (19) (13)   ;(11010110) (326) (214) (D6)   ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(00001101) (15) (13) (0D)   ;
;520;(01011111) (137) (95) (5F)    ;(11100011) (343) (227) (E3)   ;(01000100) (104) (68) (44)   ;(01001101) (115) (77) (4D)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00001001) (11) (9) (09)   ;(00101001) (51) (41) (29)   ;
;528;(00011001) (31) (25) (19)    ;(11100011) (343) (227) (E3)   ;(00100011) (43) (35) (23)   ;(00011000) (30) (24) (18)   ;(11101010) (352) (234) (EA)   ;(11010001) (321) (209) (D1)   ;(11001001) (311) (201) (C9)   ;(11010001) (321) (209) (D1)   ;
;536;(00010001) (21) (17) (11)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11001001) (311) (201) (C9)   ;(01111100) (174) (124) (7C)   ;(11001101) (315) (205) (CD)   ;(00100001) (41) (33) (21)   ;(00000010) (2) (2) (02)   ;
;544;(01111101) (175) (125) (7D)    ;(11110101) (365) (245) (F5)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(11001101) (315) (205) (CD)   ;(00101010) (52) (42) (2A)   ;
;552;(00000010) (2) (2) (02)    ;(11110001) (361) (241) (F1)   ;(11001101) (315) (205) (CD)   ;(00110000) (60) (48) (30)   ;(00000010) (2) (2) (02)   ;(11000011) (303) (195) (C3)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;
;560;(11100110) (346) (230) (E6)    ;(00001111) (17) (15) (0F)   ;(11000110) (306) (198) (C6)   ;(10010000) (220) (144) (90)   ;(00100111) (47) (39) (27)   ;(11001110) (316) (206) (CE)   ;(01000000) (100) (64) (40)   ;(00100111) (47) (39) (27)   ;
;568;(11001001) (311) (201) (C9)    ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;
;576;(01010101) (125) (85) (55)    ;(01101110) (156) (110) (6E)   ;(01101011) (153) (107) (6B)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(01110111) (167) (119) (77)   ;(01101110) (156) (110) (6E)   ;(00100000) (40) (32) (20)   ;
;584;(01000011) (103) (67) (43)    ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01101110) (156) (110) (6E)   ;(01100100) (144) (100) (64)   ;(00000000) (0) (0) (00)   ;
;592;(00100001) (41) (33) (21)    ;(01010000) (120) (80) (50)   ;(00000010) (2) (2) (02)   ;(11100101) (345) (229) (E5)   ;(00100001) (41) (33) (21)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00100010) (42) (34) (22)   ;
;600;(00000001) (1) (1) (01)    ;(00001000) (10) (8) (08)   ;(00100001) (41) (33) (21)   ;(00111001) (71) (57) (39)   ;(00000010) (2) (2) (02)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;
;608;(11001101) (315) (205) (CD)    ;(11010000) (320) (208) (D0)   ;(00000001) (1) (1) (01)   ;(11111110) (376) (254) (FE)   ;(00100000) (40) (32) (20)   ;(00111000) (70) (56) (38)   ;(11111001) (371) (249) (F9)   ;(11111110) (376) (254) (FE)   ;
;616;(00111010) (72) (58) (3A)    ;(11001010) (312) (202) (CA)   ;(10000010) (202) (130) (82)   ;(00000011) (3) (3) (03)   ;(11111110) (376) (254) (FE)   ;(00111111) (77) (63) (3F)   ;(11001010) (312) (202) (CA)   ;(00100000) (40) (32) (20)   ;
;624;(00000110) (6) (6) (06)    ;(00100001) (41) (33) (21)   ;(00101000) (50) (40) (28)   ;(00001000) (10) (8) (08)   ;(01110111) (167) (119) (77)   ;(00100011) (43) (35) (23)   ;(00110110) (66) (54) (36)   ;(00000000) (0) (0) (00)   ;
;632;(00000110) (6) (6) (06)    ;(00000001) (1) (1) (01)   ;(11001101) (315) (205) (CD)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(01011100) (134) (92) (5C)   ;(00000001) (1) (1) (01)   ;
;640;(00101011) (53) (43) (2B)    ;(01111110) (176) (126) (7E)   ;(11111110) (376) (254) (FE)   ;(00101100) (54) (44) (2C)   ;(00100000) (40) (32) (20)   ;(00000010) (2) (2) (02)   ;(00110110) (66) (54) (36)   ;(00000000) (0) (0) (00)   ;
;648;(00100001) (41) (33) (21)    ;(00101000) (50) (40) (28)   ;(00001000) (10) (8) (08)   ;(01111110) (176) (126) (7E)   ;(00100011) (43) (35) (23)   ;(11111110) (376) (254) (FE)   ;(01010010) (122) (82) (52)   ;(11001010) (312) (202) (CA)   ;
;656;(00100110) (46) (38) (26)    ;(00000110) (6) (6) (06)   ;(11111110) (376) (254) (FE)   ;(01010011) (123) (83) (53)   ;(11001010) (312) (202) (CA)   ;(00101011) (53) (43) (2B)   ;(00000110) (6) (6) (06)   ;(11111110) (376) (254) (FE)   ;
;664;(01001001) (111) (73) (49)    ;(11001010) (312) (202) (CA)   ;(11010110) (326) (214) (D6)   ;(00000110) (6) (6) (06)   ;(11111110) (376) (254) (FE)   ;(01000111) (107) (71) (47)   ;(11001010) (312) (202) (CA)   ;(01011110) (136) (94) (5E)   ;
;672;(00000110) (6) (6) (06)    ;(11111110) (376) (254) (FE)   ;(01010000) (120) (80) (50)   ;(11001010) (312) (202) (CA)   ;(10000100) (204) (132) (84)   ;(00000110) (6) (6) (06)   ;(11111110) (376) (254) (FE)   ;(01000100) (104) (68) (44)   ;
;680;(11001010) (312) (202) (CA)    ;(10111101) (275) (189) (BD)   ;(00000010) (2) (2) (02)   ;(11111110) (376) (254) (FE)   ;(01000011) (103) (67) (43)   ;(11001010) (312) (202) (CA)   ;(00100111) (47) (39) (27)   ;(00000011) (3) (3) (03)   ;
;688;(00100001) (41) (33) (21)    ;(00111110) (76) (62) (3E)   ;(00000010) (2) (2) (02)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11001001) (311) (201) (C9)   ;(00001001) (11) (9) (09)   ;
;696;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(11101101) (355) (237) (ED)   ;(01011011) (133) (91) (5B)   ;(00100110) (46) (38) (26)   ;
;704;(00001000) (10) (8) (08)    ;(00010011) (23) (19) (13)   ;(10101111) (257) (175) (AF)   ;(10111110) (276) (190) (BE)   ;(00101000) (50) (40) (28)   ;(00000011) (3) (3) (03)   ;(11001101) (315) (205) (CD)   ;(11011100) (334) (220) (DC)   ;
;712;(00000001) (1) (1) (01)    ;(01111011) (173) (123) (7B)   ;(11100110) (346) (230) (E6)   ;(11110000) (360) (240) (F0)   ;(01011111) (137) (95) (5F)   ;(11010101) (325) (213) (D5)   ;(11100101) (345) (229) (E5)   ;(00100001) (41) (33) (21)   ;
;720;(01111111) (177) (127) (7F)    ;(00000000) (0) (0) (00)   ;(00011001) (31) (25) (19)   ;(00110000) (60) (48) (30)   ;(00000011) (3) (3) (03)   ;(00100001) (41) (33) (21)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;728;(00100010) (42) (34) (22)    ;(00100110) (46) (38) (26)   ;(00001000) (10) (8) (08)   ;(11101011) (353) (235) (EB)   ;(11100001) (341) (225) (E1)   ;(01111110) (176) (126) (7E)   ;(11111110) (376) (254) (FE)   ;(00101100) (54) (44) (2C)   ;
;736;(00100000) (40) (32) (20)    ;(00000100) (4) (4) (04)   ;(00100011) (43) (35) (23)   ;(11001101) (315) (205) (CD)   ;(11011100) (334) (220) (DC)   ;(00000001) (1) (1) (01)   ;(11100001) (341) (225) (E1)   ;(11001101) (315) (205) (CD)   ;
;744;(00010110) (26) (22) (16)    ;(00000001) (1) (1) (01)   ;(11100101) (345) (229) (E5)   ;(11001101) (315) (205) (CD)   ;(00011100) (34) (28) (1C)   ;(00000010) (2) (2) (02)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;
;752;(11001101) (315) (205) (CD)    ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(00000110) (6) (6) (06)   ;(00010000) (20) (16) (10)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;(11001101) (315) (205) (CD)   ;
;760;(00100000) (40) (32) (20)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11001101) (315) (205) (CD)   ;(00100001) (41) (33) (21)   ;(00000010) (2) (2) (02)   ;(00100011) (43) (35) (23)   ;(00010000) (20) (16) (10)   ;
;768;(11110100) (364) (244) (F4)    ;(00100001) (41) (33) (21)   ;(10110111) (267) (183) (B7)   ;(00000010) (2) (2) (02)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11100001) (341) (225) (E1)   ;
;776;(00000110) (6) (6) (06)    ;(00010000) (20) (16) (10)   ;(01111110) (176) (126) (7E)   ;(11100110) (346) (230) (E6)   ;(01111111) (177) (127) (7F)   ;(11111110) (376) (254) (FE)   ;(00100000) (40) (32) (20)   ;(00110000) (60) (48) (30)   ;
;784;(00000010) (2) (2) (02)    ;(00111110) (76) (62) (3E)   ;(00101110) (56) (46) (2E)   ;(11111110) (376) (254) (FE)   ;(01111111) (177) (127) (7F)   ;(00110000) (60) (48) (30)   ;(11111010) (372) (250) (FA)   ;(11001101) (315) (205) (CD)   ;
;792;(00100000) (40) (32) (20)    ;(00000000) (0) (0) (00)   ;(00100011) (43) (35) (23)   ;(00010000) (20) (16) (10)   ;(11101101) (355) (237) (ED)   ;(01111101) (175) (125) (7D)   ;(10110100) (264) (180) (B4)   ;(11001000) (310) (200) (C8)   ;
;800;(01111011) (173) (123) (7B)    ;(10010101) (225) (149) (95)   ;(01111010) (172) (122) (7A)   ;(10011100) (234) (156) (9C)   ;(11011000) (330) (216) (D8)   ;(00011000) (30) (24) (18)   ;(11000000) (300) (192) (C0)   ;(11001101) (315) (205) (CD)   ;
;808;(11011100) (334) (220) (DC)    ;(00000001) (1) (1) (01)   ;(11101011) (353) (235) (EB)   ;(00100010) (42) (34) (22)   ;(00100110) (46) (38) (26)   ;(00001000) (10) (8) (08)   ;(11001101) (315) (205) (CD)   ;(00010110) (26) (22) (16)   ;
;816;(00000001) (1) (1) (01)    ;(11001101) (315) (205) (CD)   ;(00011100) (34) (28) (1C)   ;(00000010) (2) (2) (02)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;(11001101) (315) (205) (CD)   ;(00100000) (40) (32) (20)   ;
;824;(00000000) (0) (0) (00)    ;(01111110) (176) (126) (7E)   ;(01011111) (137) (95) (5F)   ;(11001101) (315) (205) (CD)   ;(00100001) (41) (33) (21)   ;(00000010) (2) (2) (02)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;
;832;(11001101) (315) (205) (CD)    ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(00100001) (41) (33) (21)   ;(00101100) (54) (44) (2C)   ;(00001000) (10) (8) (08)   ;(10101111) (257) (175) (AF)   ;(01110111) (167) (119) (77)   ;
;840;(00000110) (6) (6) (06)    ;(00000100) (4) (4) (04)   ;(11001101) (315) (205) (CD)   ;(01011100) (134) (92) (5C)   ;(00000001) (1) (1) (01)   ;(00100001) (41) (33) (21)   ;(00101100) (54) (44) (2C)   ;(00001000) (10) (8) (08)   ;
;848;(01111110) (176) (126) (7E)    ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;(00101000) (50) (40) (28)   ;(00000110) (6) (6) (06)   ;(11111110) (376) (254) (FE)   ;(00101100) (54) (44) (2C)   ;(11001000) (310) (200) (C8)   ;
;856;(11001101) (315) (205) (CD)    ;(11011100) (334) (220) (DC)   ;(00000001) (1) (1) (01)   ;(00101010) (52) (42) (2A)   ;(00100110) (46) (38) (26)   ;(00001000) (10) (8) (08)   ;(01110011) (163) (115) (73)   ;(00100011) (43) (35) (23)   ;
;864;(00011000) (30) (24) (18)    ;(11001001) (311) (201) (C9)   ;(01000011) (103) (67) (43)   ;(01101000) (150) (104) (68)   ;(01100101) (145) (101) (65)   ;(01100011) (143) (99) (63)   ;(01101011) (153) (107) (6B)   ;(01110011) (163) (115) (73)   ;
;872;(01110101) (165) (117) (75)    ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01100101) (145) (101) (65)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;
;880;(00000000) (0) (0) (00)    ;(01001000) (110) (72) (48)   ;(01000101) (105) (69) (45)   ;(01011000) (130) (88) (58)   ;(01101100) (154) (108) (6C)   ;(01101111) (157) (111) (6F)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;888;(00100000) (40) (32) (20)    ;(01000011) (103) (67) (43)   ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(01110000) (160) (112) (70)   ;(01101100) (154) (108) (6C)   ;(01100101) (145) (101) (65)   ;(01110100) (164) (116) (74)   ;
;896;(01100101) (145) (101) (65)    ;(00000000) (0) (0) (00)   ;(00011110) (36) (30) (1E)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(11000001) (301) (193) (C1)   ;(00000011) (3) (3) (03)   ;(01010111) (127) (87) (57)   ;
;904;(11001101) (315) (205) (CD)    ;(11000001) (301) (193) (C1)   ;(00000011) (3) (3) (03)   ;(01100111) (147) (103) (67)   ;(11001101) (315) (205) (CD)   ;(11000001) (301) (193) (C1)   ;(00000011) (3) (3) (03)   ;(01101111) (157) (111) (6F)   ;
;912;(11001101) (315) (205) (CD)    ;(11000001) (301) (193) (C1)   ;(00000011) (3) (3) (03)   ;(11111110) (376) (254) (FE)   ;(00000001) (1) (1) (01)   ;(00100000) (40) (32) (20)   ;(00001001) (11) (9) (09)   ;(11001101) (315) (205) (CD)   ;
;920;(11000001) (301) (193) (C1)    ;(00000011) (3) (3) (03)   ;(01111011) (173) (123) (7B)   ;(10100111) (247) (167) (A7)   ;(00101000) (50) (40) (28)   ;(00011101) (35) (29) (1D)   ;(00011000) (30) (24) (18)   ;(00010101) (25) (21) (15)   ;
;928;(01111010) (172) (122) (7A)    ;(10100111) (247) (167) (A7)   ;(00101000) (50) (40) (28)   ;(00001011) (13) (11) (0B)   ;(11001101) (315) (205) (CD)   ;(11000001) (301) (193) (C1)   ;(00000011) (3) (3) (03)   ;(01110111) (167) (119) (77)   ;
;936;(00100011) (43) (35) (23)    ;(00111110) (76) (62) (3E)   ;(00101110) (56) (46) (2E)   ;(11001111) (317) (207) (CF)   ;(00010101) (25) (21) (15)   ;(00011000) (30) (24) (18)   ;(11110001) (361) (241) (F1)   ;(11001101) (315) (205) (CD)   ;
;944;(11000001) (301) (193) (C1)    ;(00000011) (3) (3) (03)   ;(01111011) (173) (123) (7B)   ;(10100111) (247) (167) (A7)   ;(11001000) (310) (200) (C8)   ;(00100001) (41) (33) (21)   ;(01100010) (142) (98) (62)   ;(00000011) (3) (3) (03)   ;
;952;(11000011) (303) (195) (C3)    ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(00100001) (41) (33) (21)   ;(01110001) (161) (113) (71)   ;(00000011) (3) (3) (03)   ;(11000011) (303) (195) (C3)   ;(00001110) (16) (14) (0E)   ;
;960;(00000001) (1) (1) (01)    ;(11010111) (327) (215) (D7)   ;(01000111) (107) (71) (47)   ;(11010111) (327) (215) (D7)   ;(01001111) (117) (79) (4F)   ;(01111000) (170) (120) (78)   ;(11010110) (326) (214) (D6)   ;(00110000) (60) (48) (30)   ;
;968;(11111110) (376) (254) (FE)    ;(00001010) (12) (10) (0A)   ;(00111000) (70) (56) (38)   ;(00000010) (2) (2) (02)   ;(11010110) (326) (214) (D6)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;976;(00000111) (7) (7) (07)    ;(00000111) (7) (7) (07)   ;(01000111) (107) (71) (47)   ;(01111001) (171) (121) (79)   ;(11010110) (326) (214) (D6)   ;(00110000) (60) (48) (30)   ;(11111110) (376) (254) (FE)   ;(00001010) (12) (10) (0A)   ;
;984;(00111000) (70) (56) (38)    ;(00000010) (2) (2) (02)   ;(11010110) (326) (214) (D6)   ;(00000111) (7) (7) (07)   ;(10000000) (200) (128) (80)   ;(01001111) (117) (79) (4F)   ;(01111011) (173) (123) (7B)   ;(10010001) (221) (145) (91)   ;
;992;(01011111) (137) (95) (5F)    ;(01111001) (171) (121) (79)   ;(11001001) (311) (201) (C9)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01000001) (101) (65) (41)   ;
;1000;(01110110) (166) (118) (76)    ;(01100001) (141) (97) (61)   ;(01101001) (151) (105) (69)   ;(01101100) (154) (108) (6C)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01101100) (154) (108) (6C)   ;(01100101) (145) (101) (65)   ;
;1008;(00100000) (40) (32) (20)    ;(01000011) (103) (67) (43)   ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01101110) (156) (110) (6E)   ;(01100100) (144) (100) (64)   ;
;1016;(01110011) (163) (115) (73)    ;(00111010) (72) (58) (3A)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00111010) (72) (58) (3A)   ;
;1024;(01100011) (143) (99) (63)    ;(01100011) (143) (99) (63)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;
;1032;(01100010) (142) (98) (62)    ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;(00001001) (11) (9) (09)   ;(01001100) (114) (76) (4C)   ;
;1040;(01101111) (157) (111) (6F)    ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01001001) (111) (73) (49)   ;(01101110) (156) (110) (6E)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;
;1048;(01101100) (154) (108) (6C)    ;(00101101) (55) (45) (2D)   ;(01001000) (110) (72) (48)   ;(01100101) (145) (101) (65)   ;(01111000) (170) (120) (78)   ;(00100000) (40) (32) (20)   ;(01100110) (146) (102) (66)   ;(01101001) (151) (105) (69)   ;
;1056;(01101100) (154) (108) (6C)    ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01100011) (143) (99) (63)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;
;1064;(01100100) (144) (100) (64)    ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01010010) (122) (82) (52)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;1072;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(01010010) (122) (82) (52)   ;(01110101) (165) (117) (75)   ;(01101110) (156) (110) (6E)   ;(00100000) (40) (32) (20)   ;
;1080;(01100110) (146) (102) (66)    ;(01110010) (162) (114) (72)   ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;
;1088;(01110010) (162) (114) (72)    ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00100000) (40) (32) (20)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;1096;(01111000) (170) (120) (78)    ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01010011) (123) (83) (53)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;
;1104;(01100100) (144) (100) (64)    ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(01010011) (123) (83) (53)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;
;1112;(01101101) (155) (109) (6D)    ;(00100000) (40) (32) (20)   ;(01100010) (142) (98) (62)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01110100) (164) (116) (74)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;
;1120;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(01001001) (111) (73) (49)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;
;1128;(01001001) (111) (73) (49)    ;(01101110) (156) (110) (6E)   ;(01101001) (151) (105) (69)   ;(01110100) (164) (116) (74)   ;(00111010) (72) (58) (3A)   ;(00100000) (40) (32) (20)   ;(01000110) (106) (70) (46)   ;(01101111) (157) (111) (6F)   ;
;1136;(01110010) (162) (114) (72)    ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01110100) (164) (116) (74)   ;(00100000) (40) (32) (20)   ;(01100100) (144) (100) (64)   ;(01101001) (151) (105) (69)   ;(01110010) (162) (114) (72)   ;
;1144;(01100101) (145) (101) (65)    ;(01100011) (143) (99) (63)   ;(01110100) (164) (116) (74)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;(01111001) (171) (121) (79)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;
;1152;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(01010000) (120) (80) (50)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01011011) (133) (91) (5B)   ;(00101100) (54) (44) (2C)   ;
;1160;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01011101) (135) (93) (5D)   ;(00001001) (11) (9) (09)   ;(01010000) (120) (80) (50)   ;(01110101) (165) (117) (75)   ;
;1168;(01110100) (164) (116) (74)    ;(01010011) (123) (83) (53)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(00111010) (72) (58) (3A)   ;(00100000) (40) (32) (20)   ;(01110111) (167) (119) (77)   ;(01110010) (162) (114) (72)   ;
;1176;(01101001) (151) (105) (69)    ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;(01110011) (163) (115) (73)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;
;1184;(01100101) (145) (101) (65)    ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01101001) (151) (105) (69)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01100111) (147) (103) (67)   ;(01100101) (145) (101) (65)   ;
;1192;(01011011) (133) (91) (5B)    ;(00101100) (54) (44) (2C)   ;(01101100) (154) (108) (6C)   ;(01101111) (157) (111) (6F)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;1200;(01100100) (144) (100) (64)    ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01011101) (135) (93) (5D)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;
;1208;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00101000) (50) (40) (28)   ;(01001110) (116) (78) (4E)   ;(01101111) (157) (111) (6F)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;1216;(01100100) (144) (100) (64)    ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00111010) (72) (58) (3A)   ;(00100000) (40) (32) (20)   ;(01110010) (162) (114) (72)   ;
;1224;(01100101) (145) (101) (65)    ;(00101101) (55) (45) (2D)   ;(01110101) (165) (117) (75)   ;(01110011) (163) (115) (73)   ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;(01101100) (154) (108) (6C)   ;(01100001) (141) (97) (61)   ;
;1232;(01110011) (163) (115) (73)    ;(01110100) (164) (116) (74)   ;(00100000) (40) (32) (20)   ;(01101100) (154) (108) (6C)   ;(01101111) (157) (111) (6F)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01100001) (141) (97) (61)   ;
;1240;(01100100) (144) (100) (64)    ;(01100100) (144) (100) (64)   ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00101001) (51) (41) (29)   ;(00001101) (15) (13) (0D)   ;
;1248;(00001010) (12) (10) (0A)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01000111) (107) (71) (47)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01011011) (133) (91) (5B)   ;
;1256;(00101100) (54) (44) (2C)    ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01011101) (135) (93) (5D)   ;(00001001) (11) (9) (09)   ;(01000111) (107) (71) (47)   ;
;1264;(01100101) (145) (101) (65)    ;(01110100) (164) (116) (74)   ;(01010011) (123) (83) (53)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(00111010) (72) (58) (3A)   ;(00100000) (40) (32) (20)   ;(01101100) (154) (108) (6C)   ;
;1272;(01101111) (157) (111) (6F)    ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01110011) (163) (115) (73)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;
;1280;(01100101) (145) (101) (65)    ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01110100) (164) (116) (74)   ;(01110010) (162) (114) (72)   ;(01100001) (141) (97) (61)   ;(01100011) (143) (99) (63)   ;(01101011) (153) (107) (6B)   ;
;1288;(00001101) (15) (13) (0D)    ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01000100) (104) (68) (44)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;1296;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01011011) (133) (91) (5B)   ;(00101100) (54) (44) (2C)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;
;1304;(01011101) (135) (93) (5D)    ;(00001001) (11) (9) (09)   ;(01000100) (104) (68) (44)   ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01110000) (160) (112) (70)   ;(00100000) (40) (32) (20)   ;(01101101) (155) (109) (6D)   ;
;1312;(01100101) (145) (101) (65)    ;(01101101) (155) (109) (6D)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;(01111001) (171) (121) (79)   ;(00100000) (40) (32) (20)   ;(01100110) (146) (102) (66)   ;(01110010) (162) (114) (72)   ;
;1320;(01101111) (157) (111) (6F)    ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(00100000) (40) (32) (20)   ;
;1328;(01011011) (133) (91) (5B)    ;(00101100) (54) (44) (2C)   ;(01110100) (164) (116) (74)   ;(01101111) (157) (111) (6F)   ;(00100000) (40) (32) (20)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;
;1336;(01111001) (171) (121) (79)    ;(01011101) (135) (93) (5D)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(01000100) (104) (68) (44)   ;(00100000) (40) (32) (20)   ;
;1344;(00101000) (50) (40) (28)    ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01110010) (162) (114) (72)   ;
;1352;(01100101) (145) (101) (65)    ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00101001) (51) (41) (29)   ;(00100000) (40) (32) (20)   ;(01110011) (163) (115) (73)   ;(01101000) (150) (104) (68)   ;(01101111) (157) (111) (6F)   ;
;1360;(01110111) (167) (119) (77)    ;(01110011) (163) (115) (73)   ;(00100000) (40) (32) (20)   ;(01101110) (156) (110) (6E)   ;(01100101) (145) (101) (65)   ;(01111000) (170) (120) (78)   ;(01110100) (164) (116) (74)   ;(00100000) (40) (32) (20)   ;
;1368;(01100010) (142) (98) (62)    ;(01101100) (154) (108) (6C)   ;(01101111) (157) (111) (6F)   ;(01100011) (143) (99) (63)   ;(01101011) (153) (107) (6B)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;
;1376;(00100000) (40) (32) (20)    ;(01000011) (103) (67) (43)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;
;1384;(01000011) (103) (67) (43)    ;(01101000) (150) (104) (68)   ;(01100001) (141) (97) (61)   ;(01101110) (156) (110) (6E)   ;(01100111) (147) (103) (67)   ;(01100101) (145) (101) (65)   ;(00101111) (57) (47) (2F)   ;(01110011) (163) (115) (73)   ;
;1392;(01101000) (150) (104) (68)    ;(01101111) (157) (111) (6F)   ;(01110111) (167) (119) (77)   ;(00100000) (40) (32) (20)   ;(01101101) (155) (109) (6D)   ;(01100101) (145) (101) (65)   ;(01101101) (155) (109) (6D)   ;(01101111) (157) (111) (6F)   ;
;1400;(01110010) (162) (114) (72)    ;(01111001) (171) (121) (79)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01110100) (164) (116) (74)   ;(00100000) (40) (32) (20)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;1408;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(01000011) (103) (67) (43)   ;(01010010) (122) (82) (52)   ;
;1416;(00100000) (40) (32) (20)    ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01110110) (166) (118) (76)   ;(01100001) (141) (97) (61)   ;(01101110) (156) (110) (6E)   ;(01100011) (143) (99) (63)   ;(01100101) (145) (101) (65)   ;
;1424;(01110011) (163) (115) (73)    ;(00100000) (40) (32) (20)   ;(00100010) (42) (34) (22)   ;(00101100) (54) (44) (2C)   ;(00100010) (42) (34) (22)   ;(00100000) (40) (32) (20)   ;(01110001) (161) (113) (71)   ;(01110101) (165) (117) (75)   ;
;1432;(01101001) (151) (105) (69)    ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;1440;(01100100) (144) (100) (64)    ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01101001) (151) (105) (69)   ;(01110011) (163) (115) (73)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;
;1448;(00100000) (40) (32) (20)    ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100011) (143) (99) (63)   ;(01101001) (151) (105) (69)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01101100) (154) (108) (6C)   ;
;1456;(00100000) (40) (32) (20)    ;(01110110) (166) (118) (76)   ;(01101111) (157) (111) (6F)   ;(01101100) (154) (108) (6C)   ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;
;1464;(01101110) (156) (110) (6E)    ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01100010) (142) (98) (62)   ;(01100101) (145) (101) (65)   ;(01110010) (162) (114) (72)   ;(00101100) (54) (44) (2C)   ;(00001101) (15) (13) (0D)   ;
;1472;(00001010) (12) (10) (0A)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;(00101100) (54) (44) (2C)   ;
;1480;(00100000) (40) (32) (20)    ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(00100000) (40) (32) (20)   ;(01101001) (151) (105) (69)   ;(01110011) (163) (115) (73)   ;
;1488;(00100000) (40) (32) (20)    ;(01100001) (141) (97) (61)   ;(00100000) (40) (32) (20)   ;(01101000) (150) (104) (68)   ;(01100101) (145) (101) (65)   ;(01111000) (170) (120) (78)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;1496;(01100101) (145) (101) (65)    ;(01100011) (143) (99) (63)   ;(01101001) (151) (105) (69)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01101100) (154) (108) (6C)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;
;1504;(01100100) (144) (100) (64)    ;(01100100) (144) (100) (64)   ;(01110010) (162) (114) (72)   ;(01100101) (145) (101) (65)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(00101110) (56) (46) (2E)   ;(00001101) (15) (13) (0D)   ;
;1512;(00001010) (12) (10) (0A)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01001100) (114) (76) (4C)   ;(01100101) (145) (101) (65)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;(01101001) (151) (105) (69)   ;
;1520;(01101110) (156) (110) (6E)    ;(01100111) (147) (103) (67)   ;(00100000) (40) (32) (20)   ;(01111010) (172) (122) (7A)   ;(01100101) (145) (101) (65)   ;(01110010) (162) (114) (72)   ;(01101111) (157) (111) (6F)   ;(01110011) (163) (115) (73)   ;
;1528;(00100000) (40) (32) (20)    ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01111001) (171) (121) (79)   ;(00100000) (40) (32) (20)   ;(01100010) (142) (98) (62)   ;(01100101) (145) (101) (65)   ;(00100000) (40) (32) (20)   ;
;1536;(01101111) (157) (111) (6F)    ;(01101101) (155) (109) (6D)   ;(01101001) (151) (105) (69)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(00101110) (56) (46) (2E)   ;
;1544;(00001101) (15) (13) (0D)    ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(01000101) (105) (69) (45)   ;(01010011) (123) (83) (53)   ;(01000011) (103) (67) (43)   ;(00100000) (40) (32) (20)   ;
;1552;(01101111) (157) (111) (6F)    ;(01110010) (162) (114) (72)   ;(00100000) (40) (32) (20)   ;(01011110) (136) (94) (5E)   ;(01000011) (103) (67) (43)   ;(00100000) (40) (32) (20)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;
;1560;(01101111) (157) (111) (6F)    ;(01110010) (162) (114) (72)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;(00101110) (56) (46) (2E)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(00000000) (0) (0) (00)   ;
;1568;(00100001) (41) (33) (21)    ;(11100011) (343) (227) (E3)   ;(00000011) (3) (3) (03)   ;(11000011) (303) (195) (C3)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(11001101) (315) (205) (CD)   ;(11011100) (334) (220) (DC)   ;
;1576;(00000001) (1) (1) (01)    ;(11101011) (353) (235) (EB)   ;(11101001) (351) (233) (E9)   ;(11001101) (315) (205) (CD)   ;(00110011) (63) (51) (33)   ;(00000001) (1) (1) (01)   ;(11001101) (315) (205) (CD)   ;(10100110) (246) (166) (A6)   ;
;1584;(00000111) (7) (7) (07)    ;(11001101) (315) (205) (CD)   ;(00011111) (37) (31) (1F)   ;(00000111) (7) (7) (07)   ;(11001101) (315) (205) (CD)   ;(10010110) (226) (150) (96)   ;(00000111) (7) (7) (07)   ;(11101101) (355) (237) (ED)   ;
;1592;(10110000) (260) (176) (B0)    ;(00111010) (72) (58) (3A)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(11100110) (346) (230) (E6)   ;(00000010) (2) (2) (02)   ;(00001111) (17) (15) (0F)   ;(11101110) (356) (238) (EE)   ;
;1600;(00000001) (1) (1) (01)    ;(11110101) (365) (245) (F5)   ;(01001111) (117) (79) (4F)   ;(00111010) (72) (58) (3A)   ;(00000011) (3) (3) (03)   ;(00001000) (10) (8) (08)   ;(11110101) (365) (245) (F5)   ;(01000111) (107) (71) (47)   ;
;1608;(11011001) (331) (217) (D9)    ;(00101010) (52) (42) (2A)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;(11101001) (351) (233) (E9)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(01010011) (123) (83) (53)   ;
;1616;(01111001) (171) (121) (79)    ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01010010) (122) (82) (52)   ;(01100101) (145) (101) (65)   ;
;1624;(01100001) (141) (97) (61)    ;(01100100) (144) (100) (64)   ;(00100000) (40) (32) (20)   ;(01001111) (117) (79) (4F)   ;(01001011) (113) (75) (4B)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(00110011) (63) (51) (33)   ;
;1632;(00000001) (1) (1) (01)    ;(11001101) (315) (205) (CD)   ;(10100110) (246) (166) (A6)   ;(00000111) (7) (7) (07)   ;(11001101) (315) (205) (CD)   ;(00011111) (37) (31) (1F)   ;(00000111) (7) (7) (07)   ;(11001101) (315) (205) (CD)   ;
;1640;(10010110) (226) (150) (96)    ;(00000111) (7) (7) (07)   ;(11101101) (355) (237) (ED)   ;(10110000) (260) (176) (B0)   ;(00100001) (41) (33) (21)   ;(01001101) (115) (77) (4D)   ;(00000110) (6) (6) (06)   ;(11000011) (303) (195) (C3)   ;
;1648;(00001110) (16) (14) (0E)    ;(00000001) (1) (1) (01)   ;(00001101) (15) (13) (0D)   ;(00001010) (12) (10) (0A)   ;(01010011) (123) (83) (53)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;
;1656;(01100101) (145) (101) (65)    ;(01101101) (155) (109) (6D)   ;(00100000) (40) (32) (20)   ;(01010111) (127) (87) (57)   ;(01110010) (162) (114) (72)   ;(01101001) (151) (105) (69)   ;(01110100) (164) (116) (74)   ;(01100101) (145) (101) (65)   ;
;1664;(00100000) (40) (32) (20)    ;(01001111) (117) (79) (4F)   ;(01001011) (113) (75) (4B)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(00110011) (63) (51) (33)   ;(00000001) (1) (1) (01)   ;(11101101) (355) (237) (ED)   ;
;1672;(01011011) (133) (91) (5B)    ;(00000001) (1) (1) (01)   ;(00001000) (10) (8) (08)   ;(10101111) (257) (175) (AF)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(00101000) (50) (40) (28)   ;(00001010) (12) (10) (0A)   ;
;1680;(11101101) (355) (237) (ED)    ;(01010011) (123) (83) (53)   ;(11111110) (376) (254) (FE)   ;(10111111) (277) (191) (BF)   ;(11001101) (315) (205) (CD)   ;(10010110) (226) (150) (96)   ;(00000111) (7) (7) (07)   ;(11101011) (353) (235) (EB)   ;
;1688;(11101101) (355) (237) (ED)    ;(10110000) (260) (176) (B0)   ;(11001101) (315) (205) (CD)   ;(10100110) (246) (166) (A6)   ;(00000111) (7) (7) (07)   ;(11001101) (315) (205) (CD)   ;(01000001) (101) (65) (41)   ;(00000111) (7) (7) (07)   ;
;1696;(00100001) (41) (33) (21)    ;(01110010) (162) (114) (72)   ;(00000110) (6) (6) (06)   ;(11000011) (303) (195) (C3)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00100000) (40) (32) (20)   ;
;1704;(00100000) (40) (32) (20)    ;(01010110) (126) (86) (56)   ;(01101111) (157) (111) (6F)   ;(01101100) (154) (108) (6C)   ;(01110101) (165) (117) (75)   ;(01101101) (155) (109) (6D)   ;(01100101) (145) (101) (65)   ;(00110000) (60) (48) (30)   ;
;1712;(00110000) (60) (48) (30)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1720;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1728;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11100101) (345) (229) (E5)   ;(00001101) (15) (13) (0D)   ;
;1736;(00001010) (12) (10) (0A)    ;(01000110) (106) (70) (46)   ;(01101111) (157) (111) (6F)   ;(01110010) (162) (114) (72)   ;(01101101) (155) (109) (6D)   ;(01100001) (141) (97) (61)   ;(01110100) (164) (116) (74)   ;(00100000) (40) (32) (20)   ;
;1744;(01001111) (117) (79) (4F)    ;(01001011) (113) (75) (4B)   ;(00100000) (40) (32) (20)   ;(00101101) (55) (45) (2D)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;(11001101) (315) (205) (CD)   ;(00110011) (63) (51) (33)   ;
;1752;(00000001) (1) (1) (01)    ;(00100001) (41) (33) (21)   ;(10100110) (246) (166) (A6)   ;(00000110) (6) (6) (06)   ;(00010001) (21) (17) (11)   ;(00000101) (5) (5) (05)   ;(00001000) (10) (8) (08)   ;(00000001) (1) (1) (01)   ;
;1760;(00100001) (41) (33) (21)    ;(00000000) (0) (0) (00)   ;(11101101) (355) (237) (ED)   ;(10110000) (260) (176) (B0)   ;(00111010) (72) (58) (3A)   ;(00000011) (3) (3) (03)   ;(00001000) (10) (8) (08)   ;(01101111) (157) (111) (6F)   ;
;1768;(00000110) (6) (6) (06)    ;(00001000) (10) (8) (08)   ;(00010001) (21) (17) (11)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11001011) (313) (203) (CB)   ;(00010101) (25) (21) (15)   ;(01111011) (173) (123) (7B)   ;
;1776;(10001111) (217) (143) (8F)    ;(00100111) (47) (39) (27)   ;(01011111) (137) (95) (5F)   ;(01111010) (172) (122) (7A)   ;(10001111) (217) (143) (8F)   ;(00100111) (47) (39) (27)   ;(01010111) (127) (87) (57)   ;(00010000) (20) (16) (10)   ;
;1784;(11110100) (364) (244) (F4)    ;(00100001) (41) (33) (21)   ;(01101000) (150) (104) (68)   ;(00001000) (10) (8) (08)   ;(01110011) (163) (115) (73)   ;(01111010) (172) (122) (7A)   ;(00000110) (6) (6) (06)   ;(00000011) (3) (3) (03)   ;
;1792;(00010001) (21) (17) (11)    ;(00001110) (16) (14) (0E)   ;(00001000) (10) (8) (08)   ;(11000110) (306) (198) (C6)   ;(00110000) (60) (48) (30)   ;(00010010) (22) (18) (12)   ;(11101101) (355) (237) (ED)   ;(01101111) (157) (111) (6F)   ;
;1800;(00010011) (23) (19) (13)    ;(00010000) (20) (16) (10)   ;(11111010) (372) (250) (FA)   ;(00100001) (41) (33) (21)   ;(00001110) (16) (14) (0E)   ;(00001000) (10) (8) (08)   ;(11001011) (313) (203) (CB)   ;(11111110) (376) (254) (FE)   ;
;1808;(11001101) (315) (205) (CD)    ;(01100100) (144) (100) (64)   ;(00000111) (7) (7) (07)   ;(00100001) (41) (33) (21)   ;(11000111) (307) (199) (C7)   ;(00000110) (6) (6) (06)   ;(11001101) (315) (205) (CD)   ;(00001110) (16) (14) (0E)   ;
;1816;(00000001) (1) (1) (01)    ;(00100001) (41) (33) (21)   ;(00000110) (6) (6) (06)   ;(00001000) (10) (8) (08)   ;(11000011) (303) (195) (C3)   ;(00001110) (16) (14) (0E)   ;(00000001) (1) (1) (01)   ;(00010110) (26) (22) (16)   ;
;1824;(00000010) (2) (2) (02)    ;(11001101) (315) (205) (CD)   ;(10110011) (263) (179) (B3)   ;(00000111) (7) (7) (07)   ;(10101111) (257) (175) (AF)   ;(11010011) (323) (211) (D3)   ;(10001001) (211) (137) (89)   ;(11011011) (333) (219) (DB)   ;
;1832;(10001001) (211) (137) (89)    ;(11111110) (376) (254) (FE)   ;(11100000) (340) (224) (E0)   ;(00100000) (40) (32) (20)   ;(11111010) (372) (250) (FA)   ;(11011011) (333) (219) (DB)   ;(10001000) (210) (136) (88)   ;(01110111) (167) (119) (77)   ;
;1840;(00100011) (43) (35) (23)    ;(00010000) (20) (16) (10)   ;(11110100) (364) (244) (F4)   ;(00010101) (25) (21) (15)   ;(00100000) (40) (32) (20)   ;(11110001) (361) (241) (F1)   ;(00111010) (72) (58) (3A)   ;(00000100) (4) (4) (04)   ;
;1848;(00001000) (10) (8) (08)    ;(00111100) (74) (60) (3C)   ;(00110010) (62) (50) (32)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;(00011101) (35) (29) (1D)   ;(00100000) (40) (32) (20)   ;(11011111) (337) (223) (DF)   ;
;1856;(11001001) (311) (201) (C9)    ;(00010110) (26) (22) (16)   ;(00000010) (2) (2) (02)   ;(11001101) (315) (205) (CD)   ;(10110011) (263) (179) (B3)   ;(00000111) (7) (7) (07)   ;(00111110) (76) (62) (3E)   ;(00000001) (1) (1) (01)   ;
;1864;(11010011) (323) (211) (D3)    ;(10001001) (211) (137) (89)   ;(11011011) (333) (219) (DB)   ;(10001001) (211) (137) (89)   ;(11111110) (376) (254) (FE)   ;(10100000) (240) (160) (A0)   ;(00100000) (40) (32) (20)   ;(11111010) (372) (250) (FA)   ;
;1872;(01111110) (176) (126) (7E)    ;(11010011) (323) (211) (D3)   ;(10001000) (210) (136) (88)   ;(00100011) (43) (35) (23)   ;(00010000) (20) (16) (10)   ;(11110100) (364) (244) (F4)   ;(00010101) (25) (21) (15)   ;(00100000) (40) (32) (20)   ;
;1880;(11110001) (361) (241) (F1)    ;(00111010) (72) (58) (3A)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;(00111100) (74) (60) (3C)   ;(00110010) (62) (50) (32)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;
;1888;(00011101) (35) (29) (1D)    ;(00100000) (40) (32) (20)   ;(11011110) (336) (222) (DE)   ;(11001001) (311) (201) (C9)   ;(00111110) (76) (62) (3E)   ;(00100000) (40) (32) (20)   ;(00110010) (62) (50) (32)   ;(00000100) (4) (4) (04)   ;
;1896;(00001000) (10) (8) (08)    ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;(00100001) (41) (33) (21)   ;(00000101) (5) (5) (05)   ;(00001000) (10) (8) (08)   ;(00010110) (26) (22) (16)   ;(00000010) (2) (2) (02)   ;
;1904;(11001101) (315) (205) (CD)    ;(10110011) (263) (179) (B3)   ;(00000111) (7) (7) (07)   ;(00111110) (76) (62) (3E)   ;(00000001) (1) (1) (01)   ;(11010011) (323) (211) (D3)   ;(10001001) (211) (137) (89)   ;(11011011) (333) (219) (DB)   ;
;1912;(10001001) (211) (137) (89)    ;(11111110) (376) (254) (FE)   ;(10100000) (240) (160) (A0)   ;(00100000) (40) (32) (20)   ;(11111010) (372) (250) (FA)   ;(01111110) (176) (126) (7E)   ;(11010011) (323) (211) (D3)   ;(10001000) (210) (136) (88)   ;
;1920;(11111110) (376) (254) (FE)    ;(11100101) (345) (229) (E5)   ;(00101000) (50) (40) (28)   ;(00000001) (1) (1) (01)   ;(00100011) (43) (35) (23)   ;(00010000) (20) (16) (10)   ;(11110000) (360) (240) (F0)   ;(00010101) (25) (21) (15)   ;
;1928;(00100000) (40) (32) (20)    ;(11101101) (355) (237) (ED)   ;(00111010) (72) (58) (3A)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;(00111100) (74) (60) (3C)   ;(00110010) (62) (50) (32)   ;(00000100) (4) (4) (04)   ;
;1936;(00001000) (10) (8) (08)    ;(11111110) (376) (254) (FE)   ;(01000000) (100) (64) (40)   ;(00100000) (40) (32) (20)   ;(11011001) (331) (217) (D9)   ;(11001001) (311) (201) (C9)   ;(11101101) (355) (237) (ED)   ;(01011011) (133) (91) (5B)   ;
;1944;(11111110) (376) (254) (FE)    ;(10111111) (277) (191) (BF)   ;(01111010) (172) (122) (7A)   ;(11101101) (355) (237) (ED)   ;(01000100) (104) (68) (44)   ;(01000111) (107) (71) (47)   ;(01111011) (173) (123) (7B)   ;(11101101) (355) (237) (ED)   ;
;1952;(01000100) (104) (68) (44)    ;(01001111) (117) (79) (4F)   ;(00100001) (41) (33) (21)   ;(00000000) (0) (0) (00)   ;(10000000) (200) (128) (80)   ;(11001001) (311) (201) (C9)   ;(10101111) (257) (175) (AF)   ;(00110010) (62) (50) (32)   ;
;1960;(00000100) (4) (4) (04)    ;(00001000) (10) (8) (08)   ;(00100001) (41) (33) (21)   ;(00000000) (0) (0) (00)   ;(10000000) (200) (128) (80)   ;(00011110) (36) (30) (1E)   ;(00100000) (40) (32) (20)   ;(01111011) (173) (123) (7B)   ;
;1968;(00000110) (6) (6) (06)    ;(00000000) (0) (0) (00)   ;(11001001) (311) (201) (C9)   ;(11000101) (305) (197) (C5)   ;(11110101) (365) (245) (F5)   ;(00111010) (72) (58) (3A)   ;(00000011) (3) (3) (03)   ;(00001000) (10) (8) (08)   ;
;1976;(11001011) (313) (203) (CB)    ;(00001111) (17) (15) (0F)   ;(11001011) (313) (203) (CB)   ;(00001111) (17) (15) (0F)   ;(01001111) (117) (79) (4F)   ;(11100110) (346) (230) (E6)   ;(00111111) (77) (63) (3F)   ;(11010011) (323) (211) (D3)   ;
;1984;(10001100) (214) (140) (8C)    ;(01111001) (171) (121) (79)   ;(11100110) (346) (230) (E6)   ;(11000000) (300) (192) (C0)   ;(11010011) (323) (211) (D3)   ;(10001011) (213) (139) (8B)   ;(11011011) (333) (219) (DB)   ;(10001001) (211) (137) (89)   ;
;1992;(11111110) (376) (254) (FE)    ;(10000000) (200) (128) (80)   ;(00100000) (40) (32) (20)   ;(11111010) (372) (250) (FA)   ;(00111010) (72) (58) (3A)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;(11010011) (323) (211) (D3)   ;
;2000;(10001010) (212) (138) (8A)    ;(11110001) (361) (241) (F1)   ;(11000001) (301) (193) (C1)   ;(11001001) (311) (201) (C9)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2008;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2016;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2024;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2032;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2040;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated|ALTSYNCRAM                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(10001001) (211) (137) (89)   ;(00000000) (0) (0) (00)   ;(10000101) (205) (133) (85)   ;(10000011) (203) (131) (83)   ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;(10001100) (214) (140) (8C)   ;
;8;(00000000) (0) (0) (00)    ;(10001010) (212) (138) (8A)   ;(10001000) (210) (136) (88)   ;(10000110) (206) (134) (86)   ;(10000100) (204) (132) (84)   ;(00001001) (11) (9) (09)   ;(01011110) (136) (94) (5E)   ;(00000000) (0) (0) (00)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01110001) (161) (113) (71)   ;(00110001) (61) (49) (31)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111001) (171) (121) (79)   ;(01110011) (163) (115) (73)   ;(01100001) (141) (97) (61)   ;(01110111) (167) (119) (77)   ;(00110010) (62) (50) (32)   ;(00000000) (0) (0) (00)   ;
;32;(00000000) (0) (0) (00)    ;(01100011) (143) (99) (63)   ;(01111000) (170) (120) (78)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00100000) (40) (32) (20)   ;(01110110) (166) (118) (76)   ;(01100110) (146) (102) (66)   ;(01110100) (164) (116) (74)   ;(01110010) (162) (114) (72)   ;(00110101) (65) (53) (35)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(01101110) (156) (110) (6E)   ;(01100010) (142) (98) (62)   ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01111010) (172) (122) (7A)   ;(00110110) (66) (54) (36)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01101101) (155) (109) (6D)   ;(01101010) (152) (106) (6A)   ;(01110101) (165) (117) (75)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00101100) (54) (44) (2C)   ;(01101011) (153) (107) (6B)   ;(01101001) (151) (105) (69)   ;(01101111) (157) (111) (6F)   ;(00110000) (60) (48) (30)   ;(00111001) (71) (57) (39)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(01101100) (154) (108) (6C)   ;(00111100) (74) (60) (3C)   ;(01110000) (160) (112) (70)   ;(01011100) (134) (92) (5C)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;(01111011) (173) (123) (7B)   ;(00101100) (54) (44) (2C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;(00101011) (53) (43) (2B)   ;(00000000) (0) (0) (00)   ;(00100011) (43) (35) (23)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;(00010011) (23) (19) (13)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00010110) (26) (22) (16)    ;(01111111) (177) (127) (7F)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00011011) (33) (27) (1B)   ;(00000000) (0) (0) (00)   ;
;120;(10011011) (233) (155) (9B)    ;(00101011) (53) (43) (2B)   ;(00000011) (3) (3) (03)   ;(00101101) (55) (45) (2D)   ;(00101010) (52) (42) (2A)   ;(00010010) (22) (18) (12)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(10000111) (207) (135) (87)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00101111) (57) (47) (2F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;(00010011) (23) (19) (13)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00010110) (26) (22) (16)    ;(01111111) (177) (127) (7F)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000011) (3) (3) (03)   ;(00000000) (0) (0) (00)   ;(00010000) (20) (16) (10)   ;(00010010) (22) (18) (12)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00110001) (61) (49) (31)   ;(00000000) (0) (0) (00)   ;(00110100) (64) (52) (34)   ;(00110111) (67) (55) (37)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00110000) (60) (48) (30)    ;(00101110) (56) (46) (2E)   ;(00110010) (62) (50) (32)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00111000) (70) (56) (38)   ;(00011011) (33) (27) (1B)   ;(00000000) (0) (0) (00)   ;
;216;(10011011) (233) (155) (9B)    ;(00101011) (53) (43) (2B)   ;(00110011) (63) (51) (33)   ;(00101101) (55) (45) (2D)   ;(00101010) (52) (42) (2A)   ;(00111001) (71) (57) (39)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;256;(00000000) (0) (0) (00)    ;(10011001) (231) (153) (99)   ;(00000000) (0) (0) (00)   ;(10010101) (225) (149) (95)   ;(10010011) (223) (147) (93)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10011100) (234) (156) (9C)   ;
;264;(00000000) (0) (0) (00)    ;(10011010) (232) (154) (9A)   ;(10011000) (230) (152) (98)   ;(10010110) (226) (150) (96)   ;(10010100) (224) (148) (94)   ;(00001001) (11) (9) (09)   ;(01000000) (100) (64) (40)   ;(00000000) (0) (0) (00)   ;
;272;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01010001) (121) (81) (51)   ;(00100001) (41) (33) (21)   ;(00000000) (0) (0) (00)   ;
;280;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01011001) (131) (89) (59)   ;(01010011) (123) (83) (53)   ;(01000001) (101) (65) (41)   ;(01010111) (127) (87) (57)   ;(00100010) (42) (34) (22)   ;(00000000) (0) (0) (00)   ;
;288;(00000000) (0) (0) (00)    ;(01000011) (103) (67) (43)   ;(01011000) (130) (88) (58)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(00100100) (44) (36) (24)   ;(01011011) (133) (91) (5B)   ;(00000000) (0) (0) (00)   ;
;296;(00000000) (0) (0) (00)    ;(00100000) (40) (32) (20)   ;(01010110) (126) (86) (56)   ;(01000110) (106) (70) (46)   ;(01010100) (124) (84) (54)   ;(01010010) (122) (82) (52)   ;(00100101) (45) (37) (25)   ;(00000000) (0) (0) (00)   ;
;304;(00000000) (0) (0) (00)    ;(01001110) (116) (78) (4E)   ;(01000010) (102) (66) (42)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;(01011010) (132) (90) (5A)   ;(00100110) (46) (38) (26)   ;(00000000) (0) (0) (00)   ;
;312;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01001101) (115) (77) (4D)   ;(01001010) (112) (74) (4A)   ;(01010101) (125) (85) (55)   ;(00101111) (57) (47) (2F)   ;(00101000) (50) (40) (28)   ;(00000000) (0) (0) (00)   ;
;320;(00000000) (0) (0) (00)    ;(00111011) (73) (59) (3B)   ;(01001011) (113) (75) (4B)   ;(01001001) (111) (73) (49)   ;(01001111) (117) (79) (4F)   ;(00111101) (75) (61) (3D)   ;(00101001) (51) (41) (29)   ;(00000000) (0) (0) (00)   ;
;328;(00000000) (0) (0) (00)    ;(00111010) (72) (58) (3A)   ;(01011111) (137) (95) (5F)   ;(01001100) (114) (76) (4C)   ;(00111110) (76) (62) (3E)   ;(01010000) (120) (80) (50)   ;(00111111) (77) (63) (3F)   ;(00000000) (0) (0) (00)   ;
;336;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111101) (175) (125) (7D)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;344;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;(00101010) (52) (42) (2A)   ;(00000000) (0) (0) (00)   ;(01011101) (135) (93) (5D)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;352;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;360;(00000000) (0) (0) (00)    ;(00110001) (61) (49) (31)   ;(00000000) (0) (0) (00)   ;(00110100) (64) (52) (34)   ;(00110111) (67) (55) (37)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;368;(00110000) (60) (48) (30)    ;(00101110) (56) (46) (2E)   ;(00110010) (62) (50) (32)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00111000) (70) (56) (38)   ;(00011011) (33) (27) (1B)   ;(00000000) (0) (0) (00)   ;
;376;(10011011) (233) (155) (9B)    ;(00101011) (53) (43) (2B)   ;(00110011) (63) (51) (33)   ;(00101101) (55) (45) (2D)   ;(00101010) (52) (42) (2A)   ;(00111001) (71) (57) (39)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;384;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(10000111) (207) (135) (87)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;392;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00101111) (57) (47) (2F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;400;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;408;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00001101) (15) (13) (0D)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;416;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;424;(00000000) (0) (0) (00)    ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;(00010011) (23) (19) (13)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;432;(00010110) (26) (22) (16)    ;(01111111) (177) (127) (7F)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;440;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000011) (3) (3) (03)   ;(00000000) (0) (0) (00)   ;(00010000) (20) (16) (10)   ;(00010010) (22) (18) (12)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;448;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;456;(00000000) (0) (0) (00)    ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;(00010011) (23) (19) (13)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;464;(00010110) (26) (22) (16)    ;(01111111) (177) (127) (7F)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00011011) (33) (27) (1B)   ;(00000000) (0) (0) (00)   ;
;472;(10011011) (233) (155) (9B)    ;(00101011) (53) (43) (2B)   ;(00000011) (3) (3) (03)   ;(00101101) (55) (45) (2D)   ;(00101010) (52) (42) (2A)   ;(00010010) (22) (18) (12)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;480;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;488;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;496;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;504;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,294 / 47,787 ( 17 % ) ;
; C16 interconnects     ; 111 / 1,804 ( 6 % )     ;
; C4 interconnects      ; 4,344 / 31,272 ( 14 % ) ;
; Direct links          ; 1,229 / 47,787 ( 3 % )  ;
; Global clocks         ; 20 / 20 ( 100 % )       ;
; Local interconnects   ; 2,978 / 15,408 ( 19 % ) ;
; R24 interconnects     ; 125 / 1,775 ( 7 % )     ;
; R4 interconnects      ; 5,009 / 41,310 ( 12 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.41) ; Number of LABs  (Total = 393) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 9                             ;
; 6                                           ; 4                             ;
; 7                                           ; 5                             ;
; 8                                           ; 6                             ;
; 9                                           ; 4                             ;
; 10                                          ; 7                             ;
; 11                                          ; 10                            ;
; 12                                          ; 14                            ;
; 13                                          ; 21                            ;
; 14                                          ; 32                            ;
; 15                                          ; 43                            ;
; 16                                          ; 207                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.35) ; Number of LABs  (Total = 393) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 80                            ;
; 1 Clock                            ; 227                           ;
; 1 Clock enable                     ; 103                           ;
; 1 Sync. clear                      ; 24                            ;
; 1 Sync. load                       ; 21                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 38                            ;
; 2 Clocks                           ; 36                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.41) ; Number of LABs  (Total = 393) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 12                            ;
; 2                                            ; 9                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 9                             ;
; 12                                           ; 4                             ;
; 13                                           ; 9                             ;
; 14                                           ; 16                            ;
; 15                                           ; 17                            ;
; 16                                           ; 75                            ;
; 17                                           ; 19                            ;
; 18                                           ; 27                            ;
; 19                                           ; 26                            ;
; 20                                           ; 15                            ;
; 21                                           ; 21                            ;
; 22                                           ; 19                            ;
; 23                                           ; 11                            ;
; 24                                           ; 19                            ;
; 25                                           ; 18                            ;
; 26                                           ; 5                             ;
; 27                                           ; 1                             ;
; 28                                           ; 13                            ;
; 29                                           ; 11                            ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.98) ; Number of LABs  (Total = 393) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 34                            ;
; 2                                               ; 15                            ;
; 3                                               ; 23                            ;
; 4                                               ; 18                            ;
; 5                                               ; 23                            ;
; 6                                               ; 30                            ;
; 7                                               ; 37                            ;
; 8                                               ; 38                            ;
; 9                                               ; 35                            ;
; 10                                              ; 27                            ;
; 11                                              ; 28                            ;
; 12                                              ; 27                            ;
; 13                                              ; 15                            ;
; 14                                              ; 11                            ;
; 15                                              ; 10                            ;
; 16                                              ; 15                            ;
; 17                                              ; 0                             ;
; 18                                              ; 3                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.75) ; Number of LABs  (Total = 393) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 7                             ;
; 3                                            ; 9                             ;
; 4                                            ; 19                            ;
; 5                                            ; 12                            ;
; 6                                            ; 7                             ;
; 7                                            ; 9                             ;
; 8                                            ; 10                            ;
; 9                                            ; 10                            ;
; 10                                           ; 11                            ;
; 11                                           ; 20                            ;
; 12                                           ; 12                            ;
; 13                                           ; 20                            ;
; 14                                           ; 10                            ;
; 15                                           ; 10                            ;
; 16                                           ; 22                            ;
; 17                                           ; 17                            ;
; 18                                           ; 16                            ;
; 19                                           ; 18                            ;
; 20                                           ; 15                            ;
; 21                                           ; 23                            ;
; 22                                           ; 15                            ;
; 23                                           ; 12                            ;
; 24                                           ; 7                             ;
; 25                                           ; 14                            ;
; 26                                           ; 9                             ;
; 27                                           ; 7                             ;
; 28                                           ; 7                             ;
; 29                                           ; 7                             ;
; 30                                           ; 6                             ;
; 31                                           ; 6                             ;
; 32                                           ; 8                             ;
; 33                                           ; 6                             ;
; 34                                           ; 3                             ;
; 35                                           ; 2                             ;
; 36                                           ; 0                             ;
; 37                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 64           ; 0            ; 64           ; 0            ; 0            ; 68        ; 64           ; 0            ; 68        ; 68        ; 0            ; 0            ; 0            ; 8            ; 21           ; 0            ; 0            ; 21           ; 8            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 68           ; 4            ; 68           ; 68           ; 0         ; 4            ; 68           ; 0         ; 0         ; 68           ; 68           ; 68           ; 60           ; 47           ; 68           ; 68           ; 47           ; 60           ; 68           ; 66           ; 68           ; 68           ; 68           ; 68           ; 68           ; 68           ; 0         ; 68           ; 68           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sramAddress[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[16]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[17]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[18]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramAddress[19]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_sRamWE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_sRamOE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_sRam1CS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txd1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rts1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txd2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rts2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txd3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rts3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txd4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rts4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cts4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoR0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoG0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoB0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoR1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoG1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; videoB1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hSync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vSync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdCS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdMOSI              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdSCLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; driveLED            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sramData[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ps2Clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ps2Data             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_extReset          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cts1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cts2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cts3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdMISO              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rxd1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rxd2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rxd3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rxd4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                          ;
+---------------------------------------------+----------------------+-------------------+
; Source Clock(s)                             ; Destination Clock(s) ; Delay Added in ns ;
+---------------------------------------------+----------------------+-------------------+
; cpuClock                                    ; T80s:cpu1|IORQ_n     ; 407.6             ;
; T80s:cpu1|IORQ_n,cpuClock,BRG:brg1|baud_clk ; T80s:cpu1|IORQ_n     ; 11.6              ;
; T80s:cpu1|IORQ_n,BRG:brg4|baud_clk          ; T80s:cpu1|IORQ_n     ; 10.9              ;
; T80s:cpu1|IORQ_n,cpuClock,BRG:brg4|baud_clk ; T80s:cpu1|IORQ_n     ; 10.5              ;
; T80s:cpu1|IORQ_n,cpuClock,BRG:brg3|baud_clk ; T80s:cpu1|IORQ_n     ; 10.0              ;
; T80s:cpu1|IORQ_n,cpuClock,BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n     ; 8.7               ;
; cpuClock                                    ; BRG:brg3|baud_clk    ; 8.4               ;
; BRG:brg4|baud_clk                           ; T80s:cpu1|IORQ_n     ; 8.3               ;
; cpuClock                                    ; BRG:brg4|baud_clk    ; 8.3               ;
; cpuClock                                    ; BRG:brg1|baud_clk    ; 7.4               ;
; BRG:brg3|baud_clk                           ; T80s:cpu1|IORQ_n     ; 5.9               ;
; BRG:brg2|baud_clk                           ; T80s:cpu1|IORQ_n     ; 5.8               ;
; T80s:cpu1|IORQ_n,cpuClock                   ; T80s:cpu1|IORQ_n     ; 5.5               ;
; cpuClock                                    ; BRG:brg2|baud_clk    ; 4.7               ;
; cpuClock,BRG:brg1|baud_clk                  ; BRG:brg1|baud_clk    ; 4.3               ;
; T80s:cpu1|IORQ_n,BRG:brg1|baud_clk          ; T80s:cpu1|IORQ_n     ; 4.3               ;
+---------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                           ; Destination Register                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io4|dataOut[6]                                                                         ; 5.810             ;
; bufferedUART:io4|rxInPointer[1]                                                                           ; bufferedUART:io4|dataOut[0]                                                                         ; 2.969             ;
; bufferedUART:io4|rxInPointer[3]                                                                           ; bufferedUART:io4|dataOut[0]                                                                         ; 2.937             ;
; bufferedUART:io4|rxInPointer[0]                                                                           ; bufferedUART:io4|dataOut[0]                                                                         ; 2.801             ;
; bufferedUART:io4|rxInPointer[2]                                                                           ; bufferedUART:io4|dataOut[0]                                                                         ; 2.773             ;
; T80s:cpu1|T80:u0|A[2]                                                                                     ; gAddrHighByte[6]                                                                                    ; 2.712             ;
; T80s:cpu1|T80:u0|A[3]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.686             ;
; T80s:cpu1|T80:u0|A[5]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.589             ;
; T80s:cpu1|T80:u0|A[7]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.589             ;
; T80s:cpu1|T80:u0|A[6]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.589             ;
; T80s:cpu1|T80:u0|A[4]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.589             ;
; bufferedUART:io4|rxInPointer[4]                                                                           ; bufferedUART:io4|rxReadPointer[2]                                                                   ; 2.538             ;
; bufferedUART:io4|rxInPointer[5]                                                                           ; bufferedUART:io4|rxReadPointer[2]                                                                   ; 2.389             ;
; T80s:cpu1|T80:u0|A[1]                                                                                     ; cAddrLowByte[7]                                                                                     ; 2.360             ;
; T80s:cpu1|WR_n                                                                                            ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 2.355             ;
; T80s:cpu1|IORQ_n                                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 2.355             ;
; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[0]                                                                         ; 2.241             ;
; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                         ; 2.241             ;
; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[0]                                                                         ; 2.214             ;
; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[0]                                                                         ; 2.214             ;
; bufferedUART:io4|txByteSent                                                                               ; bufferedUART:io4|dataOut[1]                                                                         ; 2.120             ;
; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbInPointer[2]                                                                      ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbInPointer[0]                                                                      ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbInPointer[1]                                                                      ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbInPointer[3]                                                                      ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                              ; 2.118             ;
; bufferedUART:io3|txByteSent                                                                               ; bufferedUART:io3|txByteWritten                                                                      ; 2.045             ;
; bufferedUART:io3|rxInPointer[3]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.995             ;
; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.965             ;
; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.961             ;
; bufferedUART:io3|rxInPointer[4]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.940             ;
; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                   ; 1.937             ;
; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                   ; 1.937             ;
; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.935             ;
; bufferedUART:io3|rxInPointer[1]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.933             ;
; bufferedUART:io3|rxInPointer[2]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.826             ;
; bufferedUART:io3|rxInPointer[5]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.787             ;
; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.782             ;
; bufferedUART:io3|rxInPointer[0]                                                                           ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.774             ;
; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.773             ;
; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.769             ;
; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.769             ;
; T80s:cpu1|T80:u0|DO[0]                                                                                    ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxState.stopBit                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[4]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[2]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[1]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[0]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[3]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io1|rxClockCount[5]                                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; T80s:cpu1|T80:u0|DO[1]                                                                                    ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a2~porta_we_reg ; 1.735             ;
; bufferedUART:io5|rxInPointer[1]                                                                           ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.725             ;
; bufferedUART:io5|rxInPointer[5]                                                                           ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.720             ;
; bufferedUART:io5|rxInPointer[0]                                                                           ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.718             ;
; bufferedUART:io5|rxInPointer[3]                                                                           ; bufferedUART:io5|dataOut[0]                                                                         ; 1.696             ;
; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.676             ;
; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.676             ;
; bufferedUART:io5|txByteSent                                                                               ; bufferedUART:io5|dataOut[1]                                                                         ; 1.660             ;
; bufferedUART:io1|txByteSent                                                                               ; bufferedUART:io1|txByteWritten                                                                      ; 1.630             ;
; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|dataOut[0]                                                                         ; 1.623             ;
; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                   ; 1.576             ;
; bufferedUART:io5|rxInPointer[4]                                                                           ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.554             ;
; bufferedUART:io5|rxInPointer[2]                                                                           ; bufferedUART:io5|dataOut[0]                                                                         ; 1.524             ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                         ; 1.508             ;
; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.508             ;
; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                         ; 1.508             ;
; T80s:cpu1|T80:u0|DO[7]                                                                                    ; cAddrLowByte[7]                                                                                     ; 1.486             ;
; T80s:cpu1|T80:u0|DO[5]                                                                                    ; cDataByte[5]                                                                                        ; 1.464             ;
; bufferedUART:io5|rxReadPointer[1]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.399             ;
; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.399             ;
; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                         ; 1.355             ;
; bufferedUART:io3|rxState.stopBit                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[4]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[2]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[1]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[0]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[3]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; bufferedUART:io3|rxClockCount[5]                                                                          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.336             ;
; T80s:cpu1|T80:u0|DO[6]                                                                                    ; sd_controller:sd1|address[6]                                                                        ; 1.331             ;
; T80s:cpu1|T80:u0|DO[3]                                                                                    ; gAddrLowByte[3]                                                                                     ; 1.309             ;
; T80s:cpu1|T80:u0|DO[2]                                                                                    ; gAddrLowByte[2]                                                                                     ; 1.309             ;
; T80s:cpu1|T80:u0|DO[4]                                                                                    ; gAddrHighByte[4]                                                                                    ; 1.295             ;
; bufferedUART:io5|rxReadPointer[2]                                                                         ; bufferedUART:io5|dataOut[0]                                                                         ; 1.292             ;
; bufferedUART:io5|rxReadPointer[3]                                                                         ; bufferedUART:io5|dataOut[0]                                                                         ; 1.292             ;
; T80s:cpu1|RD_n                                                                                            ; SBCTextDisplayRGB:io2|cdataOut[4]                                                                   ; 1.258             ;
; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.253             ;
; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                   ; 1.253             ;
; sd_controller:sd1|sdhc                                                                                    ; sd_controller:sd1|address[23]                                                                       ; 1.097             ;
; bufferedUART:io4|rxState.stopBit                                                                          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.075             ;
; bufferedUART:io4|rxClockCount[1]                                                                          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.075             ;
; bufferedUART:io4|rxClockCount[2]                                                                          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.075             ;
; bufferedUART:io4|rxClockCount[4]                                                                          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.075             ;
; bufferedUART:io4|rxClockCount[0]                                                                          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a3~porta_we_reg ; 1.075             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE15F23C8 for design "Microcomputer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Microcomputer.sdc'
Warning (332174): Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332049): Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
    Info (332050): create_clock -name {clk25} -period 40.000 -waveform { 0.000 20.000 } [get_ports {clk25}] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Critical Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
    Info (332050): create_generated_clock -name {pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -master_clock {clk25} [get_pins {pll|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(71): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    1.000 BRG:brg1|baud_clk
    Info (332111):    1.000 BRG:brg2|baud_clk
    Info (332111):    1.000 BRG:brg3|baud_clk
    Info (332111):    1.000 BRG:brg4|baud_clk
    Info (332111):    1.000     cpuClock
    Info (332111):    1.000 T80s:cpu1|IORQ_n
Info (176353): Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node cpuClock  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node T80s:cpu1|WR_n File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd Line: 90
        Info (176357): Destination node T80s:cpu1|RD_n File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd Line: 89
        Info (176357): Destination node T80s:cpu1|T80:u0|A[0] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176357): Destination node T80s:cpu1|T80:u0|A[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 347
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node BRG:brg1|baud_clk  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node BRG:brg1|baud_clk~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
Info (176353): Automatically promoted node BRG:brg2|baud_clk  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node BRG:brg2|baud_clk~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
Info (176353): Automatically promoted node BRG:brg3|baud_clk  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node BRG:brg3|baud_clk~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
Info (176353): Automatically promoted node BRG:brg4|baud_clk  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node BRG:brg4|baud_clk~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 27
Info (176353): Automatically promoted node comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node n_ioWR  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 103
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node n_sdCardCS~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 164
        Info (176357): Destination node comb~14
        Info (176357): Destination node n_interface5CS~2
        Info (176357): Destination node comb~13
        Info (176357): Destination node comb~7
        Info (176357): Destination node comb~5
        Info (176357): Destination node comb~3
        Info (176357): Destination node comb~24
        Info (176357): Destination node comb~25
        Info (176357): Destination node comb~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node comb~14 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~12 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~13 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bufferedUART:io1|reset~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 71
        Info (176357): Destination node bufferedUART:io1|txBuffer[0]~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 241
        Info (176357): Destination node bufferedUART:io1|rxBuffer~14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 74
        Info (176357): Destination node bufferedUART:io1|rxCurrentByteBuffer[0]~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 193
Info (176353): Automatically promoted node comb~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bufferedUART:io4|reset~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 71
        Info (176357): Destination node bufferedUART:io4|txBuffer[0]~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 241
        Info (176357): Destination node bufferedUART:io4|rxBuffer~14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 74
        Info (176357): Destination node bufferedUART:io4|rxCurrentByteBuffer[0]~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 193
Info (176353): Automatically promoted node comb~5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bufferedUART:io3|reset~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 71
        Info (176357): Destination node bufferedUART:io3|txBuffer[0]~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 241
        Info (176357): Destination node bufferedUART:io3|rxBuffer~14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 74
        Info (176357): Destination node bufferedUART:io3|rxCurrentByteBuffer[0]~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 193
Info (176353): Automatically promoted node comb~7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bufferedUART:io5|reset~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 71
        Info (176357): Destination node bufferedUART:io5|txBuffer[0]~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 241
        Info (176357): Destination node bufferedUART:io5|rxBuffer~14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 74
        Info (176357): Destination node bufferedUART:io5|rxCurrentByteBuffer[0]~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 193
Info (176353): Automatically promoted node comb~9 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SBCTextDisplayRGB:io2|process_2~1
Info (176353): Automatically promoted node comb~8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170089): 6e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
    Info (170138): Failed to route the following 2 signal(s)
        Info (170139): Signal "T80s:cpu1|T80:u0|DO[4]~4"
        Info (170139): Signal "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5]"
    Info (170140): Cannot fit design in device -- following 2 routing resource(s) needed by more than one signal during the last fitting attempt
        Info (170141): Routing resource LAB Block interconnect (X37_Y19, I4)
        Info (170141): Routing resource LAB Block interconnect (X37_Y19, I13)
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170089): 5e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:15
Info (11888): Total time spent on timing analysis during the Fitter is 7.62 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cts4 uses I/O standard 3.3-V LVTTL at AB19 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 64
    Info (169178): Pin sramData[0] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[1] uses I/O standard 3.3-V LVTTL at C1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[2] uses I/O standard 3.3-V LVTTL at B1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[3] uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[4] uses I/O standard 3.3-V LVTTL at B2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[5] uses I/O standard 3.3-V LVTTL at C2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[6] uses I/O standard 3.3-V LVTTL at D2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin sramData[7] uses I/O standard 3.3-V LVTTL at F2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 35
    Info (169178): Pin ps2Clk uses I/O standard 3.3-V LVTTL at R1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 80
    Info (169178): Pin ps2Data uses I/O standard 3.3-V LVTTL at R2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 81
    Info (169178): Pin n_extReset uses I/O standard 3.3-V LVTTL at Y13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 30
    Info (169178): Pin cts1 uses I/O standard 3.3-V LVTTL at A13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 46
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 29
    Info (169178): Pin cts2 uses I/O standard 3.3-V LVTTL at AB15 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 52
    Info (169178): Pin cts3 uses I/O standard 3.3-V LVTTL at AB17 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 58
    Info (169178): Pin sdMISO uses I/O standard 3.3-V LVTTL at A20 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 85
    Info (169178): Pin rxd1 uses I/O standard 3.3-V LVTTL at B13 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 43
    Info (169178): Pin rxd2 uses I/O standard 3.3-V LVTTL at AB14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 49
    Info (169178): Pin rxd3 uses I/O standard 3.3-V LVTTL at AB16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 55
    Info (169178): Pin rxd4 uses I/O standard 3.3-V LVTTL at AB18 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 61
Info (144001): Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/output_files/Microcomputer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 5606 megabytes
    Info: Processing ended: Sat Mar 20 09:41:39 2021
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/output_files/Microcomputer.fit.smsg.


