INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'F:/vivado/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'SunZifeng' on host 'cy-20201229vyyu' (Windows NT_amd64 version 6.2) on Sat Aug 06 14:52:19 +0800 2022
INFO: [HLS 200-10] In directory 'E:/FPGA_project/xilinx/Project/fir_hls'
Sourcing Tcl script 'E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project fir_hls_prj 
INFO: [HLS 200-10] Opening project 'E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj'.
INFO: [HLS 200-1510] Running: set_top fir_wrap 
INFO: [HLS 200-1510] Running: add_files ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp 
INFO: [HLS 200-10] Adding design file '../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.h 
INFO: [HLS 200-10] Adding design file '../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Aug  6 14:52:47 2022...
INFO: [HLS 200-802] Generated output file fir_hls_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 24.793 seconds; current allocated memory: 172.305 MB.
