Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 43f55efd69aa4e918038648ffa5e146b --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L xil_defaultlib -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_MemorEDF_behav xil_defaultlib.TB_MemorEDF xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_buser [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v:224]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_ruser [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v:243]
WARNING: [VRFC 10-1783] select index 16 into byte_ram is out of bounds [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/d272/src/ConfigurationPort.sv:591]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
