

================================================================
== Vitis HLS Report for 'Axi2Mat_1'
================================================================
* Date:           Wed Jun 29 08:15:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.657 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       86|  8294485|  0.287 us|  27.646 ms|   10|  8294409|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |           Instance           |           Module          |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |Axi2Mat_Block_entry3_proc_U0  |Axi2Mat_Block_entry3_proc  |        0|        0|       0 ns|       0 ns|    0|        0|        no|
        |Axi2AxiStream_1_U0            |Axi2AxiStream_1            |        9|  1205285|  29.997 ns|   4.017 ms|    9|  1205285|        no|
        |AxiStream2Mat_1_U0            |AxiStream2Mat_1            |       10|  8294409|  33.330 ns|  27.645 ms|   10|  8294409|  dataflow|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|     594|     402|    -|
|Instance         |        -|     7|    1954|    3927|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     7|    2553|    4400|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Axi2AxiStream_1_U0            |Axi2AxiStream_1            |        0|   4|   576|  1004|    0|
    |Axi2Mat_Block_entry3_proc_U0  |Axi2Mat_Block_entry3_proc  |        0|   0|    67|   133|    0|
    |AxiStream2Mat_1_U0            |AxiStream2Mat_1            |        0|   3|  1311|  2790|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        0|   7|  1954|  3927|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                   |        0|  99|   0|    -|     3|   32|       96|
    |cols_cast_loc_channel_U    |        0|  99|   0|    -|     2|   16|       32|
    |ldata_U                    |        0|  99|   0|    -|     2|   64|      128|
    |rows_burst_loc_channel_U   |        0|  99|   0|    -|     2|   16|       32|
    |rows_c_U                   |        0|  99|   0|    -|     3|   32|       96|
    |rows_stride_loc_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0| 594|   0|    0|    14|  192|      448|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Axi2AxiStream_1_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |Axi2Mat_Block_entry3_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Axi2Mat_Block_entry3_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_cols_cast_loc_channel          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_rows_burst_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_rows_stride_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_Axi2AxiStream_1_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_Axi2Mat_Block_entry3_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_cols_cast_loc_channel    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_rows_burst_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_rows_stride_loc_channel  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  26|          13|          13|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_1_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_Axi2Mat_Block_entry3_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cols_cast_loc_channel    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_rows_burst_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_rows_stride_loc_channel  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  45|         10|    5|         10|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_1_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_Axi2Mat_Block_entry3_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cols_cast_loc_channel    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_rows_burst_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_rows_stride_loc_channel  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  5|   0|    5|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|m_axi_gmem1_AWVALID       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR        |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN         |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE        |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST       |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK        |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE       |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT        |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION      |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY        |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA         |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB         |  out|    8|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR        |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN         |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE        |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST       |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK        |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE       |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT        |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION      |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID        |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA         |   in|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM      |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP         |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID        |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP         |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER         |   in|    1|       m_axi|              gmem1|       pointer|
|din                       |   in|   64|     ap_none|                din|        scalar|
|din_ap_vld                |   in|    1|     ap_none|                din|        scalar|
|imgInput_y_data81_din     |  out|    8|     ap_fifo|  imgInput_y_data81|       pointer|
|imgInput_y_data81_full_n  |   in|    1|     ap_fifo|  imgInput_y_data81|       pointer|
|imgInput_y_data81_write   |  out|    1|     ap_fifo|  imgInput_y_data81|       pointer|
|rows                      |   in|   32|     ap_none|               rows|        scalar|
|rows_ap_vld               |   in|    1|     ap_none|               rows|        scalar|
|cols                      |   in|   32|     ap_none|               cols|        scalar|
|cols_ap_vld               |   in|    1|     ap_none|               cols|        scalar|
|stride                    |   in|   32|     ap_none|             stride|        scalar|
|stride_ap_vld             |   in|    1|     ap_none|             stride|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|          Axi2Mat.1|  return value|
+--------------------------+-----+-----+------------+-------------------+--------------+

