<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=60950&test_id=253 --><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Test Results</title><meta name="language" content="en"><meta name="tcexam_level" content="1"><meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]"><meta name="author" content="nick"><meta name="reply-to" content=""><meta name="keywords" content="TCExam, eExam, e-exam, web, exam"><link rel="stylesheet" href="./Test Results62_files/jquery-ui.css"><link rel="stylesheet" href="./Test Results62_files/calclayout.css"><script src="./Test Results62_files/jquery-1.12.4.js.download"></script><script src="./Test Results62_files/jquery-ui.js.download"></script><script src="./Test Results62_files/jquery.dialogextend.min.js.download"></script><script src="./Test Results62_files/custom.js.download"></script><script src="./Test Results62_files/oscZenoedited.js.download"></script><link rel="stylesheet" href="./Test Results62_files/default.css" type="text/css"><link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico"></head><body><div class="header"><div class="left"></div><div class="right"><a name="timersection" id="timersection"></a><form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform"><div><input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">&nbsp;</div></form><script src="./Test Results62_files/timer.js.download" type="text/javascript"></script><script type="text/javascript">//<![CDATA[FJ_start_timer(false, 1486838093, 'I\'m sorry, the time available to complete the test is over!', false, 1486838093996);//]]></script></div></div><div id="scrollayer" class="scrollmenu"><!--[if lte IE 7]><style type="text/css">ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}ul.menu ul li {width:200px;text-align:left;margin:0;}ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}</style><![endif]--><a name="menusection" id="menusection"></a><div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=60950&amp;test_id=253#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div><ul class="menu"><li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a><!--[if lte IE 6]><iframe class="menu"></iframe><![endif]--><ul><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li></ul></li><li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li></ul></div><div class="body"><a name="topofdoc" id="topofdoc"></a><script>    $(document).ready(function(){          // $('#numBox').click(function(){        $('#keypad').fadeToggle('fast');        event.stopPropagation();  //  });              $('.key').click(function(){        var numBox = document.getElementById('answertext');//        if(this.innerHTML == '0'){//            if (numBox.value.length > 0 && numBox.value.length<11)//                numBox.value = numBox.value + this.innerHTML;//        }//        else       if(numBox.value.length<11){        if(this.innerHTML == '-'){            if (numBox.value.length == 0)                numBox.value = numBox.value + this.innerHTML;        }        else if(this.innerHTML == '.'){            console.log(numBox.value.indexOf('-'));            if(numBox.value.length == 1){                            }else{                if(numBox.value.indexOf('.') == -1)                 numBox.value = numBox.value + this.innerHTML;            }        }        else{                    numBox.value = numBox.value + this.innerHTML;        }    }        event.stopPropagation();    });        $('.btn').click(function(){          var numBox = document.getElementById('answertext');        if(this.innerHTML == 'Backspace'){                       if(numBox.value.length > 0){                numBox.value = numBox.value.substring(0, numBox.value.length - 1);            }        }        else if(this.innerHTML == '←'){          var current_position = numBox.value.slice(0, numBox.selectionStart).length;          if(current_position != 0){              numBox.setSelectionRange(current_position-1,current_position-1);          }           numBox.focus();        }        else if(this.innerHTML == '→'){           var current_position = numBox.value.slice(0, numBox.selectionStart).length;                      if(current_position != numBox.value.length){              numBox.setSelectionRange(current_position+1,current_position+1);          }           numBox.focus();        }        else{            document.getElementById('answertext').value = '';        }                event.stopPropagation();    });    });        function validateNumeric(e) {            if (!e) var e = window.event;    if (!e.which) keyPressed = e.keyCode;    else keyPressed = e.which;       if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {      keyPressed = keyPressed;      var text = $("#answertext").val();      if(keyPressed ==  46){         if(text.indexOf(".") > -1){              return false;          }      }           if(keyPressed ==  45){                          if(text.length == 0){              return true;            }else{                return false;            }        }        if(keyPressed ==  46){                          if(text.length == 0){              return true;            }else{             if(text.length==1){                if(text.indexOf("-") == "0"){                        return false;                  }                 }                return true;            }        }      return true;    } else {      keyPressed = 0;      return false;    }  }  </script><div class="container"><div class="tceformbox"><div class="row"><span class="label"><span title="User">User:</span></span><span class="formw"> abhi.sinu.1 - abhi.sinu.1&nbsp;</span></div><div class="row"><span class="label"><span title="Test">Test:</span></span><span class="formw"><strong>CO Subject Test - 1</strong><br>Complete Syllabus&nbsp;</span></div><div class="row"><span class="label"><span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span></span><span class="formw">2017-02-02 11:03:44&nbsp;</span></div><div class="row"><span class="label"><span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span></span><span class="formw">2017-02-02 11:05:35&nbsp;</span></div><div class="row"><span class="label"><span title="Test Time">Test Time:</span></span><span class="formw">00:01:51&nbsp;</span></div><div class="row"><span class="label"><span title="Final Score">Points:</span></span><span class="formw">-3.200 / 50.000 (-6%)&nbsp;</span></div><div class="row"><span class="label"><span title="Correct Answers">Correct:</span></span><span class="formw">7 / 33 (21%)&nbsp;</span></div><div class="rowl"><ol class="question"><li>Consider a k-stage pipeline, calculate the maximum speed up factor it can achieve ?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; k-1</li><li>&nbsp; k/2</li><li>&nbsp; k<br><span class="explanation"><li>&nbsp; k+1</li></ol><br><br></li><li>The form of microprogramming in which RAM is used as a control memory is known as<span style="float:right">( Marks: 1.00 )</span><ol class="answer"><li>&nbsp; Static microprogramming</li><li>&nbsp; Dynamic microprogramming<br><span class="explanation"><li>&nbsp; Horizontal microprogramming</li><li>&nbsp; Vertical microprogramming</li></ol><br><br></li><li>Consider the following statements<br>	S1 : The number of lines contained in a set associative cache can be calculated from the number of bits in the memory address, the number of bits assigned to the tag, the number of bits assigned to the word id (identifying the number of words per block), and the number of bits assigned to the set id (identifying the number of sets.) <br>	S2 : Write through cache write mechanism creates more bus traffic compared to Write back  <br>Which of the following statements is/are true?<span style="float:right">( Marks: 1.00 )</span><ol class="answer"><li>&nbsp; S1</li><li>&nbsp; S2<br><span class="explanation"><li>&nbsp; Both S1 and S2</li><li>&nbsp; None of the above</li></ol><br><br></li><li>How many memory modules of size 512K*8  are required to construct a memory module of size  3M * 16 are ?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 12<br><span class="explanation"><li>&nbsp; 13</li><li>&nbsp; 14</li><li>&nbsp; 15</li></ol><br><br></li><li>Increasing the RAM typically improves the performance because<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; Virtual memory increases</li><li>&nbsp; Larger RAMs are faster</li><li>&nbsp; Fewer page faults will occur<br><span class="explanation"><li>&nbsp; Fewer segmentation faults occur</li></ol><br><br></li><li>Assume that there is a fully set-associative cache of size 4 words. The number of lines is cache is 4.How many misses will there be, given the following sequence of block addresses: 0, 8, 0, 6, 8?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 3<br><span class="explanation"><li>&nbsp; 4</li><li>&nbsp; 5</li><li>&nbsp; 0</li></ol><br><br></li><li>Consider a memory system consists of a single external cache with an access time of 20ns and a hit rate of 0.92, and a main memory with an access time of 60ns. Now we  add virtual memory to the system. The TLB is implemented internal to the processor chip and takes 2ns to do a translation on a TLB hit. The TLB hit ratio is 98%, the segment table hit ratio is 100% and the page table hit ratio is 50%. What is the effective memory access time of the system with virtual memory?<span style="float:right">( Marks: 1.00 )</span><ol class="answer"><li>&nbsp; 27.3ns</li><li>&nbsp; 28.2ns<br><span class="explanation"><li>&nbsp; 29ns</li><li>&nbsp; 29.44ns</li></ol><br><br></li><li>Each instruction fetch means a reference to the instruction cache and 35% of all instructions reference data memory. <br>The cache implementation as Follows : <br><strong class="tcecode">.</strong>Both L1 instruction cache and L1 data cache are connected to CPU directly.<br><strong class="tcecode">.</strong>The average miss rate in the L1 instruction cache was 2%<br><strong class="tcecode">.</strong>The average miss rate in the L1 data cache was 10%.<br><strong class="tcecode">.</strong>In both cases, the miss penalty is 9 clock cycles<br>What is overall miss penalty in clock cycles?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 0.495<br><span class="explanation"><li>&nbsp; 0.595</li><li>&nbsp; 0.6</li><li>&nbsp; 0.4</li></ol><br><br></li><li>Assume the following performance characteristics on a cache read miss: one clock cycle to send an address to main memory and four clock cycles to access a 32-bit word from main memory and transfer it to the processor and cache. What is the miss penalty if the cache line size is four words and a transfer is executed, with one clock cycle per word transfer?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 21<br><span class="explanation"><li>&nbsp; 22</li><li>&nbsp; 23</li><li>&nbsp; 24</li></ol><br><br></li><li>A computer has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20 ns are required to access it. If it is in main memory but not in the cache, 60 ns are needed to load it into the cache, and then the reference is started again. If the word is not in main memory, 12 ms are required to fetch the word from disk, followed by 60 ns to copy it to the cache, and then the reference is started again. The cache hit ratio is 0.9 and the main memory hit ratio is 0.6. What is the average time in nanoseconds required to access a referenced word on this system?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 480029.2ns<br><span class="explanation"><li>&nbsp; 480032.2ns</li><li>&nbsp; 280029.2ns</li><li>&nbsp; 580029.2ns</li></ol><br><br></li><li>Consider a memory system with the following parameters: <br><div class="tcecodepre">Tc&nbsp;=&nbsp;100&nbsp;ns&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Cc&nbsp;=&nbsp;10^-4&nbsp;$/bit&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Tm&nbsp;=&nbsp;1200&nbsp;ns&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Cm&nbsp;=&nbsp;10^-5&nbsp;$/bit<br></div><br>Where Tc represents cache access time, Tm  represents the main memory access time,<br>Cc represents cost of 1 bit cache memory and Cm represents cost of 1 bit main memory.<br>What is the cost of 1 Mbyte of main memory?<span style="float:right">( Marks: 1.00 )</span><ol class="answer"><li>&nbsp; 9$</li><li>&nbsp; 10$<br><span class="explanation"><li>&nbsp; 11$</li><li>&nbsp; 8$</li></ol><br><br></li><li>Consider 128KB associative mapped cache with 16-byte block size. CPU generates 32 bits physical address. While a k bit comparator has a latency of 2k ns. The hit latency of the cache organization is ?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 56ns<br><span class="explanation"><li>&nbsp; 66ns</li><li>&nbsp; 60ns</li><li>&nbsp; 50ns</li></ol><br><br></li><li><strong class="tcecode">[Common Data Question Q5&amp;Q6]</strong><br>Consider a single-level cache with an access time of 1.5ns, a line size of 16 bytes, and a hit ratio of 0.85. Main memory uses a block transfer capability that has a first word (4 bytes) access time of 40 ns and an access time of 5 ns for each word thereafter.<br> <br>What is the average access time?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 9.75 ns<br><span class="explanation"><li>&nbsp; 10.75 ns</li><li>&nbsp; 11.75 ns</li><li>&nbsp; 8.75 ns</li></ol><br><br></li><li>Consider a single-level cache with an access time of 1.5ns, a line size of 16 bytes, and a hit ratio of 0.85. Main memory uses a block transfer capability that has a first word (4 bytes) access time of 40 ns and an access time of 5 ns for each word thereafter. <br><br><br>Suppose that increasing the line size to 64 bytes increases the hit ratio to 0.95. What is the average memory access time?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 8.75 ns</li><li>&nbsp; 9.75 ns</li><li>&nbsp; 7.25 ns<br><span class="explanation"><li>&nbsp; 10.75 ns</li></ol><br><br></li><li><strong class="tcecode">[Common Data Question Q11&amp; Q12]  </strong><br><div class="tcecodepre">Consider&nbsp;below&nbsp;code&nbsp;written&nbsp;in&nbsp;C	&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Loop&nbsp;A<br>sum&nbsp;=&nbsp;0;&nbsp;<br>&nbsp;for&nbsp;(i&nbsp;=&nbsp;0;&nbsp;i&nbsp;&lt;&nbsp;128;&nbsp;i++)&nbsp;<br>for&nbsp;(j&nbsp;=&nbsp;0;&nbsp;j&nbsp;&lt;&nbsp;64;&nbsp;j++)&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sum&nbsp;+=&nbsp;A[i][j];&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Loop&nbsp;B<br>sum&nbsp;=&nbsp;0;&nbsp;<br>for&nbsp;(j&nbsp;=&nbsp;0;&nbsp;j&nbsp;&lt;&nbsp;64;&nbsp;j++)&nbsp;<br>	for&nbsp;(i&nbsp;=&nbsp;0;&nbsp;i&nbsp;&lt;&nbsp;128;&nbsp;i++)&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sum&nbsp;+=&nbsp;A[i][j];&nbsp;<br>The&nbsp;matrix&nbsp;A&nbsp;is&nbsp;stored&nbsp;contiguously&nbsp;in&nbsp;memory&nbsp;in&nbsp;row-major&nbsp;order.&nbsp;Consider&nbsp;a&nbsp;4KB&nbsp;direct-mapped&nbsp;data&nbsp;cache&nbsp;with&nbsp;8-word&nbsp;(32-byte)&nbsp;cache&nbsp;lines.&nbsp;</div><br><br>Calculate the number of cache misses that will occur when running Loop A.<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; 1024 misses<br><span class="explanation"><li>&nbsp; 1022 misses</li><li>&nbsp; 1224 misses</li><li>&nbsp; 1324 misses</li></ol><br><br></li><li><div class="tcecodepre">Consider&nbsp;below&nbsp;code&nbsp;written&nbsp;in&nbsp;C	&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Loop&nbsp;A<br>sum&nbsp;=&nbsp;0;&nbsp;<br>&nbsp;for&nbsp;(i&nbsp;=&nbsp;0;&nbsp;i&nbsp;&lt;&nbsp;128;&nbsp;i++)&nbsp;<br>for&nbsp;(j&nbsp;=&nbsp;0;&nbsp;j&nbsp;&lt;&nbsp;64;&nbsp;j++)&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sum&nbsp;+=&nbsp;A[i][j];&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Loop&nbsp;B<br>sum&nbsp;=&nbsp;0;&nbsp;<br>for&nbsp;(j&nbsp;=&nbsp;0;&nbsp;j&nbsp;&lt;&nbsp;64;&nbsp;j++)&nbsp;<br>	for&nbsp;(i&nbsp;=&nbsp;0;&nbsp;i&nbsp;&lt;&nbsp;128;&nbsp;i++)&nbsp;<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sum&nbsp;+=&nbsp;A[i][j];&nbsp;<br>The&nbsp;matrix&nbsp;A&nbsp;is&nbsp;stored&nbsp;contiguously&nbsp;in&nbsp;memory&nbsp;in&nbsp;row-major&nbsp;order.&nbsp;Consider&nbsp;a&nbsp;4KB&nbsp;direct-mapped&nbsp;data&nbsp;cache&nbsp;with&nbsp;8-word&nbsp;(32-byte)&nbsp;cache&nbsp;lines.&nbsp;</div><br><br>The L2 cache in the Pentium 4 holds 256 KBytes of data. The cache is 8-way set associative. Each block holds 128 bytes of data. If physical addresses is 32 bits long, each data word is 32 bits, and entries are word addressable, what bits of the 32 bit physical address comprise the tag, index and offset?<span style="float:right">( Marks: -0.33 )</span><ol class="answer"><li>&nbsp; (17,8,7)<br><span class="explanation"><li>&nbsp; (18,8,7)</li><li>&nbsp; (17,8,8)</li><li>&nbsp; (20,8,7)</li></ol><br><br></li><li>The 5 stages of processor  fetch, decode execute, memory and writeback have the following delays 100, 200, 150,  200 and 300 nanoseconds respectively.  Assume that when pipelining, each pipeline stage costs 20ns extra for the registers between pipeline stages. For the pipelined processor what is the throughput__________________?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 3.125MIPS<br><span class="explanation"><li>&nbsp; 4MIPS</li><li>&nbsp; 4.125MIPS</li><li>&nbsp; 5MIPS</li></ol><br><br></li><li>A processor has 60 distinct instructions and 34 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is__________<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 14<br><span class="explanation"><li>&nbsp; 18</li><li>&nbsp; 22</li><li>&nbsp; 21</li></ol><br><br></li><li>Which of the following addressing mode is suitable for accessing the array contents?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; Indexed Addressing mode<br><span class="explanation"><li>&nbsp; Base Register addressing mode</li><li>&nbsp; Relative addressing mode</li><li>&nbsp; Indirect addressing mode</li></ol><br><br></li><li>In a n CPU shared system , if Z is the probability that any CPU request the bus in a given cycle , the probability that only 1 CPU use the bus is given by :<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; nZ(1-Z)<sup class="tcecode">(1-n)</sup><br><span class="explanation"><li>&nbsp; Z(1-Z)<sup class="tcecode">(1-n)</sup></li><li>&nbsp; n(1-Z)<sup class="tcecode">(n)</sup></li><li>&nbsp; (n-1)(1-Z)<sup class="tcecode">n</sup></li></ol><br><br></li><li>Consider the disk pack with the following specifications.<br>                           32 surfaces<br>                           64 tracks/surface<br>                           128 sectors/track<br>                           512 bytes/sector<br>       Let the diameter of the innermost track is 28cm what is the maximum recording density?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 0.72 KB/cm<br><span class="explanation"><li>&nbsp; 0.62 KB/cm</li><li>&nbsp; 1.72 KB/cm</li><li>&nbsp; 0.82 KB/cm</li></ol><br><br></li><li>A hard disk has 32 sectors/ track, 16 tracks/surface, 16 platters, each with 2 regarding surface and 1000 cylinders. The address of a sector is given as &lt;c,h,t,s&gt; where c → cylinder number, h → surface number, t -&gt; track number, s → sector number. 0th sector is addressed as &lt;0, 0, 0, 0&gt;. The address &lt;100, 20, 10, 32&gt; corresponds to sector number is ?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 1648993</li><li>&nbsp; 1648991</li><li>&nbsp; 1648992<br><span class="explanation"><li>&nbsp; 1649992</li></ol><br><br></li><li>A disk drive has innermost track diameter as 21 cm with maximum recording density as 256KB/cm. Using a R/W head the disk is rotating at 3600 RPM. What is the data transfer rate?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 1013760 KBps<br><span class="explanation"><li>&nbsp; 1013780 KBps</li><li>&nbsp; 1014760 KBps</li><li>&nbsp; 1015760 KBps</li></ol><br><br></li><li>Consider a 5 stage pipelined processor with single port memory and each stage with delay of 1 ns. In case of memory, two memory operations can not be overlapped there will be a one stall cycle penalty. 30% of total instructions are memory related,  calculate the time taken to execute 100 instructions is ?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 130 ns<br><span class="explanation"><li>&nbsp; 140 ns</li><li>&nbsp; 160 ns</li><li>&nbsp; 180 ns</li></ol><br><br></li><li>Consider a pipelined processor having 5 stages. The stage delays are 1, 1.2, 1, 2.5, 1 ns and interstage buffer delays are 1ns. The 3rd stage is capable of deciding branch target address. Processor starts fetching new instruction when the conditional branch outcome is known. 20% of instructions are conditional branch, then calculate the execution time for 1000 instructions?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 5000 ns</li><li>&nbsp; 3200 ns</li><li>&nbsp; 4900 ns<br><span class="explanation"><li>&nbsp; 3600 ns</li></ol><br><br></li><li>Consider a 16-way set-associative cache with data words are 64 bits long  and words are addressed to the half-word. The cache holds 2 Mbytes of data and each block holds 16 data words. Physical addresses are 64 bits long, How many bits of tag, index, and offset are needed to support references to this cache?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 49,10,5<br><span class="explanation"><li>&nbsp; 47, 12, 5</li><li>&nbsp; 45, 14, 5</li><li>&nbsp; 50, 12, 3</li></ol><br><br></li><li><strong class="tcecode">CommonData Question Q27&amp;Q28</strong> <br>Consider a pipeline with 5 stages and each stage with delay as shown below : <br><div class="tcecodepre">IF&nbsp;		ID&nbsp;		EX&nbsp;		MEM&nbsp;		WB&nbsp;<br>400&nbsp;ps&nbsp;	225&nbsp;ps&nbsp;	350&nbsp;ps&nbsp;	450&nbsp;ps&nbsp;	300&nbsp;ps</div><br>How long will it take to completely process a single sw instruction in a pipelined processor?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 2250 ps<br><span class="explanation"><li>&nbsp; 1250 ps</li><li>&nbsp; 1725 ps</li><li>&nbsp; 1750 ps</li></ol><br><br></li><li><strong class="tcecode">CommonData Question Q27&amp;Q28</strong> <br>Consider a pipeline with 5 stages and each stage with delay as shown below : <br><div class="tcecodepre">IF&nbsp;		ID&nbsp;		EX&nbsp;		MEM&nbsp;		WB&nbsp;<br>400&nbsp;ps&nbsp;	225&nbsp;ps&nbsp;	350&nbsp;ps&nbsp;	450&nbsp;ps&nbsp;	300&nbsp;ps</div><br>Try to improve performance above pipeline, you have decided to break up 2 of the above stages into 2 shorter stages. What is the maximum speedup achieved in new pipeline system?<span style="float:right">( Marks: 2.00 )</span><ol class="answer"><li>&nbsp; 0.81</li><li>&nbsp; 0.91<br><span class="explanation"><li>&nbsp; 0.21</li><li>&nbsp; 1.21</li></ol><br><br></li><li><strong class="tcecode">CommonData Questions 29 30 31</strong> <br>a) Pipeline contains 5 stages: IF, ID, EX, M and W; <br>b) Each stage requires one clock cycle; <br>c) All memory references hit in cache; <br>d) Following program segment should be processed: <br>// ADD TWO INTEGER ARRAYS <br><div class="tcecodepre">LW&nbsp;R4&nbsp;&nbsp;#&nbsp;400&nbsp;<br>L1:&nbsp;LW&nbsp;R1,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;first&nbsp;operand&nbsp;<br>LW&nbsp;R2,&nbsp;400&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;second&nbsp;operand&nbsp;<br>ADDI&nbsp;R3,&nbsp;R1,&nbsp;R2&nbsp;	;&nbsp;Add&nbsp;operands&nbsp;<br>SW&nbsp;R3,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Store&nbsp;result&nbsp;<br>SUB&nbsp;R4,&nbsp;R4,&nbsp;#4&nbsp;	;&nbsp;Calculate&nbsp;address&nbsp;of&nbsp;next&nbsp;element&nbsp;<br>BNEZ&nbsp;R4,&nbsp;L1&nbsp;	;&nbsp;Loop&nbsp;if&nbsp;(R4)&nbsp;!=&nbsp;0&nbsp;</div><br>Calculate how many clock cycles will take execution of this segment on the regular (non pipelined) architecture ?<span style="float:right">( Marks: 2.00 )</span><ol class="answer"><li>&nbsp; 3007</li><li>&nbsp; 3005<br><span class="explanation"><li>&nbsp; 3008</li><li>&nbsp; 3009</li></ol><br><br></li><li><strong class="tcecode">CommonData Questions 29 30 31</strong> <br>a) Pipeline contains 5 stages: IF, ID, EX, M and W; <br>b) Each stage requires one clock cycle; <br>c) All memory references hit in cache; <br>d) Following program segment should be processed: <br>// ADD TWO INTEGER ARRAYS <br><div class="tcecodepre">LW&nbsp;R4&nbsp;&nbsp;#&nbsp;400&nbsp;<br>L1:&nbsp;LW&nbsp;R1,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;first&nbsp;operand&nbsp;<br>LW&nbsp;R2,&nbsp;400&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;second&nbsp;operand&nbsp;<br>ADDI&nbsp;R3,&nbsp;R1,&nbsp;R2&nbsp;	;&nbsp;Add&nbsp;operands&nbsp;<br>SW&nbsp;R3,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Store&nbsp;result&nbsp;<br>SUB&nbsp;R4,&nbsp;R4,&nbsp;#4&nbsp;	;&nbsp;Calculate&nbsp;address&nbsp;of&nbsp;next&nbsp;element&nbsp;<br>BNEZ&nbsp;R4,&nbsp;L1&nbsp;	;&nbsp;Loop&nbsp;if&nbsp;(R4)&nbsp;!=&nbsp;0&nbsp;</div><br> Find how many clock cycles that will take to execute given code on the simple pipeline with normal forwarding and bypassing when result of branch instruction (new PC content) is available after completion of the ID stage?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 801<br><span class="explanation"><li>&nbsp; 802</li><li>&nbsp; 501</li><li>&nbsp; 213</li></ol><br><br></li><li><strong class="tcecode">CommonData Questions 29 30 31</strong> <br>a) Pipeline contains 5 stages: IF, ID, EX, M and W; <br>b) Each stage requires one clock cycle; <br>c) All memory references hit in cache; <br>d) Following program segment should be processed: <br>// ADD TWO INTEGER ARRAYS <br><div class="tcecodepre">LW&nbsp;R4&nbsp;&nbsp;#&nbsp;400&nbsp;<br>L1:&nbsp;LW&nbsp;R1,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;first&nbsp;operand&nbsp;<br>LW&nbsp;R2,&nbsp;400&nbsp;(R4)&nbsp;	;&nbsp;Load&nbsp;second&nbsp;operand&nbsp;<br>ADDI&nbsp;R3,&nbsp;R1,&nbsp;R2&nbsp;	;&nbsp;Add&nbsp;operands&nbsp;<br>SW&nbsp;R3,&nbsp;0&nbsp;(R4)&nbsp;	;&nbsp;Store&nbsp;result&nbsp;<br>SUB&nbsp;R4,&nbsp;R4,&nbsp;#4&nbsp;	;&nbsp;Calculate&nbsp;address&nbsp;of&nbsp;next&nbsp;element&nbsp;<br>BNEZ&nbsp;R4,&nbsp;L1&nbsp;	;&nbsp;Loop&nbsp;if&nbsp;(R4)&nbsp;!=&nbsp;0&nbsp;</div><br>Calculate how many clock cycles will take execution of this segment on the simple pipeline without forwarding or bypassing when result of the branch instruction (new PC content) is available after WB stage?<span style="float:right">( Marks: 2.00 )</span><ol class="answer"><li>&nbsp; 1302</li><li>&nbsp; 1501<br><span class="explanation"><li>&nbsp; 1502</li><li>&nbsp; 120</li></ol><br><br></li><li><strong class="tcecode">CommonData Questions 32&amp;33</strong><br>A computer consists of a CPU and an I/O device D connected to main memory M via a shared bus with a data bus width of one word (16-bits). The CPU can execute a maximum of 10<sup class="tcecode">6</sup> instructions per second. An average instruction requires five processor cycles, three of which use the memory bus. A memory read or write operation uses one processor cycle. Suppose that the CPU is continuously executing “background” programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose that very large blocks of data are to be transferred between M and D. <br>If programmed I/O is used and each one-word I/O transfer requires the CPU to execute two instructions, estimate the maximum I/O data transfer rate, in words per second possible through D ?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 25000<br><span class="explanation"><li>&nbsp; 35000</li><li>&nbsp; 22000</li><li>&nbsp; 45000</li></ol><br><br></li><li><strong class="tcecode">CommonData Questions 32&amp;33</strong><br>A computer consists of a CPU and an I/O device D connected to main memory M via a shared bus with a data bus width of one word (16-bits). The CPU can execute a maximum of 10<sup class="tcecode">6</sup> instructions per second. An average instruction requires five processor cycles, three of which use the memory bus. A memory read or write operation uses one processor cycle. Suppose that the CPU is continuously executing “background” programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose that very large blocks of data are to be transferred between M and D. <br>Calculate I/O data transfer rate, in words per second possible through D if DMA transfer is used [ Assume that the DMA module can use all of these cycles, and ignore any setup or status‐checking time] ?<span style="float:right">( Marks: -0.66 )</span><ol class="answer"><li>&nbsp; 2.15 x 10<sup class="tcecode">6</sup><br><span class="explanation"><li>&nbsp; 3.15 x 10<sup class="tcecode">6</sup></li><li>&nbsp; 1.15 x 10<sup class="tcecode">6</sup></li><li>&nbsp; 4.15 x 10<sup class="tcecode">6</sup></li></ol><br><br></li></ol></div></div><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page"><strong>&lt; Back To Home</strong></a></div></div><div class="userbar"><span class="copyright">© 2017 - Raudra</span></div><div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="data-dialog" style="display: none;" aria-labelledby="ui-id-1"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-1" class="ui-dialog-title">Data</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="data-dialog" class="ui-dialog-content ui-widget-content">    <div>    <img src="./Test Results62_files/usefulDataFile_1.jpg">    </div><!--    <table border="1" class="data-table">        <tr>            <th>Constant</th>            <th>Symbol</th>            <th>Value</th>        </tr>        <tr>            <td>speed of light in vacuum</td>            <td>c</td>            <td>3.00 X 10<sup>8</sup> ms<sup>-1</sup></td>        </tr>        <tr>            <td>gravitational constant</td>            <td>G</td>            <td>6.673 X 10<sup>-11</sup> Nm<sup>2</sup>kg<sup>-2</sup> </td>        </tr>        <tr>            <td>orbital Constant</td>            <td>G M<sub>E</sub></td>            <td>3.986 X 10<sup>14</sup> m<sup>3</sup>s<sup>-2</sup></td>        </tr>        <tr>            <td>standard gravitational accel