// Seed: 551291625
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6
);
  logic id_7 (
      id_2,
      id_1
  );
  defparam id_8.id_9 = 1;
  assign id_3 = 1;
endmodule
