// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "ximgprocess_top.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XImgprocess_top_CfgInitialize(XImgprocess_top *InstancePtr, XImgprocess_top_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XImgprocess_top_Start(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XImgprocess_top_IsDone(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XImgprocess_top_IsIdle(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XImgprocess_top_IsReady(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XImgprocess_top_EnableAutoRestart(XImgprocess_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XImgprocess_top_DisableAutoRestart(XImgprocess_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

void XImgprocess_top_Set_rows(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_ROWS_DATA, Data);
}

u32 XImgprocess_top_Get_rows(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_ROWS_DATA);
    return Data;
}

void XImgprocess_top_Set_cols(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_COLS_DATA, Data);
}

u32 XImgprocess_top_Get_cols(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_COLS_DATA);
    return Data;
}

void XImgprocess_top_Set_y_lower(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_Y_LOWER_DATA, Data);
}

u32 XImgprocess_top_Get_y_lower(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_Y_LOWER_DATA);
    return Data;
}

void XImgprocess_top_Set_y_upper(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_Y_UPPER_DATA, Data);
}

u32 XImgprocess_top_Get_y_upper(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_Y_UPPER_DATA);
    return Data;
}

void XImgprocess_top_Set_cb_lower(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CB_LOWER_DATA, Data);
}

u32 XImgprocess_top_Get_cb_lower(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CB_LOWER_DATA);
    return Data;
}

void XImgprocess_top_Set_cb_upper(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CB_UPPER_DATA, Data);
}

u32 XImgprocess_top_Get_cb_upper(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CB_UPPER_DATA);
    return Data;
}

void XImgprocess_top_Set_cr_lower(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CR_LOWER_DATA, Data);
}

u32 XImgprocess_top_Get_cr_lower(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CR_LOWER_DATA);
    return Data;
}

void XImgprocess_top_Set_cr_upper(XImgprocess_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CR_UPPER_DATA, Data);
}

u32 XImgprocess_top_Get_cr_upper(XImgprocess_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_CR_UPPER_DATA);
    return Data;
}

void XImgprocess_top_InterruptGlobalEnable(XImgprocess_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_GIE, 1);
}

void XImgprocess_top_InterruptGlobalDisable(XImgprocess_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_GIE, 0);
}

void XImgprocess_top_InterruptEnable(XImgprocess_top *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_IER);
    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XImgprocess_top_InterruptDisable(XImgprocess_top *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_IER);
    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XImgprocess_top_InterruptClear(XImgprocess_top *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImgprocess_top_WriteReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XImgprocess_top_InterruptGetEnabled(XImgprocess_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_IER);
}

u32 XImgprocess_top_InterruptGetStatus(XImgprocess_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XImgprocess_top_ReadReg(InstancePtr->Control_bus_BaseAddress, XIMGPROCESS_TOP_CONTROL_BUS_ADDR_ISR);
}

