<!doctype html>
<html lang="en-US" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>2.3 LEF文件</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/2_3_LEF.html-341d1e2e.js"><link rel="modulepreload" href="/assets/image-7-ddba25d1.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/2_3_LEF.html-da0552e7.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">Skip to main content</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Project"><span class="title"><!---->Project</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/intro/"><!---->Introduction<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/plan/"><!---->Our Plan<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/team/"><!---->Team Member<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Training"><span class="title"><!---->Training</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/"><!---->EDA Basic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>Water-Drop<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA Practice<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/others/"><!---->Other Training<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Toolchain"><span class="title"><!---->Toolchain</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-platform/"><!---->iEDA Infrastructure<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-tools/"><!---->iEDA Toolchain<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/auto-scripts/"><!---->Flow Scripts<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Intelligence"><span class="title"><!---->Intelligence</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/ibm/"><!---->iBM Dataset<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-model/"><!---->AiEDA Models<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-framework/"><!---->AiEDA Framework<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Research"><span class="title"><!---->Research</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/subjects/"><!---->Academic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/tasks/"><!---->Development<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/achieves/"><!---->Achievement<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Activities"><span class="title"><!---->Activities</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/conferences/"><!---->Conference<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/communication/"><!---->Tutorial<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/contests/"><!---->Contest<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/tape-out/"><!---->Tape-out<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Publicity"><span class="title"><!---->Publicity</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/news/"><!---->News<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/collaborate/"><!---->Cooperation<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/recruit/"><!---->Job Description<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/connection.html"><!---->Contact Us<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="Select language"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="Search"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">Search</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/en/train/eda/"><!---->EDA Basic<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chips and Circuits</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Basics</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Standard File Formats</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_1_summary.html"><!---->2.1 VLSI 设计常用文件格式<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html"><!---->2.2 SDC文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html"><!---->2.3 LEF文件<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_1-工艺lef"><!---->1 工艺LEF<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_1-层的三种类型"><!---->(1) 层的三种类型：<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_2-pitch-width-spacing"><!---->(2) PITCH &amp; WIDTH &amp; SPACING<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_3-互连线通孔via"><!---->（3）互连线通孔via<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_4-通孔阵列"><!---->（4）通孔阵列<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_5-相同连线距离"><!---->（5）相同连线距离<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_2-单元lef"><!---->2 单元LEF<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_1-site语句"><!---->（1）SITE语句<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_2-macro语句"><!---->（2）MACRO语句<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html#_5-引用"><!---->5 引用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_4_DEF.html"><!---->2.4 DEF文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_5_LIB.html"><!---->2.5 LIB文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_5_copt.html"><!---->2.5 物理设计中的CCO文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_6_Input_files.html"><!---->2.6 各阶段输入文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Process</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Concepts</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard Cells</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA Problems and Model</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Algorithms and Data Structures</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/water_drop/"><!---->Water-drop Plan<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/practice/"><!---->iEDA Practice<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/others/"><!---->Other Training<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->2.3 LEF文件</h1><div class="page-info"><span class="page-author-info" aria-label="Author🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="Writing Date📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-08-08T15:41:54.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="Reading Time⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>About 8 min</span><meta property="timeRequired" content="PT8M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>在本文中，我们将讨论在ASIC设计中使用的LEF文件。LEF是库交换格式 [Library Exchange Format] 的缩写。LEF文件采用ASCII格式编写，因此这个文件是可读的，它是由foundry提供的。</p><p>LEF是自动布局布线所必须的库文件，随着工艺尺寸的逐步缩小，芯片制造过程中不断出现许多新的物理效应，设计规则也越来越复杂，LEF文件也在不断更新。目前，描述库的LEF文件主要有两部分：</p><ul><li>工艺LEF [Technology LEF]：主要包含工艺信息、设计规则信息、工控信息</li><li>单元LEF [Cell LEF]:包含单元库中各单元的信息的几何信息</li></ul><h2 id="_1-工艺lef" tabindex="-1"><a class="header-anchor" href="#_1-工艺lef" aria-hidden="true">#</a> 1 工艺LEF</h2><p>工艺LEF部分包含了所有金属互连、通孔 [via] 信息以及相关设计规则的信息。下面提供了一个示例快照，显示了工艺LEF部分下的信息。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/tech_lef.png" alt="ASIC Flow" width="300"><h4>图1 版本、单元</h4></div><p>工艺LEF部分包含以下信息：</p><ol><li><p><strong>LEF版本</strong>（例如5.7或5.8）</p></li><li><p><strong>单位：</strong> 用于国际标准单位与LEF数据库单位之间的转换，目前LEF支持100、200、1000、2000四种单位转换因子。</p></li><li><p><strong>层信息：</strong> 层名称（如poly、contact、via1、metal1等）+ 层类型（如routing、masterslice、cut等）+ 优先方向（如水平或垂直）+ 间距（PITCH）+ 最小宽度（WIDTH）+ 间隙(SPACING) + 互连层电阻值 (RESISTANCE PRERSQ) + 平板电容值 + 边缘电容值 + 累积天线效应值的定义。</p></li><li><p><strong>互连线通孔：</strong> 互连线通孔定义的是布层组成的,包括两个互连层和一个cut层，类和选择通孔的规则。</p></li><li><p><strong>通孔阵列：</strong> 电源、地线和较宽互连线的连接通道，减小通孔电阻。由布局布线工具根据通孔规则自动产生。</p></li><li><p><strong>相同连线距离（same-net spacing）：</strong> 用于布线或验证工具的DRC检查，定义层内最小间隙。</p></li></ol><hr><h3 id="_1-层的三种类型" tabindex="-1"><a class="header-anchor" href="#_1-层的三种类型" aria-hidden="true">#</a> (1) 层的三种类型：</h3><ul><li><p>Routing层：用于布线的层，通常包含金属线、连线等信息，用于连接芯片上的不同元件。</p></li><li><p>Masterslice层：表示主切片层，用于定义标准单元和宏单元的版图信息，在芯片设计中扮演重要角色。</p></li><li><p>Cut层：用于定义金属化层中的切割区域，通常包含需要在金属层中做孔洞或者切断的区域信息。可以理解为连接两层互连线的接口。</p></li></ul><p>下面提供了一个LEF文件的快照，展示了层部分和金属互连的不同尺寸。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-1.png" alt="ASIC Flow" width="500"><h4>图2 工艺LEF中的层部分和金属互连</h4></div><div style="text-align:center;"><img src="/res/images/train_eda_2/20201222163529631.png" alt="ASIC Flow" width="300"><h4>图3 金属层与cut层</h4></div><hr><h3 id="_2-pitch-width-spacing" tabindex="-1"><a class="header-anchor" href="#_2-pitch-width-spacing" aria-hidden="true">#</a> (2) PITCH &amp; WIDTH &amp; SPACING</h3><ul><li><p>间距（PITCH）：表示每层的track之间的距离，元件的中心线要卡在track上进行摆放，换句话说即两个相邻元件之间中心线之间的距离。它通常用于描述排列紧密的元件或电路结构的布局。例如，如果两个晶体管的间距为100纳米，则表示这两个晶体管的中心线之间的距离为100纳米。</p></li><li><p>最小宽度（WIDTH）：表示元件或电路结构的最小宽度。它通常用于约束芯片设计中的线宽或金属线的宽度。例如，如果规定某一层的最小宽度为20纳米，则意味着该层上所有的线宽都不能小于20纳米。</p></li><li><p>间隙（SPACING）：表示不同元件或电路结构之间的间隔或空隙。它通常用于约束芯片设计中的线与线、线与物理对象之间的最小间隔。例如，如果规定某一层的间隙为10纳米，则意味着该层上的线与线之间，以及线与其他物理对象之间的最小距离都不能小于10纳米。</p></li></ul><div style="text-align:center;"><img src="/res/images/train_eda_2/lef_metal.png" alt="ASIC Flow" width="300"><h4>图4 层部分和金属互连信息</h4></div><hr><h3 id="_3-互连线通孔via" tabindex="-1"><a class="header-anchor" href="#_3-互连线通孔via" aria-hidden="true">#</a> （3）互连线通孔via</h3><p>一个完整的通孔是由三层组成，两个互连层和一个cut层。互连线间有多种通孔类型可供布cut层可以理解为连接两层互连线的接口。通常每两层互连线间有多通孔类型供布线器选择，布线器再不违反DRC的前提下选择最合适的通孔链接两层互连线。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-3.png" alt="ASIC Flow" width="500"><h4>图5 工艺LEF中的互连线通孔</h4></div><p>上例定义了三种不同类型的通孔,第一个通孔名为Via12,用于金属1层与金属2层的连接，由单个cut层组成。第二个通孔名为 Via_2l2cut,同样用于金属1层与金属2互连,但这是一个由双cut层组成的通孔。第三个通孔名为via23 stack,TOPOFSTACKONLY语句决定了该通孔只能在通孔堆叠(stack)时使用。<strong>堆叠</strong>即上下相接两个via可直通布线。RECT表示层的形状为矩形,每个RECT后的四个数值从左到右分别代表矩形左下角X、Y轴的坐标和右上角XY轴的坐标。</p><hr><h3 id="_4-通孔阵列" tabindex="-1"><a class="header-anchor" href="#_4-通孔阵列" aria-hidden="true">#</a> （4）通孔阵列</h3><p>下例所示定义了一个名为via12的通孔阵列,通孔用来连接金属2层和金属3层，每隔0.4个单位(X和Y方向)产生一个cut层。ENCLOSURE定义了Cut层距金属边界的距离。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-4.png" alt="ASIC Flow" width="300"><h4>图6 通孔阵列</h4></div><hr><h3 id="_5-相同连线距离" tabindex="-1"><a class="header-anchor" href="#_5-相同连线距离" aria-hidden="true">#</a> （5）相同连线距离</h3><p>下例定义了同一金属层、同一cut层之间的最小距离，STACK表明不同金属层间允许采用堆叠的cut进行互连。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-5.png" alt="ASIC Flow" width="300"><h4>图7 相同连线距离</h4></div><hr><h2 id="_2-单元lef" tabindex="-1"><a class="header-anchor" href="#_2-单元lef" aria-hidden="true">#</a> 2 单元LEF</h2><p>单元LEF部分包含标准单元库中每个单元的相关信息，这些信息在不同的部分中分别呈现。文件可以归为两部分,一是采用SITE语句对布局(placement)最小单位的定义,另一部分是采用MACRO语句对单元属性及几何形状的描述。</p><p>单元LEF基本上包含以下信息：</p><ul><li>单元名称（如AND2X2、CLKBUF1等）</li><li>类别（如CORE或PAD）</li><li>原点（Origin）0 0</li><li>尺寸（宽度x高度）</li><li>对称性（如XY、X、Y等）</li><li>引脚信息 <ul><li>引脚名称（如A、B、Y等）</li><li>方向（如输入input、输出output、双向inout等）</li><li>用途（如信号Signal、时钟clock、电源power等）</li><li>形状（对于电源引脚来说通常是Abutment）</li><li>层（如Metal1、Metal2等）</li><li>引脚的矩形坐标（左下角llx lly右上角urx ury）</li></ul></li></ul><h3 id="_1-site语句" tabindex="-1"><a class="header-anchor" href="#_1-site语句" aria-hidden="true">#</a> （1）SITE语句</h3><p>SITE定义的是最小的布局单位。如下图，这个最小布局单位的名称tsm12site将在单元(MACRO)的SITE定义中被引用。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-6.png" alt="ASIC Flow" width="300"><h4>图8 SITE示例</h4></div><p>上面LEF字段定义了site的尺寸大小和方向，size是横向长度，BY是高度，接下来的standard cell会引用该site定义，所有stardard cell横向长度一定是site长度的整数倍，我们不允许非整数倍site长度的stardard cell。</p><h3 id="_2-macro语句" tabindex="-1"><a class="header-anchor" href="#_2-macro语句" aria-hidden="true">#</a> （2）MACRO语句</h3><p><strong>MACRO</strong>是单元定义的关键字，每一个MACRO代表一个单元，<strong>Class Core</strong>说明单元用于芯片的核区。</p><p><strong>FOREIGN</strong>定义了单元原点坐标(版图左下角坐标)与参考原点之间的偏移量。</p><p><strong>ORIGIN</strong>描述的是单元版图的左下角坐标，例子即表明左下角坐标为原点坐标。</p><p><strong>SIZE</strong>确定了单元的面积大小，例子表明其X方向的长度为5.980，Y方向的高度为3.690。<strong>可以看出5.98是site0.46的整数倍。</strong></p><p><strong>SYMMETRYXY</strong>说明单元可沿X轴Y轴对称放置。</p><p><strong>MACRO内的SITE语句</strong>指定了单元采用预先定义的tsm12site为最小布局单位。</p><p>每一个<strong>PIN语句</strong>代表单元的一个端口,描述的内容包括端口的输入输出属性、用途及端口采用的金属层及金属形状。</p><p><strong>OBS</strong>是单元的不可布线区域,对标准单元来说,不可布线区通常是指除单元端口外单元其他所有互连层表示的区域,对于卫模块,不可布线区通常用除单元端口外的整块区域表示。例如，下面提供了一个MACRO语句快照，以更好地理解格式。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/image-7.png" alt="ASIC Flow" width="1000"><h4>图9 MACRO示例</h4></div><p>LEF文件被布线工具在布局布线 [PnR] 设计中用来获取标准单元引脚的位置，以便正确地进行布线。因此，它基本上是标准单元布局的抽象形式。</p><h2 id="_5-引用" tabindex="-1"><a class="header-anchor" href="#_5-引用" aria-hidden="true">#</a> 5 引用</h2><p>[1]《数字集成电路物理设计》P243-248<br> [2] <a href="https://teamvlsi.com/2020/05/lef-lef-file-in-asic-design.html" target="_blank" rel="noopener noreferrer">https://teamvlsi.com/2020/05/lef-lef-file-in-asic-design.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.md" rel="noopener noreferrer" target="_blank" aria-label="Edit this page on GitHub" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->Edit this page on GitHub<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">Last update: </span><!----></div><div class="contributors"><span class="label">Contributors: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html"><div class="hint"><span class="arrow start"></span>Prev</div><div class="link"><!---->2.2 SDC文件</div></a><a class="vp-link nav-link next" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_4_DEF.html"><div class="hint">Next<span class="arrow end"></span></div><div class="link">2.4 DEF文件<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
