var classllvm_1_1MCRegisterInfo =
[
    [ "DiffListIterator", "classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html", "classllvm_1_1MCRegisterInfo_1_1DiffListIterator" ],
    [ "DwarfLLVMRegPair", "structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html", "structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair" ],
    [ "SubRegCoveredBits", "structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html", "structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits" ],
    [ "regclass_iterator", "classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14", null ],
    [ "get", "classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7", null ],
    [ "getDwarfRegNum", "classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747", null ],
    [ "getEncodingValue", "classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8", null ],
    [ "getLLVMRegNum", "classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a", null ],
    [ "getMatchingSuperReg", "classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f", null ],
    [ "getName", "classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137", null ],
    [ "getNumRegClasses", "classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422", null ],
    [ "getNumRegs", "classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7", null ],
    [ "getNumRegUnits", "classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062", null ],
    [ "getNumSubRegIndices", "classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086", null ],
    [ "getProgramCounter", "classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed", null ],
    [ "getRARegister", "classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11", null ],
    [ "getRegClass", "classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd", null ],
    [ "getSEHRegNum", "classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf", null ],
    [ "getSubReg", "classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a", null ],
    [ "getSubRegIdxOffset", "classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75", null ],
    [ "getSubRegIdxSize", "classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd", null ],
    [ "getSubRegIndex", "classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c", null ],
    [ "InitMCRegisterInfo", "classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d", null ],
    [ "isSubRegister", "classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674", null ],
    [ "isSubRegisterEq", "classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8", null ],
    [ "isSuperRegister", "classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e", null ],
    [ "isSuperRegisterEq", "classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3", null ],
    [ "mapDwarfRegsToLLVMRegs", "classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644", null ],
    [ "mapLLVMRegsToDwarfRegs", "classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471", null ],
    [ "mapLLVMRegToSEHReg", "classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873", null ],
    [ "operator[]", "classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556", null ],
    [ "regclass_begin", "classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606", null ],
    [ "regclass_end", "classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262", null ],
    [ "MCRegUnitIterator", "classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f", null ],
    [ "MCRegUnitRootIterator", "classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb", null ],
    [ "MCSubRegIterator", "classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa", null ],
    [ "MCSuperRegIterator", "classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb", null ]
];