Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 24 18:58:55 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   140 |
| Unused register locations in slices containing registers |   502 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           30 |
|      2 |           16 |
|      3 |           10 |
|      4 |            5 |
|      5 |            2 |
|      6 |            2 |
|      7 |            1 |
|      8 |            4 |
|     10 |            2 |
|     11 |            1 |
|     12 |            5 |
|     13 |           10 |
|     14 |           11 |
|     15 |            5 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3777 |         3099 |
| No           | No                    | Yes                    |             138 |           68 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |             398 |          355 |
| Yes          | No                    | Yes                    |            1032 |          643 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+--------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG          |                              | PC_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[4]_LDC_i_1_n_0  |                              | PC_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[7]_LDC_i_1_n_0  |                              | PC_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[10]_LDC_i_1_n_0 |                              | PC_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  PC_reg[5]_LDC_i_1_n_0  |                              | PC_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[3]_LDC_i_1_n_0  |                              | PC_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[6]_LDC_i_1_n_0  |                              | PC_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[8]_LDC_i_1_n_0  |                              | PC_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  PC_reg[9]_LDC_i_1_n_0  |                              | PC_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[10]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[5]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[6]_LDC_i_1_n_0    |                1 |              1 |
|  clk_cpu_BUFG           | rstn_IBUF                    | alu_disp_data[0]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[8]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[9]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[17][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          |                              | PC_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[4][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[8][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[25][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG          | u_rf/rf[16][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[4]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[7]_LDC_i_1_n_0    |                1 |              1 |
|  clk_cpu_BUFG           |                              | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[20][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[21][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[12][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[3][31]_i_1_n_0       | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[25][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          |                              | PC_reg[3]_LDC_i_2_n_0    |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[10][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[18][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[6][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[9][31]_i_1_n_0       | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | PC_reg[3]_LDC_i_1_n_0    |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[17][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[5][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[28][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[24][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              2 |
|  clk_IBUF_BUFG          | u_rf/rf[21][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[26][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[11][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[14][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[22][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              3 |
|  u_seg7x16/seg7_clk     |                              | u_seg7x16/rstn           |                1 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[28][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[19][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[7][31]_i_1_n_0       | u_rf/rstn_0              |                3 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[13][31]_i_1_n_0      | u_rf/rstn_0              |                2 |              3 |
|  clk_IBUF_BUFG          | u_rf/rf[15][31]_i_1_n_0      | u_rf/rstn_0              |                3 |              4 |
|  clk_IBUF_BUFG          | u_rf/rf[30][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                2 |              4 |
|  clk_IBUF_BUFG          | u_rf/rf[29][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                3 |              4 |
|  clk_IBUF_BUFG          | u_rf/rf[23][31]_i_1_n_0      | u_rf/rstn_0              |                1 |              4 |
|  clk_IBUF_BUFG          | u_rf/rf[27][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                2 |              4 |
|  clk_IBUF_BUFG          | u_rf/rf[26][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                4 |              5 |
|  clk_IBUF_BUFG          | u_rf/rf[31][31]_i_1_n_0      | u_rf/rf[31][4]_i_2_n_0   |                3 |              5 |
|  clk_IBUF_BUFG          | u_rf/rf[5][31]_i_1_n_0       | u_rf/rf[13][21]_i_1_n_0  |                4 |              6 |
|  clk_IBUF_BUFG          | u_rf/rf[13][31]_i_1_n_0      | u_rf/rf[13][21]_i_1_n_0  |                5 |              6 |
|  clk_cpu_BUFG           |                              | u_seg7x16/rstn           |                2 |              7 |
|  clk_cpu_BUFG           | dmem_data                    |                          |                5 |              8 |
|  clk_cpu_BUFG           |                              | u_rf/rstn_1              |                4 |              8 |
|  clk_IBUF_BUFG          | u_rf/rf[26][31]_i_1_n_0      | u_rf/rstn_1              |                6 |              8 |
|  clk_IBUF_BUFG          | u_seg7x16/o_seg_r[7]_i_1_n_0 | u_seg7x16/rstn           |                4 |              8 |
|  clk_IBUF_BUFG          | u_rf/rf[13][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |                6 |             10 |
|  clk_IBUF_BUFG          | u_rf/rf[5][31]_i_1_n_0       | u_rf/rstn                |                5 |             10 |
|  clk_IBUF_BUFG          | u_rf/rf[31][31]_i_1_n_0      | u_rf/rstn_1              |                9 |             11 |
|  clk_IBUF_BUFG          | u_rf/rf[29][31]_i_1_n_0      | u_rf/rstn_1              |                7 |             12 |
|  clk_IBUF_BUFG          | u_rf/rf[15][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                8 |             12 |
|  clk_IBUF_BUFG          | u_rf/rf[30][31]_i_1_n_0      | u_rf/rstn_1              |               10 |             12 |
|  clk_IBUF_BUFG          | u_rf/rf[27][31]_i_1_n_0      | u_rf/rstn_1              |                9 |             12 |
|  clk_IBUF_BUFG          | u_rf/rf[23][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                9 |             12 |
|  clk_IBUF_BUFG          | u_rf/rf[13][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[22][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[7][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[14][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                9 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[28][31]_i_1_n_0      | u_rf/rstn_1              |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[17][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |               10 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[19][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[25][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                9 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[11][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                8 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[21][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                9 |             13 |
|  clk_IBUF_BUFG          | u_rf/rf[28][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |                7 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[24][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                7 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[18][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                8 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[10][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                7 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[3][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                9 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[20][31]_i_1_n_0      | u_rf/rf[26][7]_i_1_n_0   |                8 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[21][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |                8 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[12][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                9 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[5][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                9 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[9][31]_i_1_n_0       | u_rf/rf[17][1]_i_1_n_0   |               10 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[6][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                9 |             14 |
|  clk_IBUF_BUFG          | u_rf/rf[8][31]_i_1_n_0       | u_rf/rf[17][1]_i_1_n_0   |                7 |             15 |
|  clk_IBUF_BUFG          | u_rf/rf[1][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |               10 |             15 |
|  clk_IBUF_BUFG          | u_rf/rf[4][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                9 |             15 |
|  clk_IBUF_BUFG          | u_rf/rf[2][31]_i_1_n_0       | u_rf/rf[31][4]_i_2_n_0   |                8 |             15 |
|  clk_IBUF_BUFG          | u_rf/rf[16][31]_i_1_n_0      | u_rf/rf[17][1]_i_1_n_0   |                8 |             15 |
|  clk_IBUF_BUFG          | u_rf/rf[14][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |                9 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn                |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[19][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |                8 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[17][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |               11 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[31][31]_i_1_n_0      | u_rf/rstn_0              |               12 |             16 |
|  clk_IBUF_BUFG          |                              | u_rf/rstn_0              |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[22][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |               11 |             16 |
|  clk_IBUF_BUFG          |                              | u_rf/rstn_1              |                9 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[3][31]_i_1_n_0       | u_rf/rstn                |                8 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[26][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |               12 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[29][31]_i_1_n_0      | u_rf/rstn_0              |               11 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[11][31]_i_1_n_0      | u_rf/rf[13][21]_i_1_n_0  |                9 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[12][31]_i_1_n_0      | u_rf/rf[13][21]_i_1_n_0  |                6 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[30][31]_i_1_n_0      | u_rf/rstn_0              |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[4][31]_i_1_n_0       | u_rf/rstn                |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[8][31]_i_1_n_0       | u_rf/rf[13][21]_i_1_n_0  |                7 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[10][31]_i_1_n_0      | u_rf/rf[13][21]_i_1_n_0  |                6 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[7][31]_i_1_n_0       | u_rf/rf[13][21]_i_1_n_0  |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[15][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |               13 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn                |                9 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[25][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |                8 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[9][31]_i_1_n_0       | u_rf/rf[13][21]_i_1_n_0  |               11 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[18][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |               11 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[16][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |                8 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[6][31]_i_1_n_0       | u_rf/rf[13][21]_i_1_n_0  |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[20][31]_i_1_n_0      | u_rf/rf[21][17]_i_1_n_0  |               10 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[23][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |               13 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[27][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |                9 |             16 |
|  clk_IBUF_BUFG          | u_rf/rf[24][31]_i_1_n_0      | u_rf/rf[28][29]_i_1_n_0  |                9 |             16 |
|  clk_IBUF_BUFG          | PC[10]_P_i_1_n_0             | u_rf/rstn                |               11 |             23 |
|  clk_IBUF_BUFG          |                              | u_rf/rstn                |                6 |             27 |
|                         |                              |                          |                8 |             32 |
|  clk_IBUF_BUFG          |                              | u_seg7x16/rstn           |               26 |             50 |
|  clk_cpu_BUFG           | rstn_IBUF                    |                          |               35 |             63 |
|  clk_IBUF_BUFG          | u_dm/sw_i[1]_1               |                          |              315 |            327 |
|  clk_IBUF_BUFG          |                              |                          |             3099 |           3777 |
+-------------------------+------------------------------+--------------------------+------------------+----------------+


