<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/rtl/as_rv32i_basereg.v Source File</title>
<link href="tabs.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.vss" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__basereg_8v_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">as_rv32i_basereg.v</div></div>
</div><!--header-->
<div class="contents">
<a href="as__rv32i__basereg_8v.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span>/**</div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> * @file</div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> *  </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> * @author   UQAC | SHACHA</div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> * </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> * @date     07/07/2023 01:34:30 PM</div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> * </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> * @module as_rv32i_basereg</div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> * @brief Regfile Controller for the 32 integer base registers</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> * </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> * Dependencies: </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> * </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> * Revision:</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> * Revision 0.01 - File Created</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> * Additional Comments:</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> * </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> */</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>/**</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> * @brief Top-level module for controlling a register file.</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> *</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> * This module handles the read and write operations for a 32-integer base register file.</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> * It includes support for synchronous read and write operations, and it avoids writing to the</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> * reserved base register 0.</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> */</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>`timescale 1ns / 1ps</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>`default_nettype none</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>module as_rv32i_basereg</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    (</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        input wire i_clk,            ///&lt; Clock signal</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        input wire i_ce_read,        ///&lt; Clock enable for reading from basereg [STAGE 2]</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        input wire[4:0] i_rs1_addr,  ///&lt; Source register 1 address</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>        input wire[4:0] i_rs2_addr,  ///&lt; Source register 2 address</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>        input wire[4:0] i_rd_addr,   ///&lt; Destination register address</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        input wire[31:0] i_rd,       ///&lt; Data to be written to destination register</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        input wire i_wr,             ///&lt; Write enable</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        output wire[31:0] o_rs1,     ///&lt; Source register 1 value</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        output wire[31:0] o_rs2      ///&lt; Source register 2 value</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    );</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    reg[4:0] rs1_addr_q, rs2_addr_q;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    reg[31:0] base_regfile[31:1];   ///&lt; Base register file (with base_regfile[0] hardwired to zero)</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    wire write_to_basereg;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    /**</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>     * @brief Sequential logic for read and write operations.</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>     *</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>     * This block handles synchronous read and write operations based on clock signals.</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>     * It reads source register addresses and data to be written, and it updates the base register file.</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>     */</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    always @(posedge i_clk) begin</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        if(write_to_basereg) begin ///&lt; Only write to register if stage 5 is previously enabled (output of stage 5[WRITEBACK] is registered so delayed by 1 clk)</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>           base_regfile[i_rd_addr] &lt;= i_rd; ///&lt; Synchronous write</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        end</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        if(i_ce_read) begin ///&lt; Only read the register if stage 2 is enabled [DECODE]</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>            rs1_addr_q &lt;= i_rs1_addr; ///&lt; Synchronous read</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>            rs2_addr_q &lt;= i_rs2_addr; ///&lt; Synchronous read</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        end</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    end</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    /**</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>     * @brief Control signal for write operation.</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>     *</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>     * Determines whether a write operation should be performed on the base register file.</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>     */</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    assign write_to_basereg = i_wr &amp;&amp; i_rd_addr!=0;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    /**</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>     * @brief Output for source register 1 value.</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>     *</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>     * Determines the output value for source register 1 based on the read address.</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>     */</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    assign o_rs1 = rs1_addr_q==0? 0: base_regfile[rs1_addr_q]; </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    /**</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>     * @brief Output for source register 2 value.</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>     *</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>     * Determines the output value for source register 2 based on the read address.</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>     */</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    assign o_rs2 = rs2_addr_q==0? 0: base_regfile[rs2_addr_q]; </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>endmodule</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_2820ad9171bf05546b333ebb8bc9bb96.html">rtl</a></li><li class="navelem"><a class="el" href="as__rv32i__basereg_8v.html">as_rv32i_basereg.v</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
