// Seed: 1296624676
module module_0;
  assign id_1 = 1 % 1;
  assign module_4.id_5 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5
);
  wire id_7;
  nor primCall (id_3, id_4, id_5, id_7, id_8);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  `define pp_9 (  pp_10  ,  pp_11  )  0
endmodule
module module_4 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    input tri id_5
);
  module_0 modCall_1 ();
endmodule
