<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SUP_040</h1></br><li>7.4.2.5 SYR_SUP_040: ensure security of software and data</br></li><li>7.4.2.5.1 Description</br></li><li>7.4.2.5.1.0-1 Brief description:</br></li><li>7.4.2.5.1.0-2 prevent software and data to be modified/read/written illegally</br></li><li>7.4.2.5.1.0-3 Preconditions:</br></li><li>7.4.2.5.1.0-4 none</br></li><li>7.4.2.5.1.0-5 Trigger:</br></li><li>7.4.2.5.1.0-6 none, permanantly active</br></li><li>7.4.2.5.1.0-7 Input data:</br></li><li>7.4.2.5.1.0-8 data stored in flashmemory</br></li><li>7.4.2.5.1.0-9 Description of behaviour:</br></li><li>7.4.2.5.1.0-10 prevent illegal accesst internal memory (active and passive). Check interna memory against illegal modifications</br></li><li>7.4.2.5.1.0-11  Timing Requirements: none</br></li><li>7.4.2.5.1.0-12 Output Data: none</br></li><li>7.4.2.5.1.0-13 Postconditions: none</br></li><li>7.4.2.5.1.0-14 Descriptions of exceptions: none</br></li><li>7.4.2.5.1.0-15 Dependencies and interactions: none</br></li><li>7.4.2.5.2 Differences to CRS</br></li><li>7.4.2.5.3 Questions and Answers</br></li>