
brain_MZ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004850  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004a18  08004a18  00005a18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c00  08004c00  00006014  2**0
                  CONTENTS
  4 .ARM          00000008  08004c00  08004c00  00005c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c08  08004c08  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c08  08004c08  00005c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004c10  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000018  08004c24  00006018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08004c24  000061b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d0a  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000194e  00000000  00000000  0000fd4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  000116a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000803  00000000  00000000  00012100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002167a  00000000  00000000  00012903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c44c  00000000  00000000  00033f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce520  00000000  00000000  000403c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e8e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f08  00000000  00000000  0010e92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00111834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000018 	.word	0x20000018
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004a00 	.word	0x08004a00

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000001c 	.word	0x2000001c
 8000204:	08004a00 	.word	0x08004a00

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_uldivmod>:
 8000ba4:	b953      	cbnz	r3, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba6:	b94a      	cbnz	r2, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba8:	2900      	cmp	r1, #0
 8000baa:	bf08      	it	eq
 8000bac:	2800      	cmpeq	r0, #0
 8000bae:	bf1c      	itt	ne
 8000bb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb8:	f000 b96a 	b.w	8000e90 <__aeabi_idiv0>
 8000bbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc4:	f000 f806 	bl	8000bd4 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4770      	bx	lr

08000bd4 <__udivmoddi4>:
 8000bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd8:	9d08      	ldr	r5, [sp, #32]
 8000bda:	460c      	mov	r4, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14e      	bne.n	8000c7e <__udivmoddi4+0xaa>
 8000be0:	4694      	mov	ip, r2
 8000be2:	458c      	cmp	ip, r1
 8000be4:	4686      	mov	lr, r0
 8000be6:	fab2 f282 	clz	r2, r2
 8000bea:	d962      	bls.n	8000cb2 <__udivmoddi4+0xde>
 8000bec:	b14a      	cbz	r2, 8000c02 <__udivmoddi4+0x2e>
 8000bee:	f1c2 0320 	rsb	r3, r2, #32
 8000bf2:	4091      	lsls	r1, r2
 8000bf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfc:	4319      	orrs	r1, r3
 8000bfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c06:	fa1f f68c 	uxth.w	r6, ip
 8000c0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c12:	fb07 1114 	mls	r1, r7, r4, r1
 8000c16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1a:	fb04 f106 	mul.w	r1, r4, r6
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	d90a      	bls.n	8000c38 <__udivmoddi4+0x64>
 8000c22:	eb1c 0303 	adds.w	r3, ip, r3
 8000c26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2a:	f080 8112 	bcs.w	8000e52 <__udivmoddi4+0x27e>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 810f 	bls.w	8000e52 <__udivmoddi4+0x27e>
 8000c34:	3c02      	subs	r4, #2
 8000c36:	4463      	add	r3, ip
 8000c38:	1a59      	subs	r1, r3, r1
 8000c3a:	fa1f f38e 	uxth.w	r3, lr
 8000c3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c42:	fb07 1110 	mls	r1, r7, r0, r1
 8000c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4a:	fb00 f606 	mul.w	r6, r0, r6
 8000c4e:	429e      	cmp	r6, r3
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x94>
 8000c52:	eb1c 0303 	adds.w	r3, ip, r3
 8000c56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5a:	f080 80fc 	bcs.w	8000e56 <__udivmoddi4+0x282>
 8000c5e:	429e      	cmp	r6, r3
 8000c60:	f240 80f9 	bls.w	8000e56 <__udivmoddi4+0x282>
 8000c64:	4463      	add	r3, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	1b9b      	subs	r3, r3, r6
 8000c6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa6>
 8000c72:	40d3      	lsrs	r3, r2
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xba>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb4>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x150>
 8000c96:	42a3      	cmp	r3, r4
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xcc>
 8000c9a:	4290      	cmp	r0, r2
 8000c9c:	f0c0 80f0 	bcc.w	8000e80 <__udivmoddi4+0x2ac>
 8000ca0:	1a86      	subs	r6, r0, r2
 8000ca2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d0e6      	beq.n	8000c7a <__udivmoddi4+0xa6>
 8000cac:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb0:	e7e3      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	f040 8090 	bne.w	8000dd8 <__udivmoddi4+0x204>
 8000cb8:	eba1 040c 	sub.w	r4, r1, ip
 8000cbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc0:	fa1f f78c 	uxth.w	r7, ip
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cce:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cd6:	fb07 f006 	mul.w	r0, r7, r6
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d908      	bls.n	8000cf0 <__udivmoddi4+0x11c>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x11a>
 8000ce8:	4298      	cmp	r0, r3
 8000cea:	f200 80cd 	bhi.w	8000e88 <__udivmoddi4+0x2b4>
 8000cee:	4626      	mov	r6, r4
 8000cf0:	1a1c      	subs	r4, r3, r0
 8000cf2:	fa1f f38e 	uxth.w	r3, lr
 8000cf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000cfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d02:	fb00 f707 	mul.w	r7, r0, r7
 8000d06:	429f      	cmp	r7, r3
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x148>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x146>
 8000d14:	429f      	cmp	r7, r3
 8000d16:	f200 80b0 	bhi.w	8000e7a <__udivmoddi4+0x2a6>
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	1bdb      	subs	r3, r3, r7
 8000d1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x9c>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d34:	fa04 f301 	lsl.w	r3, r4, r1
 8000d38:	ea43 030c 	orr.w	r3, r3, ip
 8000d3c:	40f4      	lsrs	r4, r6
 8000d3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d42:	0c38      	lsrs	r0, r7, #16
 8000d44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d48:	fbb4 fef0 	udiv	lr, r4, r0
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fb00 441e 	mls	r4, r0, lr, r4
 8000d54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d58:	fb0e f90c 	mul.w	r9, lr, ip
 8000d5c:	45a1      	cmp	r9, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x1a6>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6a:	f080 8084 	bcs.w	8000e76 <__udivmoddi4+0x2a2>
 8000d6e:	45a1      	cmp	r9, r4
 8000d70:	f240 8081 	bls.w	8000e76 <__udivmoddi4+0x2a2>
 8000d74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	eba4 0409 	sub.w	r4, r4, r9
 8000d7e:	fa1f f983 	uxth.w	r9, r3
 8000d82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d86:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d92:	45a4      	cmp	ip, r4
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x1d2>
 8000d96:	193c      	adds	r4, r7, r4
 8000d98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d9c:	d267      	bcs.n	8000e6e <__udivmoddi4+0x29a>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d965      	bls.n	8000e6e <__udivmoddi4+0x29a>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000daa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dae:	eba4 040c 	sub.w	r4, r4, ip
 8000db2:	429c      	cmp	r4, r3
 8000db4:	46ce      	mov	lr, r9
 8000db6:	469c      	mov	ip, r3
 8000db8:	d351      	bcc.n	8000e5e <__udivmoddi4+0x28a>
 8000dba:	d04e      	beq.n	8000e5a <__udivmoddi4+0x286>
 8000dbc:	b155      	cbz	r5, 8000dd4 <__udivmoddi4+0x200>
 8000dbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	40cb      	lsrs	r3, r1
 8000dcc:	431e      	orrs	r6, r3
 8000dce:	40cc      	lsrs	r4, r1
 8000dd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e750      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f103 	lsr.w	r1, r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa24 f303 	lsr.w	r3, r4, r3
 8000de8:	4094      	lsls	r4, r2
 8000dea:	430c      	orrs	r4, r1
 8000dec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df4:	fa1f f78c 	uxth.w	r7, ip
 8000df8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000e00:	0c23      	lsrs	r3, r4, #16
 8000e02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e06:	fb00 f107 	mul.w	r1, r0, r7
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x24c>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e16:	d22c      	bcs.n	8000e72 <__udivmoddi4+0x29e>
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d92a      	bls.n	8000e72 <__udivmoddi4+0x29e>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1a5b      	subs	r3, r3, r1
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e28:	fb08 3311 	mls	r3, r8, r1, r3
 8000e2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e30:	fb01 f307 	mul.w	r3, r1, r7
 8000e34:	42a3      	cmp	r3, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x276>
 8000e38:	eb1c 0404 	adds.w	r4, ip, r4
 8000e3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e40:	d213      	bcs.n	8000e6a <__udivmoddi4+0x296>
 8000e42:	42a3      	cmp	r3, r4
 8000e44:	d911      	bls.n	8000e6a <__udivmoddi4+0x296>
 8000e46:	3902      	subs	r1, #2
 8000e48:	4464      	add	r4, ip
 8000e4a:	1ae4      	subs	r4, r4, r3
 8000e4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e50:	e739      	b.n	8000cc6 <__udivmoddi4+0xf2>
 8000e52:	4604      	mov	r4, r0
 8000e54:	e6f0      	b.n	8000c38 <__udivmoddi4+0x64>
 8000e56:	4608      	mov	r0, r1
 8000e58:	e706      	b.n	8000c68 <__udivmoddi4+0x94>
 8000e5a:	45c8      	cmp	r8, r9
 8000e5c:	d2ae      	bcs.n	8000dbc <__udivmoddi4+0x1e8>
 8000e5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e66:	3801      	subs	r0, #1
 8000e68:	e7a8      	b.n	8000dbc <__udivmoddi4+0x1e8>
 8000e6a:	4631      	mov	r1, r6
 8000e6c:	e7ed      	b.n	8000e4a <__udivmoddi4+0x276>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	e799      	b.n	8000da6 <__udivmoddi4+0x1d2>
 8000e72:	4630      	mov	r0, r6
 8000e74:	e7d4      	b.n	8000e20 <__udivmoddi4+0x24c>
 8000e76:	46d6      	mov	lr, sl
 8000e78:	e77f      	b.n	8000d7a <__udivmoddi4+0x1a6>
 8000e7a:	4463      	add	r3, ip
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	e74d      	b.n	8000d1c <__udivmoddi4+0x148>
 8000e80:	4606      	mov	r6, r0
 8000e82:	4623      	mov	r3, r4
 8000e84:	4608      	mov	r0, r1
 8000e86:	e70f      	b.n	8000ca8 <__udivmoddi4+0xd4>
 8000e88:	3e02      	subs	r6, #2
 8000e8a:	4463      	add	r3, ip
 8000e8c:	e730      	b.n	8000cf0 <__udivmoddi4+0x11c>
 8000e8e:	bf00      	nop

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9a:	f000 ff35 	bl	8001d08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9e:	f000 f867 	bl	8000f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea2:	f000 fa15 	bl	80012d0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ea6:	f000 f8c3 	bl	8001030 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000eaa:	f000 f9bd 	bl	8001228 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000eae:	f000 f967 	bl	8001180 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  set_right_encoder(&htim3,TIM3,400,4,1);
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000ebc:	4923      	ldr	r1, [pc, #140]	@ (8000f4c <main+0xb8>)
 8000ebe:	4824      	ldr	r0, [pc, #144]	@ (8000f50 <main+0xbc>)
 8000ec0:	f000 fa4e 	bl	8001360 <set_right_encoder>
  set_left_encoder(&htim4,TIM4,400,4,1);
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	2304      	movs	r3, #4
 8000eca:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000ece:	4921      	ldr	r1, [pc, #132]	@ (8000f54 <main+0xc0>)
 8000ed0:	4821      	ldr	r0, [pc, #132]	@ (8000f58 <main+0xc4>)
 8000ed2:	f000 fa79 	bl	80013c8 <set_left_encoder>
  set_dimension(8,8,30,20);
 8000ed6:	eef3 1a04 	vmov.f32	s3, #52	@ 0x41a00000  20.0
 8000eda:	eeb3 1a0e 	vmov.f32	s2, #62	@ 0x41f00000  30.0
 8000ede:	eef2 0a00 	vmov.f32	s1, #32	@ 0x41000000  8.0
 8000ee2:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8000ee6:	f000 fb37 	bl	8001558 <set_dimension>
  ref_x=0;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <main+0xc8>)
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
  ref_y=0;
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <main+0xcc>)
 8000ef4:	f04f 0200 	mov.w	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
	  /*if(current_x=100){
	  	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	  }*/
	  /*read_right_encoder();
	  read_left_encoder();*/
	  update_position();
 8000efa:	f000 fb53 	bl	80015a4 <update_position>
	  distance_right=ticks_to_distance(total_right_count,4,400,4);
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <main+0xd0>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2204      	movs	r2, #4
 8000f04:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000f08:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 fd35 	bl	800197c <ticks_to_distance>
 8000f12:	eef0 7a40 	vmov.f32	s15, s0
 8000f16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f1a:	ee17 2a90 	vmov	r2, s15
 8000f1e:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <main+0xd4>)
 8000f20:	601a      	str	r2, [r3, #0]
	  distance_left=ticks_to_distance(total_right_count,4,400,4);
 8000f22:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <main+0xd0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2204      	movs	r2, #4
 8000f28:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000f2c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f000 fd23 	bl	800197c <ticks_to_distance>
 8000f36:	eef0 7a40 	vmov.f32	s15, s0
 8000f3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f3e:	ee17 2a90 	vmov	r2, s15
 8000f42:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <main+0xd8>)
 8000f44:	601a      	str	r2, [r3, #0]
	  update_position();
 8000f46:	bf00      	nop
 8000f48:	e7d7      	b.n	8000efa <main+0x66>
 8000f4a:	bf00      	nop
 8000f4c:	40000400 	.word	0x40000400
 8000f50:	2000007c 	.word	0x2000007c
 8000f54:	40000800 	.word	0x40000800
 8000f58:	200000c4 	.word	0x200000c4
 8000f5c:	200001a8 	.word	0x200001a8
 8000f60:	200001ac 	.word	0x200001ac
 8000f64:	2000013c 	.word	0x2000013c
 8000f68:	2000010c 	.word	0x2000010c
 8000f6c:	20000110 	.word	0x20000110

08000f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b094      	sub	sp, #80	@ 0x50
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f76:	f107 031c 	add.w	r3, r7, #28
 8000f7a:	2234      	movs	r2, #52	@ 0x34
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fc8c 	bl	800389c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	f107 0308 	add.w	r3, r7, #8
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	4b23      	ldr	r3, [pc, #140]	@ (8001028 <SystemClock_Config+0xb8>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	4a22      	ldr	r2, [pc, #136]	@ (8001028 <SystemClock_Config+0xb8>)
 8000f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa4:	4b20      	ldr	r3, [pc, #128]	@ (8001028 <SystemClock_Config+0xb8>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800102c <SystemClock_Config+0xbc>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800102c <SystemClock_Config+0xbc>)
 8000fbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b19      	ldr	r3, [pc, #100]	@ (800102c <SystemClock_Config+0xbc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe0:	f107 031c 	add.w	r3, r7, #28
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f001 fc25 	bl	8002834 <HAL_RCC_OscConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000ff0:	f000 f9b0 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f001 f980 	bl	8002314 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800101a:	f000 f99b 	bl	8001354 <Error_Handler>
  }
}
 800101e:	bf00      	nop
 8001020:	3750      	adds	r7, #80	@ 0x50
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800
 800102c:	40007000 	.word	0x40007000

08001030 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b092      	sub	sp, #72	@ 0x48
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001036:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001040:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2220      	movs	r2, #32
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f002 fc1e 	bl	800389c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001060:	4b45      	ldr	r3, [pc, #276]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001062:	4a46      	ldr	r2, [pc, #280]	@ (800117c <MX_TIM1_Init+0x14c>)
 8001064:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001066:	4b44      	ldr	r3, [pc, #272]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001068:	2200      	movs	r2, #0
 800106a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106c:	4b42      	ldr	r3, [pc, #264]	@ (8001178 <MX_TIM1_Init+0x148>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001072:	4b41      	ldr	r3, [pc, #260]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001074:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001078:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107a:	4b3f      	ldr	r3, [pc, #252]	@ (8001178 <MX_TIM1_Init+0x148>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001080:	4b3d      	ldr	r3, [pc, #244]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001082:	2200      	movs	r2, #0
 8001084:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001086:	4b3c      	ldr	r3, [pc, #240]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800108c:	483a      	ldr	r0, [pc, #232]	@ (8001178 <MX_TIM1_Init+0x148>)
 800108e:	f001 fe6f 	bl	8002d70 <HAL_TIM_PWM_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001098:	f000 f95c 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109c:	2300      	movs	r3, #0
 800109e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010a8:	4619      	mov	r1, r3
 80010aa:	4833      	ldr	r0, [pc, #204]	@ (8001178 <MX_TIM1_Init+0x148>)
 80010ac:	f002 fb28 	bl	8003700 <HAL_TIMEx_MasterConfigSynchronization>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80010b6:	f000 f94d 	bl	8001354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010ba:	2360      	movs	r3, #96	@ 0x60
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010c2:	2300      	movs	r3, #0
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010c6:	2300      	movs	r3, #0
 80010c8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ce:	2300      	movs	r3, #0
 80010d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	4826      	ldr	r0, [pc, #152]	@ (8001178 <MX_TIM1_Init+0x148>)
 80010e0:	f001 ffca 	bl	8003078 <HAL_TIM_PWM_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80010ea:	f000 f933 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f2:	2204      	movs	r2, #4
 80010f4:	4619      	mov	r1, r3
 80010f6:	4820      	ldr	r0, [pc, #128]	@ (8001178 <MX_TIM1_Init+0x148>)
 80010f8:	f001 ffbe 	bl	8003078 <HAL_TIM_PWM_ConfigChannel>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001102:	f000 f927 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110a:	2208      	movs	r2, #8
 800110c:	4619      	mov	r1, r3
 800110e:	481a      	ldr	r0, [pc, #104]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001110:	f001 ffb2 	bl	8003078 <HAL_TIM_PWM_ConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800111a:	f000 f91b 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800111e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001122:	220c      	movs	r2, #12
 8001124:	4619      	mov	r1, r3
 8001126:	4814      	ldr	r0, [pc, #80]	@ (8001178 <MX_TIM1_Init+0x148>)
 8001128:	f001 ffa6 	bl	8003078 <HAL_TIM_PWM_ConfigChannel>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001132:	f000 f90f 	bl	8001354 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800113a:	2300      	movs	r3, #0
 800113c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800114a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800114e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	4619      	mov	r1, r3
 8001158:	4807      	ldr	r0, [pc, #28]	@ (8001178 <MX_TIM1_Init+0x148>)
 800115a:	f002 fb4d 	bl	80037f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001164:	f000 f8f6 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001168:	4803      	ldr	r0, [pc, #12]	@ (8001178 <MX_TIM1_Init+0x148>)
 800116a:	f000 fd27 	bl	8001bbc <HAL_TIM_MspPostInit>

}
 800116e:	bf00      	nop
 8001170:	3748      	adds	r7, #72	@ 0x48
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000034 	.word	0x20000034
 800117c:	40010000 	.word	0x40010000

08001180 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08c      	sub	sp, #48	@ 0x30
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2224      	movs	r2, #36	@ 0x24
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f002 fb84 	bl	800389c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800119c:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <MX_TIM3_Init+0xa0>)
 800119e:	4a21      	ldr	r2, [pc, #132]	@ (8001224 <MX_TIM3_Init+0xa4>)
 80011a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80011c2:	2301      	movs	r3, #1
 80011c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011c6:	2300      	movs	r3, #0
 80011c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011ca:	2301      	movs	r3, #1
 80011cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011da:	2301      	movs	r3, #1
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80011e6:	f107 030c 	add.w	r3, r7, #12
 80011ea:	4619      	mov	r1, r3
 80011ec:	480c      	ldr	r0, [pc, #48]	@ (8001220 <MX_TIM3_Init+0xa0>)
 80011ee:	f001 fe0e 	bl	8002e0e <HAL_TIM_Encoder_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80011f8:	f000 f8ac 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fc:	2300      	movs	r3, #0
 80011fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	@ (8001220 <MX_TIM3_Init+0xa0>)
 800120a:	f002 fa79 	bl	8003700 <HAL_TIMEx_MasterConfigSynchronization>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001214:	f000 f89e 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	3730      	adds	r7, #48	@ 0x30
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000007c 	.word	0x2000007c
 8001224:	40000400 	.word	0x40000400

08001228 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08c      	sub	sp, #48	@ 0x30
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	2224      	movs	r2, #36	@ 0x24
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f002 fb30 	bl	800389c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001246:	4a21      	ldr	r2, [pc, #132]	@ (80012cc <MX_TIM4_Init+0xa4>)
 8001248:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001256:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001258:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800125c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800126a:	2301      	movs	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001272:	2301      	movs	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800127e:	2300      	movs	r3, #0
 8001280:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001282:	2301      	movs	r3, #1
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001286:	2300      	movs	r3, #0
 8001288:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	4619      	mov	r1, r3
 8001294:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 8001296:	f001 fdba 	bl	8002e0e <HAL_TIM_Encoder_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80012a0:	f000 f858 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_TIM4_Init+0xa0>)
 80012b2:	f002 fa25 	bl	8003700 <HAL_TIMEx_MasterConfigSynchronization>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80012bc:	f000 f84a 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	3730      	adds	r7, #48	@ 0x30
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200000c4 	.word	0x200000c4
 80012cc:	40000800 	.word	0x40000800

080012d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	f107 030c 	add.w	r3, r7, #12
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
 80012e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <MX_GPIO_Init+0x7c>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a17      	ldr	r2, [pc, #92]	@ (800134c <MX_GPIO_Init+0x7c>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b15      	ldr	r3, [pc, #84]	@ (800134c <MX_GPIO_Init+0x7c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <MX_GPIO_Init+0x7c>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	4a10      	ldr	r2, [pc, #64]	@ (800134c <MX_GPIO_Init+0x7c>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	6313      	str	r3, [r2, #48]	@ 0x30
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <MX_GPIO_Init+0x7c>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800131e:	2201      	movs	r2, #1
 8001320:	2120      	movs	r1, #32
 8001322:	480b      	ldr	r0, [pc, #44]	@ (8001350 <MX_GPIO_Init+0x80>)
 8001324:	f000 ffdc 	bl	80022e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001328:	2320      	movs	r3, #32
 800132a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2300      	movs	r3, #0
 8001336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	4619      	mov	r1, r3
 800133e:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_GPIO_Init+0x80>)
 8001340:	f000 fe3a 	bl	8001fb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001344:	bf00      	nop
 8001346:	3720      	adds	r7, #32
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40023800 	.word	0x40023800
 8001350:	40020000 	.word	0x40020000

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <Error_Handler+0x8>

08001360 <set_right_encoder>:
volatile float current_phi_deg=90;

float ref_x,ref_y,dec=0;

void set_right_encoder(TIM_HandleTypeDef* htim, TIM_TypeDef* TIM, int resolution, int precision, int sens)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	603b      	str	r3, [r7, #0]
	htim_right_encoder = htim;
 800136e:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <set_right_encoder+0x50>)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6013      	str	r3, [r2, #0]
	right_TIM = TIM;
 8001374:	4a0f      	ldr	r2, [pc, #60]	@ (80013b4 <set_right_encoder+0x54>)
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	6013      	str	r3, [r2, #0]
	right_resolution = resolution;
 800137a:	4a0f      	ldr	r2, [pc, #60]	@ (80013b8 <set_right_encoder+0x58>)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6013      	str	r3, [r2, #0]
	right_precision = precision;
 8001380:	4a0e      	ldr	r2, [pc, #56]	@ (80013bc <set_right_encoder+0x5c>)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	6013      	str	r3, [r2, #0]
	right_sens=sens;
 8001386:	4a0e      	ldr	r2, [pc, #56]	@ (80013c0 <set_right_encoder+0x60>)
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	6013      	str	r3, [r2, #0]
	HAL_TIM_Encoder_Start(htim_right_encoder,TIM_CHANNEL_1);
 800138c:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <set_right_encoder+0x50>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f001 fde1 	bl	8002f5a <HAL_TIM_Encoder_Start>
	right_TIM->CNT = 0;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <set_right_encoder+0x54>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	@ 0x24
	total_right_count = 0;
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <set_right_encoder+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000011c 	.word	0x2000011c
 80013b4:	20000120 	.word	0x20000120
 80013b8:	20000124 	.word	0x20000124
 80013bc:	20000128 	.word	0x20000128
 80013c0:	2000012c 	.word	0x2000012c
 80013c4:	2000013c 	.word	0x2000013c

080013c8 <set_left_encoder>:

void set_left_encoder(TIM_HandleTypeDef* htim, TIM_TypeDef* TIM, int resolution, int precision, int sens)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
 80013d4:	603b      	str	r3, [r7, #0]
	htim_left_Encoder = htim;
 80013d6:	4a10      	ldr	r2, [pc, #64]	@ (8001418 <set_left_encoder+0x50>)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6013      	str	r3, [r2, #0]
	left_TIM = TIM;
 80013dc:	4a0f      	ldr	r2, [pc, #60]	@ (800141c <set_left_encoder+0x54>)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	6013      	str	r3, [r2, #0]
	left_resolution = resolution;
 80013e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001420 <set_left_encoder+0x58>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6013      	str	r3, [r2, #0]
	left_precision = precision;
 80013e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001424 <set_left_encoder+0x5c>)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	6013      	str	r3, [r2, #0]
	left_sens=sens;
 80013ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <set_left_encoder+0x60>)
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	6013      	str	r3, [r2, #0]
	HAL_TIM_Encoder_Start(htim_left_Encoder,TIM_CHANNEL_1);
 80013f4:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <set_left_encoder+0x50>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f001 fdad 	bl	8002f5a <HAL_TIM_Encoder_Start>
	left_TIM->CNT = 0;
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <set_left_encoder+0x54>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2200      	movs	r2, #0
 8001406:	625a      	str	r2, [r3, #36]	@ 0x24
	total_left_count = 0;
 8001408:	4b08      	ldr	r3, [pc, #32]	@ (800142c <set_left_encoder+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000148 	.word	0x20000148
 800141c:	2000014c 	.word	0x2000014c
 8001420:	20000150 	.word	0x20000150
 8001424:	20000154 	.word	0x20000154
 8001428:	20000158 	.word	0x20000158
 800142c:	20000168 	.word	0x20000168

08001430 <read_right_encoder>:

void read_right_encoder(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
	last_right_count = current_right_count;
 8001434:	4b1c      	ldr	r3, [pc, #112]	@ (80014a8 <read_right_encoder+0x78>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a1c      	ldr	r2, [pc, #112]	@ (80014ac <read_right_encoder+0x7c>)
 800143a:	6013      	str	r3, [r2, #0]
	current_right_count = right_sens*right_TIM->CNT;
 800143c:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <read_right_encoder+0x80>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001442:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <read_right_encoder+0x84>)
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	4a17      	ldr	r2, [pc, #92]	@ (80014a8 <read_right_encoder+0x78>)
 800144c:	6013      	str	r3, [r2, #0]
	d_right = current_right_count - last_right_count;
 800144e:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <read_right_encoder+0x78>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4b16      	ldr	r3, [pc, #88]	@ (80014ac <read_right_encoder+0x7c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	461a      	mov	r2, r3
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <read_right_encoder+0x88>)
 800145c:	601a      	str	r2, [r3, #0]

	if (d_right>30000)
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <read_right_encoder+0x88>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001466:	4293      	cmp	r3, r2
 8001468:	dd06      	ble.n	8001478 <read_right_encoder+0x48>
		d_right = d_right - 65535;
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <read_right_encoder+0x88>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8001472:	3bff      	subs	r3, #255	@ 0xff
 8001474:	4a10      	ldr	r2, [pc, #64]	@ (80014b8 <read_right_encoder+0x88>)
 8001476:	6013      	str	r3, [r2, #0]
	if (d_right<-30000)
 8001478:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <read_right_encoder+0x88>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0f      	ldr	r2, [pc, #60]	@ (80014bc <read_right_encoder+0x8c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	da06      	bge.n	8001490 <read_right_encoder+0x60>
		d_right = d_right + 65535;
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <read_right_encoder+0x88>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800148a:	33ff      	adds	r3, #255	@ 0xff
 800148c:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <read_right_encoder+0x88>)
 800148e:	6013      	str	r3, [r2, #0]
	total_right_count = total_right_count + d_right;
 8001490:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <read_right_encoder+0x90>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <read_right_encoder+0x88>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4413      	add	r3, r2
 800149a:	4a09      	ldr	r2, [pc, #36]	@ (80014c0 <read_right_encoder+0x90>)
 800149c:	6013      	str	r3, [r2, #0]
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000130 	.word	0x20000130
 80014ac:	20000134 	.word	0x20000134
 80014b0:	20000120 	.word	0x20000120
 80014b4:	2000012c 	.word	0x2000012c
 80014b8:	20000138 	.word	0x20000138
 80014bc:	ffff8ad0 	.word	0xffff8ad0
 80014c0:	2000013c 	.word	0x2000013c

080014c4 <read_left_encoder>:

void read_left_encoder(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
	last_left_count = current_left_count;
 80014c8:	4b1c      	ldr	r3, [pc, #112]	@ (800153c <read_left_encoder+0x78>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001540 <read_left_encoder+0x7c>)
 80014ce:	6013      	str	r3, [r2, #0]
	current_left_count = left_sens*left_TIM->CNT;
 80014d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001544 <read_left_encoder+0x80>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <read_left_encoder+0x84>)
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	4a17      	ldr	r2, [pc, #92]	@ (800153c <read_left_encoder+0x78>)
 80014e0:	6013      	str	r3, [r2, #0]
	d_left = current_left_count - last_left_count;
 80014e2:	4b16      	ldr	r3, [pc, #88]	@ (800153c <read_left_encoder+0x78>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <read_left_encoder+0x7c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b17      	ldr	r3, [pc, #92]	@ (800154c <read_left_encoder+0x88>)
 80014f0:	601a      	str	r2, [r3, #0]
	if (d_left>30000)
 80014f2:	4b16      	ldr	r3, [pc, #88]	@ (800154c <read_left_encoder+0x88>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f247 5230 	movw	r2, #30000	@ 0x7530
 80014fa:	4293      	cmp	r3, r2
 80014fc:	dd06      	ble.n	800150c <read_left_encoder+0x48>
		d_left = d_left - 65535;
 80014fe:	4b13      	ldr	r3, [pc, #76]	@ (800154c <read_left_encoder+0x88>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8001506:	3bff      	subs	r3, #255	@ 0xff
 8001508:	4a10      	ldr	r2, [pc, #64]	@ (800154c <read_left_encoder+0x88>)
 800150a:	6013      	str	r3, [r2, #0]
	if (d_left<-30000)
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <read_left_encoder+0x88>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0f      	ldr	r2, [pc, #60]	@ (8001550 <read_left_encoder+0x8c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	da06      	bge.n	8001524 <read_left_encoder+0x60>
		d_left = d_left + 65535;
 8001516:	4b0d      	ldr	r3, [pc, #52]	@ (800154c <read_left_encoder+0x88>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800151e:	33ff      	adds	r3, #255	@ 0xff
 8001520:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <read_left_encoder+0x88>)
 8001522:	6013      	str	r3, [r2, #0]
	total_left_count = total_left_count + d_left;
 8001524:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <read_left_encoder+0x90>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b08      	ldr	r3, [pc, #32]	@ (800154c <read_left_encoder+0x88>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4413      	add	r3, r2
 800152e:	4a09      	ldr	r2, [pc, #36]	@ (8001554 <read_left_encoder+0x90>)
 8001530:	6013      	str	r3, [r2, #0]
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	2000015c 	.word	0x2000015c
 8001540:	20000160 	.word	0x20000160
 8001544:	2000014c 	.word	0x2000014c
 8001548:	20000158 	.word	0x20000158
 800154c:	20000164 	.word	0x20000164
 8001550:	ffff8ad0 	.word	0xffff8ad0
 8001554:	20000168 	.word	0x20000168

08001558 <set_dimension>:

void set_dimension(float right_wheel_radius, float left_wheel_radius, float encoder_spacing, float wheels_spacing)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001562:	edc7 0a02 	vstr	s1, [r7, #8]
 8001566:	ed87 1a01 	vstr	s2, [r7, #4]
 800156a:	edc7 1a00 	vstr	s3, [r7]
	right_radius = right_wheel_radius;
 800156e:	4a09      	ldr	r2, [pc, #36]	@ (8001594 <set_dimension+0x3c>)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6013      	str	r3, [r2, #0]
	left_radius = left_wheel_radius;
 8001574:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <set_dimension+0x40>)
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	6013      	str	r3, [r2, #0]
	spacing_encoder = encoder_spacing;
 800157a:	4a08      	ldr	r2, [pc, #32]	@ (800159c <set_dimension+0x44>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6013      	str	r3, [r2, #0]
	spacing_wheel = wheels_spacing;
 8001580:	4a07      	ldr	r2, [pc, #28]	@ (80015a0 <set_dimension+0x48>)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	6013      	str	r3, [r2, #0]
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	20000188 	.word	0x20000188
 8001598:	20000184 	.word	0x20000184
 800159c:	2000018c 	.word	0x2000018c
 80015a0:	20000190 	.word	0x20000190

080015a4 <update_position>:

void update_position(void)
{
 80015a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015a8:	af00      	add	r7, sp, #0
	read_right_encoder();
 80015aa:	f7ff ff41 	bl	8001430 <read_right_encoder>
	read_left_encoder();
 80015ae:	f7ff ff89 	bl	80014c4 <read_left_encoder>
	dR = ticks_to_distance(d_right,right_radius,right_resolution,right_precision);
 80015b2:	4b89      	ldr	r3, [pc, #548]	@ (80017d8 <update_position+0x234>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a89      	ldr	r2, [pc, #548]	@ (80017dc <update_position+0x238>)
 80015b8:	edd2 7a00 	vldr	s15, [r2]
 80015bc:	4a88      	ldr	r2, [pc, #544]	@ (80017e0 <update_position+0x23c>)
 80015be:	6811      	ldr	r1, [r2, #0]
 80015c0:	4a88      	ldr	r2, [pc, #544]	@ (80017e4 <update_position+0x240>)
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	eeb0 0a67 	vmov.f32	s0, s15
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 f9d7 	bl	800197c <ticks_to_distance>
 80015ce:	eef0 7a40 	vmov.f32	s15, s0
 80015d2:	4b85      	ldr	r3, [pc, #532]	@ (80017e8 <update_position+0x244>)
 80015d4:	edc3 7a00 	vstr	s15, [r3]
	total_right += dR;
 80015d8:	4b83      	ldr	r3, [pc, #524]	@ (80017e8 <update_position+0x244>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b83      	ldr	r3, [pc, #524]	@ (80017ec <update_position+0x248>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e8:	4b80      	ldr	r3, [pc, #512]	@ (80017ec <update_position+0x248>)
 80015ea:	edc3 7a00 	vstr	s15, [r3]
	d_right_counter += dR;
 80015ee:	4b7e      	ldr	r3, [pc, #504]	@ (80017e8 <update_position+0x244>)
 80015f0:	ed93 7a00 	vldr	s14, [r3]
 80015f4:	4b7e      	ldr	r3, [pc, #504]	@ (80017f0 <update_position+0x24c>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fe:	4b7c      	ldr	r3, [pc, #496]	@ (80017f0 <update_position+0x24c>)
 8001600:	edc3 7a00 	vstr	s15, [r3]
	dL = ticks_to_distance(d_left,left_radius,left_resolution,left_precision);
 8001604:	4b7b      	ldr	r3, [pc, #492]	@ (80017f4 <update_position+0x250>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a7b      	ldr	r2, [pc, #492]	@ (80017f8 <update_position+0x254>)
 800160a:	edd2 7a00 	vldr	s15, [r2]
 800160e:	4a7b      	ldr	r2, [pc, #492]	@ (80017fc <update_position+0x258>)
 8001610:	6811      	ldr	r1, [r2, #0]
 8001612:	4a7b      	ldr	r2, [pc, #492]	@ (8001800 <update_position+0x25c>)
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	eeb0 0a67 	vmov.f32	s0, s15
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f9ae 	bl	800197c <ticks_to_distance>
 8001620:	eef0 7a40 	vmov.f32	s15, s0
 8001624:	4b77      	ldr	r3, [pc, #476]	@ (8001804 <update_position+0x260>)
 8001626:	edc3 7a00 	vstr	s15, [r3]
	total_left += dL;
 800162a:	4b76      	ldr	r3, [pc, #472]	@ (8001804 <update_position+0x260>)
 800162c:	ed93 7a00 	vldr	s14, [r3]
 8001630:	4b75      	ldr	r3, [pc, #468]	@ (8001808 <update_position+0x264>)
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163a:	4b73      	ldr	r3, [pc, #460]	@ (8001808 <update_position+0x264>)
 800163c:	edc3 7a00 	vstr	s15, [r3]
	d_left_counter += dL;
 8001640:	4b70      	ldr	r3, [pc, #448]	@ (8001804 <update_position+0x260>)
 8001642:	ed93 7a00 	vldr	s14, [r3]
 8001646:	4b71      	ldr	r3, [pc, #452]	@ (800180c <update_position+0x268>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001650:	4b6e      	ldr	r3, [pc, #440]	@ (800180c <update_position+0x268>)
 8001652:	edc3 7a00 	vstr	s15, [r3]
	dC = (dR+dL)/2;
 8001656:	4b64      	ldr	r3, [pc, #400]	@ (80017e8 <update_position+0x244>)
 8001658:	ed93 7a00 	vldr	s14, [r3]
 800165c:	4b69      	ldr	r3, [pc, #420]	@ (8001804 <update_position+0x260>)
 800165e:	edd3 7a00 	vldr	s15, [r3]
 8001662:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001666:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800166a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800166e:	4b68      	ldr	r3, [pc, #416]	@ (8001810 <update_position+0x26c>)
 8001670:	edc3 7a00 	vstr	s15, [r3]
	total_centre+=dC;
 8001674:	4b66      	ldr	r3, [pc, #408]	@ (8001810 <update_position+0x26c>)
 8001676:	ed93 7a00 	vldr	s14, [r3]
 800167a:	4b66      	ldr	r3, [pc, #408]	@ (8001814 <update_position+0x270>)
 800167c:	edd3 7a00 	vldr	s15, [r3]
 8001680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001684:	4b63      	ldr	r3, [pc, #396]	@ (8001814 <update_position+0x270>)
 8001686:	edc3 7a00 	vstr	s15, [r3]

	current_x += dC*cos(current_phi_rad);
 800168a:	4b61      	ldr	r3, [pc, #388]	@ (8001810 <update_position+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff1e 	bl	80004d0 <__aeabi_f2d>
 8001694:	4604      	mov	r4, r0
 8001696:	460d      	mov	r5, r1
 8001698:	4b5f      	ldr	r3, [pc, #380]	@ (8001818 <update_position+0x274>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe ff17 	bl	80004d0 <__aeabi_f2d>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	ec43 2b10 	vmov	d0, r2, r3
 80016aa:	f002 f925 	bl	80038f8 <cos>
 80016ae:	ec53 2b10 	vmov	r2, r3, d0
 80016b2:	4620      	mov	r0, r4
 80016b4:	4629      	mov	r1, r5
 80016b6:	f7fe ff63 	bl	8000580 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4614      	mov	r4, r2
 80016c0:	461d      	mov	r5, r3
 80016c2:	4b56      	ldr	r3, [pc, #344]	@ (800181c <update_position+0x278>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff02 	bl	80004d0 <__aeabi_f2d>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	f7fe fd9e 	bl	8000214 <__adddf3>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff fa10 	bl	8000b04 <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a4d      	ldr	r2, [pc, #308]	@ (800181c <update_position+0x278>)
 80016e8:	6013      	str	r3, [r2, #0]
	current_y += dC*sin(current_phi_rad);
 80016ea:	4b49      	ldr	r3, [pc, #292]	@ (8001810 <update_position+0x26c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe feee 	bl	80004d0 <__aeabi_f2d>
 80016f4:	4604      	mov	r4, r0
 80016f6:	460d      	mov	r5, r1
 80016f8:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <update_position+0x274>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe fee7 	bl	80004d0 <__aeabi_f2d>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	ec43 2b10 	vmov	d0, r2, r3
 800170a:	f002 f949 	bl	80039a0 <sin>
 800170e:	ec53 2b10 	vmov	r2, r3, d0
 8001712:	4620      	mov	r0, r4
 8001714:	4629      	mov	r1, r5
 8001716:	f7fe ff33 	bl	8000580 <__aeabi_dmul>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	4614      	mov	r4, r2
 8001720:	461d      	mov	r5, r3
 8001722:	4b3f      	ldr	r3, [pc, #252]	@ (8001820 <update_position+0x27c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f7fe fed2 	bl	80004d0 <__aeabi_f2d>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4620      	mov	r0, r4
 8001732:	4629      	mov	r1, r5
 8001734:	f7fe fd6e 	bl	8000214 <__adddf3>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f7ff f9e0 	bl	8000b04 <__aeabi_d2f>
 8001744:	4603      	mov	r3, r0
 8001746:	4a36      	ldr	r2, [pc, #216]	@ (8001820 <update_position+0x27c>)
 8001748:	6013      	str	r3, [r2, #0]
	current_phi_rad += ((dR-dL)/spacing_encoder);
 800174a:	4b27      	ldr	r3, [pc, #156]	@ (80017e8 <update_position+0x244>)
 800174c:	ed93 7a00 	vldr	s14, [r3]
 8001750:	4b2c      	ldr	r3, [pc, #176]	@ (8001804 <update_position+0x260>)
 8001752:	edd3 7a00 	vldr	s15, [r3]
 8001756:	ee77 6a67 	vsub.f32	s13, s14, s15
 800175a:	4b32      	ldr	r3, [pc, #200]	@ (8001824 <update_position+0x280>)
 800175c:	edd3 7a00 	vldr	s15, [r3]
 8001760:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001764:	4b2c      	ldr	r3, [pc, #176]	@ (8001818 <update_position+0x274>)
 8001766:	edd3 7a00 	vldr	s15, [r3]
 800176a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <update_position+0x274>)
 8001770:	edc3 7a00 	vstr	s15, [r3]
	d_phi_counter += ((dR-dL)/spacing_encoder);
 8001774:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <update_position+0x244>)
 8001776:	ed93 7a00 	vldr	s14, [r3]
 800177a:	4b22      	ldr	r3, [pc, #136]	@ (8001804 <update_position+0x260>)
 800177c:	edd3 7a00 	vldr	s15, [r3]
 8001780:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001784:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <update_position+0x280>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800178e:	ee16 0a90 	vmov	r0, s13
 8001792:	f7fe fe9d 	bl	80004d0 <__aeabi_f2d>
 8001796:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <update_position+0x284>)
 8001798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179c:	f7fe fd3a 	bl	8000214 <__adddf3>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4920      	ldr	r1, [pc, #128]	@ (8001828 <update_position+0x284>)
 80017a6:	e9c1 2300 	strd	r2, r3, [r1]
	while (current_phi_rad>PI)
 80017aa:	e009      	b.n	80017c0 <update_position+0x21c>
	{
		current_phi_rad -= 2*PI;
 80017ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001818 <update_position+0x274>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800182c <update_position+0x288>
 80017b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <update_position+0x274>)
 80017bc:	edc3 7a00 	vstr	s15, [r3]
	while (current_phi_rad>PI)
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <update_position+0x274>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001830 <update_position+0x28c>
 80017ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d2:	dceb      	bgt.n	80017ac <update_position+0x208>
	}
	while (current_phi_rad<-PI)
 80017d4:	e038      	b.n	8001848 <update_position+0x2a4>
 80017d6:	bf00      	nop
 80017d8:	20000138 	.word	0x20000138
 80017dc:	20000188 	.word	0x20000188
 80017e0:	20000124 	.word	0x20000124
 80017e4:	20000128 	.word	0x20000128
 80017e8:	20000178 	.word	0x20000178
 80017ec:	20000140 	.word	0x20000140
 80017f0:	20000144 	.word	0x20000144
 80017f4:	20000164 	.word	0x20000164
 80017f8:	20000184 	.word	0x20000184
 80017fc:	20000150 	.word	0x20000150
 8001800:	20000154 	.word	0x20000154
 8001804:	2000017c 	.word	0x2000017c
 8001808:	2000016c 	.word	0x2000016c
 800180c:	20000170 	.word	0x20000170
 8001810:	20000180 	.word	0x20000180
 8001814:	20000174 	.word	0x20000174
 8001818:	20000000 	.word	0x20000000
 800181c:	20000194 	.word	0x20000194
 8001820:	20000198 	.word	0x20000198
 8001824:	2000018c 	.word	0x2000018c
 8001828:	200001a0 	.word	0x200001a0
 800182c:	40c90fdb 	.word	0x40c90fdb
 8001830:	40490fdb 	.word	0x40490fdb
	{
		current_phi_rad += 2*PI;
 8001834:	4b46      	ldr	r3, [pc, #280]	@ (8001950 <update_position+0x3ac>)
 8001836:	edd3 7a00 	vldr	s15, [r3]
 800183a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001954 <update_position+0x3b0>
 800183e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001842:	4b43      	ldr	r3, [pc, #268]	@ (8001950 <update_position+0x3ac>)
 8001844:	edc3 7a00 	vstr	s15, [r3]
	while (current_phi_rad<-PI)
 8001848:	4b41      	ldr	r3, [pc, #260]	@ (8001950 <update_position+0x3ac>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001958 <update_position+0x3b4>
 8001852:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	d4eb      	bmi.n	8001834 <update_position+0x290>
	}
	current_phi_deg = rad_to_deg(current_phi_rad);
 800185c:	4b3c      	ldr	r3, [pc, #240]	@ (8001950 <update_position+0x3ac>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fe35 	bl	80004d0 <__aeabi_f2d>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	ec43 2b10 	vmov	d0, r2, r3
 800186e:	f000 f8b3 	bl	80019d8 <rad_to_deg>
 8001872:	eef0 7a40 	vmov.f32	s15, s0
 8001876:	4b39      	ldr	r3, [pc, #228]	@ (800195c <update_position+0x3b8>)
 8001878:	edc3 7a00 	vstr	s15, [r3]
	millis++;
 800187c:	4b38      	ldr	r3, [pc, #224]	@ (8001960 <update_position+0x3bc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	3301      	adds	r3, #1
 8001882:	4a37      	ldr	r2, [pc, #220]	@ (8001960 <update_position+0x3bc>)
 8001884:	6013      	str	r3, [r2, #0]
	t++;
 8001886:	4b37      	ldr	r3, [pc, #220]	@ (8001964 <update_position+0x3c0>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	3301      	adds	r3, #1
 800188c:	4a35      	ldr	r2, [pc, #212]	@ (8001964 <update_position+0x3c0>)
 800188e:	6013      	str	r3, [r2, #0]
	ref_x = current_x + cos(current_phi_rad) *dec;
 8001890:	4b35      	ldr	r3, [pc, #212]	@ (8001968 <update_position+0x3c4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fe1b 	bl	80004d0 <__aeabi_f2d>
 800189a:	4604      	mov	r4, r0
 800189c:	460d      	mov	r5, r1
 800189e:	4b2c      	ldr	r3, [pc, #176]	@ (8001950 <update_position+0x3ac>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fe14 	bl	80004d0 <__aeabi_f2d>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	ec43 2b10 	vmov	d0, r2, r3
 80018b0:	f002 f822 	bl	80038f8 <cos>
 80018b4:	ec59 8b10 	vmov	r8, r9, d0
 80018b8:	4b2c      	ldr	r3, [pc, #176]	@ (800196c <update_position+0x3c8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe fe07 	bl	80004d0 <__aeabi_f2d>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4640      	mov	r0, r8
 80018c8:	4649      	mov	r1, r9
 80018ca:	f7fe fe59 	bl	8000580 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fc9d 	bl	8000214 <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f7ff f90f 	bl	8000b04 <__aeabi_d2f>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4a21      	ldr	r2, [pc, #132]	@ (8001970 <update_position+0x3cc>)
 80018ea:	6013      	str	r3, [r2, #0]
	ref_y = current_y + sin(current_phi_rad) *dec;
 80018ec:	4b21      	ldr	r3, [pc, #132]	@ (8001974 <update_position+0x3d0>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fded 	bl	80004d0 <__aeabi_f2d>
 80018f6:	4604      	mov	r4, r0
 80018f8:	460d      	mov	r5, r1
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <update_position+0x3ac>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7fe fde6 	bl	80004d0 <__aeabi_f2d>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	ec43 2b10 	vmov	d0, r2, r3
 800190c:	f002 f848 	bl	80039a0 <sin>
 8001910:	ec59 8b10 	vmov	r8, r9, d0
 8001914:	4b15      	ldr	r3, [pc, #84]	@ (800196c <update_position+0x3c8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fdd9 	bl	80004d0 <__aeabi_f2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4640      	mov	r0, r8
 8001924:	4649      	mov	r1, r9
 8001926:	f7fe fe2b 	bl	8000580 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4620      	mov	r0, r4
 8001930:	4629      	mov	r1, r5
 8001932:	f7fe fc6f 	bl	8000214 <__adddf3>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f7ff f8e1 	bl	8000b04 <__aeabi_d2f>
 8001942:	4603      	mov	r3, r0
 8001944:	4a0c      	ldr	r2, [pc, #48]	@ (8001978 <update_position+0x3d4>)
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800194e:	bf00      	nop
 8001950:	20000000 	.word	0x20000000
 8001954:	40c90fdb 	.word	0x40c90fdb
 8001958:	c0490fdb 	.word	0xc0490fdb
 800195c:	20000004 	.word	0x20000004
 8001960:	20000114 	.word	0x20000114
 8001964:	20000118 	.word	0x20000118
 8001968:	20000194 	.word	0x20000194
 800196c:	200001b0 	.word	0x200001b0
 8001970:	200001a8 	.word	0x200001a8
 8001974:	20000198 	.word	0x20000198
 8001978:	200001ac 	.word	0x200001ac

0800197c <ticks_to_distance>:
	current_phi_deg = 0;
	current_phi_rad = 0;
}

float ticks_to_distance(int x, float r, int resolution, int precision)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	ed87 0a02 	vstr	s0, [r7, #8]
 8001988:	6079      	str	r1, [r7, #4]
 800198a:	603a      	str	r2, [r7, #0]
	return (x*2*PI*r/(resolution*precision));
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80019d0 <ticks_to_distance+0x54>
 800199c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	fb02 f303 	mul.w	r3, r2, r3
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019bc:	eef0 7a66 	vmov.f32	s15, s13
}
 80019c0:	eeb0 0a67 	vmov.f32	s0, s15
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40490fdb 	.word	0x40490fdb
 80019d4:	00000000 	.word	0x00000000

080019d8 <rad_to_deg>:

float rad_to_deg(double x)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	ed87 0b00 	vstr	d0, [r7]
	return (x*360/(2*PI));
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <rad_to_deg+0x50>)
 80019e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019ec:	f7fe fdc8 	bl	8000580 <__aeabi_dmul>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4610      	mov	r0, r2
 80019f6:	4619      	mov	r1, r3
 80019f8:	a309      	add	r3, pc, #36	@ (adr r3, 8001a20 <rad_to_deg+0x48>)
 80019fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fe:	f7fe fee9 	bl	80007d4 <__aeabi_ddiv>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f87b 	bl	8000b04 <__aeabi_d2f>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	ee07 3a90 	vmov	s15, r3
}
 8001a14:	eeb0 0a67 	vmov.f32	s0, s15
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	60000000 	.word	0x60000000
 8001a24:	401921fb 	.word	0x401921fb
 8001a28:	40768000 	.word	0x40768000

08001a2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a42:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	603b      	str	r3, [r7, #0]
 8001a52:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	4a08      	ldr	r2, [pc, #32]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5e:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_MspInit+0x4c>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800

08001a7c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d10d      	bne.n	8001aaa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <HAL_TIM_PWM_MspInit+0x40>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a96:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <HAL_TIM_PWM_MspInit+0x40>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a9e:	4b07      	ldr	r3, [pc, #28]	@ (8001abc <HAL_TIM_PWM_MspInit+0x40>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001aaa:	bf00      	nop
 8001aac:	3714      	adds	r7, #20
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	40010000 	.word	0x40010000
 8001abc:	40023800 	.word	0x40023800

08001ac0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	@ 0x30
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a32      	ldr	r2, [pc, #200]	@ (8001ba8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d12c      	bne.n	8001b3c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61bb      	str	r3, [r7, #24]
 8001ae6:	4b31      	ldr	r3, [pc, #196]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	4a30      	ldr	r2, [pc, #192]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af2:	4b2e      	ldr	r3, [pc, #184]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	61bb      	str	r3, [r7, #24]
 8001afc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	4b2a      	ldr	r3, [pc, #168]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a29      	ldr	r2, [pc, #164]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b27      	ldr	r3, [pc, #156]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23c0      	movs	r3, #192	@ 0xc0
 8001b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	481e      	ldr	r0, [pc, #120]	@ (8001bb0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001b36:	f000 fa3f 	bl	8001fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b3a:	e030      	b.n	8001b9e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d12b      	bne.n	8001b9e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	4b18      	ldr	r3, [pc, #96]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	4a17      	ldr	r2, [pc, #92]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b50:	f043 0304 	orr.w	r3, r3, #4
 8001b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b56:	4b15      	ldr	r3, [pc, #84]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	f003 0304 	and.w	r3, r3, #4
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a10      	ldr	r2, [pc, #64]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <HAL_TIM_Encoder_MspInit+0xec>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b7e:	23c0      	movs	r3, #192	@ 0xc0
 8001b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	2302      	movs	r3, #2
 8001b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	4619      	mov	r1, r3
 8001b98:	4807      	ldr	r0, [pc, #28]	@ (8001bb8 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001b9a:	f000 fa0d 	bl	8001fb8 <HAL_GPIO_Init>
}
 8001b9e:	bf00      	nop
 8001ba0:	3730      	adds	r7, #48	@ 0x30
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40000400 	.word	0x40000400
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40020000 	.word	0x40020000
 8001bb4:	40000800 	.word	0x40000800
 8001bb8:	40020400 	.word	0x40020400

08001bbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a12      	ldr	r2, [pc, #72]	@ (8001c24 <HAL_TIM_MspPostInit+0x68>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d11e      	bne.n	8001c1c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <HAL_TIM_MspPostInit+0x6c>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a10      	ldr	r2, [pc, #64]	@ (8001c28 <HAL_TIM_MspPostInit+0x6c>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <HAL_TIM_MspPostInit+0x6c>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001bfa:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001bfe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 030c 	add.w	r3, r7, #12
 8001c14:	4619      	mov	r1, r3
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <HAL_TIM_MspPostInit+0x70>)
 8001c18:	f000 f9ce 	bl	8001fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40010000 	.word	0x40010000
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40020000 	.word	0x40020000

08001c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <NMI_Handler+0x4>

08001c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <HardFault_Handler+0x4>

08001c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <MemManage_Handler+0x4>

08001c48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <BusFault_Handler+0x4>

08001c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <UsageFault_Handler+0x4>

08001c58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c86:	f000 f891 	bl	8001dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <SystemInit+0x20>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9a:	4a05      	ldr	r2, [pc, #20]	@ (8001cb0 <SystemInit+0x20>)
 8001c9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cb8:	f7ff ffea 	bl	8001c90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cbc:	480c      	ldr	r0, [pc, #48]	@ (8001cf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cbe:	490d      	ldr	r1, [pc, #52]	@ (8001cf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc4:	e002      	b.n	8001ccc <LoopCopyDataInit>

08001cc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cca:	3304      	adds	r3, #4

08001ccc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ccc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd0:	d3f9      	bcc.n	8001cc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cd4:	4c0a      	ldr	r4, [pc, #40]	@ (8001d00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd8:	e001      	b.n	8001cde <LoopFillZerobss>

08001cda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cdc:	3204      	adds	r2, #4

08001cde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce0:	d3fb      	bcc.n	8001cda <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ce2:	f001 fde3 	bl	80038ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ce6:	f7ff f8d5 	bl	8000e94 <main>
  bx  lr    
 8001cea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001cf8:	08004c10 	.word	0x08004c10
  ldr r2, =_sbss
 8001cfc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001d00:	200001b8 	.word	0x200001b8

08001d04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d04:	e7fe      	b.n	8001d04 <ADC_IRQHandler>
	...

08001d08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <HAL_Init+0x40>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <HAL_Init+0x40>)
 8001d12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <HAL_Init+0x40>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <HAL_Init+0x40>)
 8001d1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d24:	4b08      	ldr	r3, [pc, #32]	@ (8001d48 <HAL_Init+0x40>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a07      	ldr	r2, [pc, #28]	@ (8001d48 <HAL_Init+0x40>)
 8001d2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f000 f90d 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d36:	200f      	movs	r0, #15
 8001d38:	f000 f808 	bl	8001d4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d3c:	f7ff fe76 	bl	8001a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40023c00 	.word	0x40023c00

08001d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <HAL_InitTick+0x54>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <HAL_InitTick+0x58>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 f917 	bl	8001f9e <HAL_SYSTICK_Config>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e00e      	b.n	8001d98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b0f      	cmp	r3, #15
 8001d7e:	d80a      	bhi.n	8001d96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d80:	2200      	movs	r2, #0
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	f04f 30ff 	mov.w	r0, #4294967295
 8001d88:	f000 f8ed 	bl	8001f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d8c:	4a06      	ldr	r2, [pc, #24]	@ (8001da8 <HAL_InitTick+0x5c>)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e000      	b.n	8001d98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000008 	.word	0x20000008
 8001da4:	20000010 	.word	0x20000010
 8001da8:	2000000c 	.word	0x2000000c

08001dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_IncTick+0x20>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000010 	.word	0x20000010
 8001dd0:	200001b4 	.word	0x200001b4

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	@ (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200001b4 	.word	0x200001b4

08001dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1e:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	60d3      	str	r3, [r2, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e38:	4b04      	ldr	r3, [pc, #16]	@ (8001e4c <__NVIC_GetPriorityGrouping+0x18>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	f003 0307 	and.w	r3, r3, #7
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	6039      	str	r1, [r7, #0]
 8001e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	db0a      	blt.n	8001e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	490c      	ldr	r1, [pc, #48]	@ (8001e9c <__NVIC_SetPriority+0x4c>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	440b      	add	r3, r1
 8001e74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e78:	e00a      	b.n	8001e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4908      	ldr	r1, [pc, #32]	@ (8001ea0 <__NVIC_SetPriority+0x50>)
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	3b04      	subs	r3, #4
 8001e88:	0112      	lsls	r2, r2, #4
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	761a      	strb	r2, [r3, #24]
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000e100 	.word	0xe000e100
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	@ 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f1c3 0307 	rsb	r3, r3, #7
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	bf28      	it	cs
 8001ec2:	2304      	movcs	r3, #4
 8001ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	d902      	bls.n	8001ed4 <NVIC_EncodePriority+0x30>
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3b03      	subs	r3, #3
 8001ed2:	e000      	b.n	8001ed6 <NVIC_EncodePriority+0x32>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef6:	43d9      	mvns	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	4313      	orrs	r3, r2
         );
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3724      	adds	r7, #36	@ 0x24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f1c:	d301      	bcc.n	8001f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00f      	b.n	8001f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f22:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <SysTick_Config+0x40>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	f7ff ff8e 	bl	8001e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f34:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <SysTick_Config+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3a:	4b04      	ldr	r3, [pc, #16]	@ (8001f4c <SysTick_Config+0x40>)
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	e000e010 	.word	0xe000e010

08001f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff47 	bl	8001dec <__NVIC_SetPriorityGrouping>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f78:	f7ff ff5c 	bl	8001e34 <__NVIC_GetPriorityGrouping>
 8001f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	6978      	ldr	r0, [r7, #20]
 8001f84:	f7ff ff8e 	bl	8001ea4 <NVIC_EncodePriority>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff5d 	bl	8001e50 <__NVIC_SetPriority>
}
 8001f96:	bf00      	nop
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ffb0 	bl	8001f0c <SysTick_Config>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
	...

08001fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	@ 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
 8001fd2:	e165      	b.n	80022a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	f040 8154 	bne.w	800229a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d005      	beq.n	800200a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002006:	2b02      	cmp	r3, #2
 8002008:	d130      	bne.n	800206c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	2203      	movs	r2, #3
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002040:	2201      	movs	r2, #1
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	091b      	lsrs	r3, r3, #4
 8002056:	f003 0201 	and.w	r2, r3, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b03      	cmp	r3, #3
 8002076:	d017      	beq.n	80020a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2203      	movs	r2, #3
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d123      	bne.n	80020fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	08da      	lsrs	r2, r3, #3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3208      	adds	r2, #8
 80020bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	691a      	ldr	r2, [r3, #16]
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	08da      	lsrs	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3208      	adds	r2, #8
 80020f6:	69b9      	ldr	r1, [r7, #24]
 80020f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0203 	and.w	r2, r3, #3
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80ae 	beq.w	800229a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	4b5d      	ldr	r3, [pc, #372]	@ (80022b8 <HAL_GPIO_Init+0x300>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	4a5c      	ldr	r2, [pc, #368]	@ (80022b8 <HAL_GPIO_Init+0x300>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800214c:	6453      	str	r3, [r2, #68]	@ 0x44
 800214e:	4b5a      	ldr	r3, [pc, #360]	@ (80022b8 <HAL_GPIO_Init+0x300>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800215a:	4a58      	ldr	r2, [pc, #352]	@ (80022bc <HAL_GPIO_Init+0x304>)
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	089b      	lsrs	r3, r3, #2
 8002160:	3302      	adds	r3, #2
 8002162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	220f      	movs	r2, #15
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4013      	ands	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a4f      	ldr	r2, [pc, #316]	@ (80022c0 <HAL_GPIO_Init+0x308>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d025      	beq.n	80021d2 <HAL_GPIO_Init+0x21a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a4e      	ldr	r2, [pc, #312]	@ (80022c4 <HAL_GPIO_Init+0x30c>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d01f      	beq.n	80021ce <HAL_GPIO_Init+0x216>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a4d      	ldr	r2, [pc, #308]	@ (80022c8 <HAL_GPIO_Init+0x310>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d019      	beq.n	80021ca <HAL_GPIO_Init+0x212>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a4c      	ldr	r2, [pc, #304]	@ (80022cc <HAL_GPIO_Init+0x314>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d013      	beq.n	80021c6 <HAL_GPIO_Init+0x20e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a4b      	ldr	r2, [pc, #300]	@ (80022d0 <HAL_GPIO_Init+0x318>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00d      	beq.n	80021c2 <HAL_GPIO_Init+0x20a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a4a      	ldr	r2, [pc, #296]	@ (80022d4 <HAL_GPIO_Init+0x31c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d007      	beq.n	80021be <HAL_GPIO_Init+0x206>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a49      	ldr	r2, [pc, #292]	@ (80022d8 <HAL_GPIO_Init+0x320>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d101      	bne.n	80021ba <HAL_GPIO_Init+0x202>
 80021b6:	2306      	movs	r3, #6
 80021b8:	e00c      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ba:	2307      	movs	r3, #7
 80021bc:	e00a      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021be:	2305      	movs	r3, #5
 80021c0:	e008      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021c2:	2304      	movs	r3, #4
 80021c4:	e006      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021c6:	2303      	movs	r3, #3
 80021c8:	e004      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ca:	2302      	movs	r3, #2
 80021cc:	e002      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021d2:	2300      	movs	r3, #0
 80021d4:	69fa      	ldr	r2, [r7, #28]
 80021d6:	f002 0203 	and.w	r2, r2, #3
 80021da:	0092      	lsls	r2, r2, #2
 80021dc:	4093      	lsls	r3, r2
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021e4:	4935      	ldr	r1, [pc, #212]	@ (80022bc <HAL_GPIO_Init+0x304>)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	089b      	lsrs	r3, r3, #2
 80021ea:	3302      	adds	r3, #2
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021f2:	4b3a      	ldr	r3, [pc, #232]	@ (80022dc <HAL_GPIO_Init+0x324>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4013      	ands	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	4313      	orrs	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002216:	4a31      	ldr	r2, [pc, #196]	@ (80022dc <HAL_GPIO_Init+0x324>)
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800221c:	4b2f      	ldr	r3, [pc, #188]	@ (80022dc <HAL_GPIO_Init+0x324>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002240:	4a26      	ldr	r2, [pc, #152]	@ (80022dc <HAL_GPIO_Init+0x324>)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002246:	4b25      	ldr	r3, [pc, #148]	@ (80022dc <HAL_GPIO_Init+0x324>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800226a:	4a1c      	ldr	r2, [pc, #112]	@ (80022dc <HAL_GPIO_Init+0x324>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002270:	4b1a      	ldr	r3, [pc, #104]	@ (80022dc <HAL_GPIO_Init+0x324>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002294:	4a11      	ldr	r2, [pc, #68]	@ (80022dc <HAL_GPIO_Init+0x324>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	3301      	adds	r3, #1
 800229e:	61fb      	str	r3, [r7, #28]
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	2b0f      	cmp	r3, #15
 80022a4:	f67f ae96 	bls.w	8001fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3724      	adds	r7, #36	@ 0x24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40013800 	.word	0x40013800
 80022c0:	40020000 	.word	0x40020000
 80022c4:	40020400 	.word	0x40020400
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020c00 	.word	0x40020c00
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40021400 	.word	0x40021400
 80022d8:	40021800 	.word	0x40021800
 80022dc:	40013c00 	.word	0x40013c00

080022e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	460b      	mov	r3, r1
 80022ea:	807b      	strh	r3, [r7, #2]
 80022ec:	4613      	mov	r3, r2
 80022ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022f0:	787b      	ldrb	r3, [r7, #1]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022f6:	887a      	ldrh	r2, [r7, #2]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022fc:	e003      	b.n	8002306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022fe:	887b      	ldrh	r3, [r7, #2]
 8002300:	041a      	lsls	r2, r3, #16
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	619a      	str	r2, [r3, #24]
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0cc      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002328:	4b68      	ldr	r3, [pc, #416]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d90c      	bls.n	8002350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b65      	ldr	r3, [pc, #404]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800233e:	4b63      	ldr	r3, [pc, #396]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0b8      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d020      	beq.n	800239e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002368:	4b59      	ldr	r3, [pc, #356]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	4a58      	ldr	r2, [pc, #352]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002372:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002380:	4b53      	ldr	r3, [pc, #332]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	4a52      	ldr	r2, [pc, #328]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800238a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238c:	4b50      	ldr	r3, [pc, #320]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	494d      	ldr	r1, [pc, #308]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	4313      	orrs	r3, r2
 800239c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d044      	beq.n	8002434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d107      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b2:	4b47      	ldr	r3, [pc, #284]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d119      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e07f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d003      	beq.n	80023d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d2:	4b3f      	ldr	r3, [pc, #252]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d109      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e06f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e2:	4b3b      	ldr	r3, [pc, #236]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e067      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023f2:	4b37      	ldr	r3, [pc, #220]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f023 0203 	bic.w	r2, r3, #3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	4934      	ldr	r1, [pc, #208]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002400:	4313      	orrs	r3, r2
 8002402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002404:	f7ff fce6 	bl	8001dd4 <HAL_GetTick>
 8002408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240a:	e00a      	b.n	8002422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800240c:	f7ff fce2 	bl	8001dd4 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800241a:	4293      	cmp	r3, r2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e04f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002422:	4b2b      	ldr	r3, [pc, #172]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 020c 	and.w	r2, r3, #12
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	429a      	cmp	r2, r3
 8002432:	d1eb      	bne.n	800240c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002434:	4b25      	ldr	r3, [pc, #148]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 030f 	and.w	r3, r3, #15
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	429a      	cmp	r2, r3
 8002440:	d20c      	bcs.n	800245c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002442:	4b22      	ldr	r3, [pc, #136]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800244a:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d001      	beq.n	800245c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e032      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002468:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4916      	ldr	r1, [pc, #88]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	4313      	orrs	r3, r2
 8002478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d009      	beq.n	800249a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002486:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	490e      	ldr	r1, [pc, #56]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800249a:	f000 f821 	bl	80024e0 <HAL_RCC_GetSysClockFreq>
 800249e:	4602      	mov	r2, r0
 80024a0:	4b0b      	ldr	r3, [pc, #44]	@ (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	091b      	lsrs	r3, r3, #4
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	490a      	ldr	r1, [pc, #40]	@ (80024d4 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	5ccb      	ldrb	r3, [r1, r3]
 80024ae:	fa22 f303 	lsr.w	r3, r2, r3
 80024b2:	4a09      	ldr	r2, [pc, #36]	@ (80024d8 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024b6:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <HAL_RCC_ClockConfig+0x1c8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fc46 	bl	8001d4c <HAL_InitTick>

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00
 80024d0:	40023800 	.word	0x40023800
 80024d4:	08004a18 	.word	0x08004a18
 80024d8:	20000008 	.word	0x20000008
 80024dc:	2000000c 	.word	0x2000000c

080024e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024e4:	b0a6      	sub	sp, #152	@ 0x98
 80024e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80024ee:	2300      	movs	r3, #0
 80024f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002506:	4bc8      	ldr	r3, [pc, #800]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f003 030c 	and.w	r3, r3, #12
 800250e:	2b0c      	cmp	r3, #12
 8002510:	f200 817e 	bhi.w	8002810 <HAL_RCC_GetSysClockFreq+0x330>
 8002514:	a201      	add	r2, pc, #4	@ (adr r2, 800251c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251a:	bf00      	nop
 800251c:	08002551 	.word	0x08002551
 8002520:	08002811 	.word	0x08002811
 8002524:	08002811 	.word	0x08002811
 8002528:	08002811 	.word	0x08002811
 800252c:	08002559 	.word	0x08002559
 8002530:	08002811 	.word	0x08002811
 8002534:	08002811 	.word	0x08002811
 8002538:	08002811 	.word	0x08002811
 800253c:	08002561 	.word	0x08002561
 8002540:	08002811 	.word	0x08002811
 8002544:	08002811 	.word	0x08002811
 8002548:	08002811 	.word	0x08002811
 800254c:	080026cb 	.word	0x080026cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4bb6      	ldr	r3, [pc, #728]	@ (800282c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002552:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002556:	e15f      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002558:	4bb5      	ldr	r3, [pc, #724]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x350>)
 800255a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800255e:	e15b      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002560:	4bb1      	ldr	r3, [pc, #708]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002568:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800256c:	4bae      	ldr	r3, [pc, #696]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d031      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002578:	4bab      	ldr	r3, [pc, #684]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	099b      	lsrs	r3, r3, #6
 800257e:	2200      	movs	r2, #0
 8002580:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002582:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002584:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258a:	663b      	str	r3, [r7, #96]	@ 0x60
 800258c:	2300      	movs	r3, #0
 800258e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002590:	4ba7      	ldr	r3, [pc, #668]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x350>)
 8002592:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002596:	462a      	mov	r2, r5
 8002598:	fb03 f202 	mul.w	r2, r3, r2
 800259c:	2300      	movs	r3, #0
 800259e:	4621      	mov	r1, r4
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	4413      	add	r3, r2
 80025a6:	4aa2      	ldr	r2, [pc, #648]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x350>)
 80025a8:	4621      	mov	r1, r4
 80025aa:	fba1 1202 	umull	r1, r2, r1, r2
 80025ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80025b0:	460a      	mov	r2, r1
 80025b2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80025b4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80025b6:	4413      	add	r3, r2
 80025b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80025ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025be:	2200      	movs	r2, #0
 80025c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80025c2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80025c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025c8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80025cc:	f7fe faea 	bl	8000ba4 <__aeabi_uldivmod>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4613      	mov	r3, r2
 80025d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80025da:	e064      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025dc:	4b92      	ldr	r3, [pc, #584]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	099b      	lsrs	r3, r3, #6
 80025e2:	2200      	movs	r2, #0
 80025e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80025e6:	657a      	str	r2, [r7, #84]	@ 0x54
 80025e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025f0:	2300      	movs	r3, #0
 80025f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025f4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80025f8:	4622      	mov	r2, r4
 80025fa:	462b      	mov	r3, r5
 80025fc:	f04f 0000 	mov.w	r0, #0
 8002600:	f04f 0100 	mov.w	r1, #0
 8002604:	0159      	lsls	r1, r3, #5
 8002606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800260a:	0150      	lsls	r0, r2, #5
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4621      	mov	r1, r4
 8002612:	1a51      	subs	r1, r2, r1
 8002614:	6139      	str	r1, [r7, #16]
 8002616:	4629      	mov	r1, r5
 8002618:	eb63 0301 	sbc.w	r3, r3, r1
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	f04f 0300 	mov.w	r3, #0
 8002626:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800262a:	4659      	mov	r1, fp
 800262c:	018b      	lsls	r3, r1, #6
 800262e:	4651      	mov	r1, sl
 8002630:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002634:	4651      	mov	r1, sl
 8002636:	018a      	lsls	r2, r1, #6
 8002638:	4651      	mov	r1, sl
 800263a:	ebb2 0801 	subs.w	r8, r2, r1
 800263e:	4659      	mov	r1, fp
 8002640:	eb63 0901 	sbc.w	r9, r3, r1
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002650:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002654:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002658:	4690      	mov	r8, r2
 800265a:	4699      	mov	r9, r3
 800265c:	4623      	mov	r3, r4
 800265e:	eb18 0303 	adds.w	r3, r8, r3
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	462b      	mov	r3, r5
 8002666:	eb49 0303 	adc.w	r3, r9, r3
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	f04f 0300 	mov.w	r3, #0
 8002674:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002678:	4629      	mov	r1, r5
 800267a:	028b      	lsls	r3, r1, #10
 800267c:	4621      	mov	r1, r4
 800267e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002682:	4621      	mov	r1, r4
 8002684:	028a      	lsls	r2, r1, #10
 8002686:	4610      	mov	r0, r2
 8002688:	4619      	mov	r1, r3
 800268a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800268e:	2200      	movs	r2, #0
 8002690:	643b      	str	r3, [r7, #64]	@ 0x40
 8002692:	647a      	str	r2, [r7, #68]	@ 0x44
 8002694:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002698:	f7fe fa84 	bl	8000ba4 <__aeabi_uldivmod>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4613      	mov	r3, r2
 80026a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026a6:	4b60      	ldr	r3, [pc, #384]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	0c1b      	lsrs	r3, r3, #16
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	3301      	adds	r3, #1
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80026b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80026bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80026c8:	e0a6      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026ca:	4b57      	ldr	r3, [pc, #348]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026d6:	4b54      	ldr	r3, [pc, #336]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d02a      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026e2:	4b51      	ldr	r3, [pc, #324]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	099b      	lsrs	r3, r3, #6
 80026e8:	2200      	movs	r2, #0
 80026ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026f4:	2100      	movs	r1, #0
 80026f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x350>)
 80026f8:	fb03 f201 	mul.w	r2, r3, r1
 80026fc:	2300      	movs	r3, #0
 80026fe:	fb00 f303 	mul.w	r3, r0, r3
 8002702:	4413      	add	r3, r2
 8002704:	4a4a      	ldr	r2, [pc, #296]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x350>)
 8002706:	fba0 1202 	umull	r1, r2, r0, r2
 800270a:	677a      	str	r2, [r7, #116]	@ 0x74
 800270c:	460a      	mov	r2, r1
 800270e:	673a      	str	r2, [r7, #112]	@ 0x70
 8002710:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002712:	4413      	add	r3, r2
 8002714:	677b      	str	r3, [r7, #116]	@ 0x74
 8002716:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800271a:	2200      	movs	r2, #0
 800271c:	633b      	str	r3, [r7, #48]	@ 0x30
 800271e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002720:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002724:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002728:	f7fe fa3c 	bl	8000ba4 <__aeabi_uldivmod>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4613      	mov	r3, r2
 8002732:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002736:	e05b      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002738:	4b3b      	ldr	r3, [pc, #236]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	099b      	lsrs	r3, r3, #6
 800273e:	2200      	movs	r2, #0
 8002740:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002742:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800274a:	623b      	str	r3, [r7, #32]
 800274c:	2300      	movs	r3, #0
 800274e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002750:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002754:	4642      	mov	r2, r8
 8002756:	464b      	mov	r3, r9
 8002758:	f04f 0000 	mov.w	r0, #0
 800275c:	f04f 0100 	mov.w	r1, #0
 8002760:	0159      	lsls	r1, r3, #5
 8002762:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002766:	0150      	lsls	r0, r2, #5
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4641      	mov	r1, r8
 800276e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002772:	4649      	mov	r1, r9
 8002774:	eb63 0b01 	sbc.w	fp, r3, r1
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	f04f 0300 	mov.w	r3, #0
 8002780:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002784:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002788:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800278c:	ebb2 040a 	subs.w	r4, r2, sl
 8002790:	eb63 050b 	sbc.w	r5, r3, fp
 8002794:	f04f 0200 	mov.w	r2, #0
 8002798:	f04f 0300 	mov.w	r3, #0
 800279c:	00eb      	lsls	r3, r5, #3
 800279e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027a2:	00e2      	lsls	r2, r4, #3
 80027a4:	4614      	mov	r4, r2
 80027a6:	461d      	mov	r5, r3
 80027a8:	4643      	mov	r3, r8
 80027aa:	18e3      	adds	r3, r4, r3
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	464b      	mov	r3, r9
 80027b0:	eb45 0303 	adc.w	r3, r5, r3
 80027b4:	607b      	str	r3, [r7, #4]
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027c2:	4629      	mov	r1, r5
 80027c4:	028b      	lsls	r3, r1, #10
 80027c6:	4621      	mov	r1, r4
 80027c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027cc:	4621      	mov	r1, r4
 80027ce:	028a      	lsls	r2, r1, #10
 80027d0:	4610      	mov	r0, r2
 80027d2:	4619      	mov	r1, r3
 80027d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027d8:	2200      	movs	r2, #0
 80027da:	61bb      	str	r3, [r7, #24]
 80027dc:	61fa      	str	r2, [r7, #28]
 80027de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027e2:	f7fe f9df 	bl	8000ba4 <__aeabi_uldivmod>
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4613      	mov	r3, r2
 80027ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x348>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	0f1b      	lsrs	r3, r3, #28
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80027fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002802:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002806:	fbb2 f3f3 	udiv	r3, r2, r3
 800280a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800280e:	e003      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002816:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002818:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800281c:	4618      	mov	r0, r3
 800281e:	3798      	adds	r7, #152	@ 0x98
 8002820:	46bd      	mov	sp, r7
 8002822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002826:	bf00      	nop
 8002828:	40023800 	.word	0x40023800
 800282c:	00f42400 	.word	0x00f42400
 8002830:	017d7840 	.word	0x017d7840

08002834 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e28d      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 8083 	beq.w	800295a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002854:	4b94      	ldr	r3, [pc, #592]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 030c 	and.w	r3, r3, #12
 800285c:	2b04      	cmp	r3, #4
 800285e:	d019      	beq.n	8002894 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002860:	4b91      	ldr	r3, [pc, #580]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 030c 	and.w	r3, r3, #12
        || \
 8002868:	2b08      	cmp	r3, #8
 800286a:	d106      	bne.n	800287a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800286c:	4b8e      	ldr	r3, [pc, #568]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002874:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002878:	d00c      	beq.n	8002894 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800287a:	4b8b      	ldr	r3, [pc, #556]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002882:	2b0c      	cmp	r3, #12
 8002884:	d112      	bne.n	80028ac <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002886:	4b88      	ldr	r3, [pc, #544]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800288e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002892:	d10b      	bne.n	80028ac <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002894:	4b84      	ldr	r3, [pc, #528]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d05b      	beq.n	8002958 <HAL_RCC_OscConfig+0x124>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d157      	bne.n	8002958 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e25a      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028b4:	d106      	bne.n	80028c4 <HAL_RCC_OscConfig+0x90>
 80028b6:	4b7c      	ldr	r3, [pc, #496]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7b      	ldr	r2, [pc, #492]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	e01d      	b.n	8002900 <HAL_RCC_OscConfig+0xcc>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028cc:	d10c      	bne.n	80028e8 <HAL_RCC_OscConfig+0xb4>
 80028ce:	4b76      	ldr	r3, [pc, #472]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a75      	ldr	r2, [pc, #468]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	4b73      	ldr	r3, [pc, #460]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a72      	ldr	r2, [pc, #456]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e4:	6013      	str	r3, [r2, #0]
 80028e6:	e00b      	b.n	8002900 <HAL_RCC_OscConfig+0xcc>
 80028e8:	4b6f      	ldr	r3, [pc, #444]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a6e      	ldr	r2, [pc, #440]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	4b6c      	ldr	r3, [pc, #432]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a6b      	ldr	r2, [pc, #428]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80028fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d013      	beq.n	8002930 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7ff fa64 	bl	8001dd4 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002910:	f7ff fa60 	bl	8001dd4 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b64      	cmp	r3, #100	@ 0x64
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e21f      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002922:	4b61      	ldr	r3, [pc, #388]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0f0      	beq.n	8002910 <HAL_RCC_OscConfig+0xdc>
 800292e:	e014      	b.n	800295a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7ff fa50 	bl	8001dd4 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002938:	f7ff fa4c 	bl	8001dd4 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b64      	cmp	r3, #100	@ 0x64
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e20b      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294a:	4b57      	ldr	r3, [pc, #348]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x104>
 8002956:	e000      	b.n	800295a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d06f      	beq.n	8002a46 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002966:	4b50      	ldr	r3, [pc, #320]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 030c 	and.w	r3, r3, #12
 800296e:	2b00      	cmp	r3, #0
 8002970:	d017      	beq.n	80029a2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002972:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
        || \
 800297a:	2b08      	cmp	r3, #8
 800297c:	d105      	bne.n	800298a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800297e:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00b      	beq.n	80029a2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800298a:	4b47      	ldr	r3, [pc, #284]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002992:	2b0c      	cmp	r3, #12
 8002994:	d11c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002996:	4b44      	ldr	r3, [pc, #272]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d116      	bne.n	80029d0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a2:	4b41      	ldr	r3, [pc, #260]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d005      	beq.n	80029ba <HAL_RCC_OscConfig+0x186>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d001      	beq.n	80029ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e1d3      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ba:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4937      	ldr	r1, [pc, #220]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ce:	e03a      	b.n	8002a46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d020      	beq.n	8002a1a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d8:	4b34      	ldr	r3, [pc, #208]	@ (8002aac <HAL_RCC_OscConfig+0x278>)
 80029da:	2201      	movs	r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029de:	f7ff f9f9 	bl	8001dd4 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	e008      	b.n	80029f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e6:	f7ff f9f5 	bl	8001dd4 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e1b4      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f8:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0f0      	beq.n	80029e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a04:	4b28      	ldr	r3, [pc, #160]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	4925      	ldr	r1, [pc, #148]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	600b      	str	r3, [r1, #0]
 8002a18:	e015      	b.n	8002a46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a1a:	4b24      	ldr	r3, [pc, #144]	@ (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7ff f9d8 	bl	8001dd4 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a28:	f7ff f9d4 	bl	8001dd4 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e193      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f0      	bne.n	8002a28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d036      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d016      	beq.n	8002a88 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a5a:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <HAL_RCC_OscConfig+0x27c>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a60:	f7ff f9b8 	bl	8001dd4 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a68:	f7ff f9b4 	bl	8001dd4 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e173      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <HAL_RCC_OscConfig+0x274>)
 8002a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x234>
 8002a86:	e01b      	b.n	8002ac0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_RCC_OscConfig+0x27c>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7ff f9a1 	bl	8001dd4 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a94:	e00e      	b.n	8002ab4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a96:	f7ff f99d 	bl	8001dd4 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d907      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e15c      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	42470000 	.word	0x42470000
 8002ab0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab4:	4b8a      	ldr	r3, [pc, #552]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1ea      	bne.n	8002a96 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8097 	beq.w	8002bfc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad2:	4b83      	ldr	r3, [pc, #524]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10f      	bne.n	8002afe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aee:	4b7c      	ldr	r3, [pc, #496]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002afa:	2301      	movs	r3, #1
 8002afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4b79      	ldr	r3, [pc, #484]	@ (8002ce4 <HAL_RCC_OscConfig+0x4b0>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d118      	bne.n	8002b3c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b0a:	4b76      	ldr	r3, [pc, #472]	@ (8002ce4 <HAL_RCC_OscConfig+0x4b0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a75      	ldr	r2, [pc, #468]	@ (8002ce4 <HAL_RCC_OscConfig+0x4b0>)
 8002b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b16:	f7ff f95d 	bl	8001dd4 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1e:	f7ff f959 	bl	8001dd4 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e118      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b30:	4b6c      	ldr	r3, [pc, #432]	@ (8002ce4 <HAL_RCC_OscConfig+0x4b0>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d106      	bne.n	8002b52 <HAL_RCC_OscConfig+0x31e>
 8002b44:	4b66      	ldr	r3, [pc, #408]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	4a65      	ldr	r2, [pc, #404]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b50:	e01c      	b.n	8002b8c <HAL_RCC_OscConfig+0x358>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b05      	cmp	r3, #5
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x340>
 8002b5a:	4b61      	ldr	r3, [pc, #388]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5e:	4a60      	ldr	r2, [pc, #384]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b66:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b72:	e00b      	b.n	8002b8c <HAL_RCC_OscConfig+0x358>
 8002b74:	4b5a      	ldr	r3, [pc, #360]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b78:	4a59      	ldr	r2, [pc, #356]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b80:	4b57      	ldr	r3, [pc, #348]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b84:	4a56      	ldr	r2, [pc, #344]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002b86:	f023 0304 	bic.w	r3, r3, #4
 8002b8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d015      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7ff f91e 	bl	8001dd4 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9c:	f7ff f91a 	bl	8001dd4 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e0d7      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb2:	4b4b      	ldr	r3, [pc, #300]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0ee      	beq.n	8002b9c <HAL_RCC_OscConfig+0x368>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc0:	f7ff f908 	bl	8001dd4 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc6:	e00a      	b.n	8002bde <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc8:	f7ff f904 	bl	8001dd4 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e0c1      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bde:	4b40      	ldr	r3, [pc, #256]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ee      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bea:	7dfb      	ldrb	r3, [r7, #23]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d105      	bne.n	8002bfc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf4:	4a3a      	ldr	r2, [pc, #232]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80ad 	beq.w	8002d60 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c06:	4b36      	ldr	r3, [pc, #216]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d060      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d145      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1a:	4b33      	ldr	r3, [pc, #204]	@ (8002ce8 <HAL_RCC_OscConfig+0x4b4>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7ff f8d8 	bl	8001dd4 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c28:	f7ff f8d4 	bl	8001dd4 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e093      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3a:	4b29      	ldr	r3, [pc, #164]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	019b      	lsls	r3, r3, #6
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5c:	085b      	lsrs	r3, r3, #1
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	041b      	lsls	r3, r3, #16
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c68:	061b      	lsls	r3, r3, #24
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c70:	071b      	lsls	r3, r3, #28
 8002c72:	491b      	ldr	r1, [pc, #108]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <HAL_RCC_OscConfig+0x4b4>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7e:	f7ff f8a9 	bl	8001dd4 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c86:	f7ff f8a5 	bl	8001dd4 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e064      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c98:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x452>
 8002ca4:	e05c      	b.n	8002d60 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca6:	4b10      	ldr	r3, [pc, #64]	@ (8002ce8 <HAL_RCC_OscConfig+0x4b4>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cac:	f7ff f892 	bl	8001dd4 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb4:	f7ff f88e 	bl	8001dd4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e04d      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <HAL_RCC_OscConfig+0x4ac>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x480>
 8002cd2:	e045      	b.n	8002d60 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d107      	bne.n	8002cec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e040      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	40007000 	.word	0x40007000
 8002ce8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cec:	4b1f      	ldr	r3, [pc, #124]	@ (8002d6c <HAL_RCC_OscConfig+0x538>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d030      	beq.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d129      	bne.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d122      	bne.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d119      	bne.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d32:	085b      	lsrs	r3, r3, #1
 8002d34:	3b01      	subs	r3, #1
 8002d36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d10f      	bne.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d107      	bne.n	8002d5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d001      	beq.n	8002d60 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e000      	b.n	8002d62 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40023800 	.word	0x40023800

08002d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e041      	b.n	8002e06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fe fe70 	bl	8001a7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3304      	adds	r3, #4
 8002dac:	4619      	mov	r1, r3
 8002dae:	4610      	mov	r0, r2
 8002db0:	f000 fa24 	bl	80031fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e097      	b.n	8002f52 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7fe fe42 	bl	8001ac0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e52:	f023 0307 	bic.w	r3, r3, #7
 8002e56:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4610      	mov	r0, r2
 8002e64:	f000 f9ca 	bl	80031fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e90:	f023 0303 	bic.w	r3, r3, #3
 8002e94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	021b      	lsls	r3, r3, #8
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002eae:	f023 030c 	bic.w	r3, r3, #12
 8002eb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002eba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	021b      	lsls	r3, r3, #8
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	011a      	lsls	r2, r3, #4
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	031b      	lsls	r3, r3, #12
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002eec:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8002ef4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	4313      	orrs	r3, r2
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f6a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002f72:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f7a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002f82:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d110      	bne.n	8002fac <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d102      	bne.n	8002f96 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f90:	7b7b      	ldrb	r3, [r7, #13]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d001      	beq.n	8002f9a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e069      	b.n	800306e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002faa:	e031      	b.n	8003010 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d110      	bne.n	8002fd4 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fb2:	7bbb      	ldrb	r3, [r7, #14]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d102      	bne.n	8002fbe <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002fb8:	7b3b      	ldrb	r3, [r7, #12]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d001      	beq.n	8002fc2 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e055      	b.n	800306e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2202      	movs	r2, #2
 8002fce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fd2:	e01d      	b.n	8003010 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d108      	bne.n	8002fec <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fda:	7bbb      	ldrb	r3, [r7, #14]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d105      	bne.n	8002fec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fe0:	7b7b      	ldrb	r3, [r7, #13]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d102      	bne.n	8002fec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002fe6:	7b3b      	ldrb	r3, [r7, #12]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d001      	beq.n	8002ff0 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e03e      	b.n	800306e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_TIM_Encoder_Start+0xc4>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b04      	cmp	r3, #4
 800301a:	d008      	beq.n	800302e <HAL_TIM_Encoder_Start+0xd4>
 800301c:	e00f      	b.n	800303e <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2201      	movs	r2, #1
 8003024:	2100      	movs	r1, #0
 8003026:	4618      	mov	r0, r3
 8003028:	f000 fb44 	bl	80036b4 <TIM_CCxChannelCmd>
      break;
 800302c:	e016      	b.n	800305c <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2201      	movs	r2, #1
 8003034:	2104      	movs	r1, #4
 8003036:	4618      	mov	r0, r3
 8003038:	f000 fb3c 	bl	80036b4 <TIM_CCxChannelCmd>
      break;
 800303c:	e00e      	b.n	800305c <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2201      	movs	r2, #1
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fb34 	bl	80036b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2201      	movs	r2, #1
 8003052:	2104      	movs	r1, #4
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fb2d 	bl	80036b4 <TIM_CCxChannelCmd>
      break;
 800305a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003084:	2300      	movs	r3, #0
 8003086:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800308e:	2b01      	cmp	r3, #1
 8003090:	d101      	bne.n	8003096 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003092:	2302      	movs	r3, #2
 8003094:	e0ae      	b.n	80031f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b0c      	cmp	r3, #12
 80030a2:	f200 809f 	bhi.w	80031e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80030a6:	a201      	add	r2, pc, #4	@ (adr r2, 80030ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ac:	080030e1 	.word	0x080030e1
 80030b0:	080031e5 	.word	0x080031e5
 80030b4:	080031e5 	.word	0x080031e5
 80030b8:	080031e5 	.word	0x080031e5
 80030bc:	08003121 	.word	0x08003121
 80030c0:	080031e5 	.word	0x080031e5
 80030c4:	080031e5 	.word	0x080031e5
 80030c8:	080031e5 	.word	0x080031e5
 80030cc:	08003163 	.word	0x08003163
 80030d0:	080031e5 	.word	0x080031e5
 80030d4:	080031e5 	.word	0x080031e5
 80030d8:	080031e5 	.word	0x080031e5
 80030dc:	080031a3 	.word	0x080031a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68b9      	ldr	r1, [r7, #8]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f934 	bl	8003354 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699a      	ldr	r2, [r3, #24]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0208 	orr.w	r2, r2, #8
 80030fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699a      	ldr	r2, [r3, #24]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0204 	bic.w	r2, r2, #4
 800310a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6999      	ldr	r1, [r3, #24]
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	691a      	ldr	r2, [r3, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	619a      	str	r2, [r3, #24]
      break;
 800311e:	e064      	b.n	80031ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f984 	bl	8003434 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699a      	ldr	r2, [r3, #24]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800313a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800314a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6999      	ldr	r1, [r3, #24]
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	021a      	lsls	r2, r3, #8
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	619a      	str	r2, [r3, #24]
      break;
 8003160:	e043      	b.n	80031ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	4618      	mov	r0, r3
 800316a:	f000 f9d9 	bl	8003520 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	69da      	ldr	r2, [r3, #28]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f042 0208 	orr.w	r2, r2, #8
 800317c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	69da      	ldr	r2, [r3, #28]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0204 	bic.w	r2, r2, #4
 800318c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	69d9      	ldr	r1, [r3, #28]
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	61da      	str	r2, [r3, #28]
      break;
 80031a0:	e023      	b.n	80031ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68b9      	ldr	r1, [r7, #8]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 fa2d 	bl	8003608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	69da      	ldr	r2, [r3, #28]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	69da      	ldr	r2, [r3, #28]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	69d9      	ldr	r1, [r3, #28]
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	021a      	lsls	r2, r3, #8
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	61da      	str	r2, [r3, #28]
      break;
 80031e2:	e002      	b.n	80031ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	75fb      	strb	r3, [r7, #23]
      break;
 80031e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a46      	ldr	r2, [pc, #280]	@ (8003328 <TIM_Base_SetConfig+0x12c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d013      	beq.n	800323c <TIM_Base_SetConfig+0x40>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800321a:	d00f      	beq.n	800323c <TIM_Base_SetConfig+0x40>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a43      	ldr	r2, [pc, #268]	@ (800332c <TIM_Base_SetConfig+0x130>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00b      	beq.n	800323c <TIM_Base_SetConfig+0x40>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a42      	ldr	r2, [pc, #264]	@ (8003330 <TIM_Base_SetConfig+0x134>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d007      	beq.n	800323c <TIM_Base_SetConfig+0x40>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a41      	ldr	r2, [pc, #260]	@ (8003334 <TIM_Base_SetConfig+0x138>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <TIM_Base_SetConfig+0x40>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a40      	ldr	r2, [pc, #256]	@ (8003338 <TIM_Base_SetConfig+0x13c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d108      	bne.n	800324e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a35      	ldr	r2, [pc, #212]	@ (8003328 <TIM_Base_SetConfig+0x12c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d02b      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800325c:	d027      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a32      	ldr	r2, [pc, #200]	@ (800332c <TIM_Base_SetConfig+0x130>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d023      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a31      	ldr	r2, [pc, #196]	@ (8003330 <TIM_Base_SetConfig+0x134>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d01f      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a30      	ldr	r2, [pc, #192]	@ (8003334 <TIM_Base_SetConfig+0x138>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d01b      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a2f      	ldr	r2, [pc, #188]	@ (8003338 <TIM_Base_SetConfig+0x13c>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d017      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a2e      	ldr	r2, [pc, #184]	@ (800333c <TIM_Base_SetConfig+0x140>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d013      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a2d      	ldr	r2, [pc, #180]	@ (8003340 <TIM_Base_SetConfig+0x144>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00f      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a2c      	ldr	r2, [pc, #176]	@ (8003344 <TIM_Base_SetConfig+0x148>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00b      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a2b      	ldr	r2, [pc, #172]	@ (8003348 <TIM_Base_SetConfig+0x14c>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d007      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a2a      	ldr	r2, [pc, #168]	@ (800334c <TIM_Base_SetConfig+0x150>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d003      	beq.n	80032ae <TIM_Base_SetConfig+0xb2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a29      	ldr	r2, [pc, #164]	@ (8003350 <TIM_Base_SetConfig+0x154>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d108      	bne.n	80032c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a10      	ldr	r2, [pc, #64]	@ (8003328 <TIM_Base_SetConfig+0x12c>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d003      	beq.n	80032f4 <TIM_Base_SetConfig+0xf8>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a12      	ldr	r2, [pc, #72]	@ (8003338 <TIM_Base_SetConfig+0x13c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d103      	bne.n	80032fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b01      	cmp	r3, #1
 800330c:	d105      	bne.n	800331a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f023 0201 	bic.w	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	611a      	str	r2, [r3, #16]
  }
}
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40010000 	.word	0x40010000
 800332c:	40000400 	.word	0x40000400
 8003330:	40000800 	.word	0x40000800
 8003334:	40000c00 	.word	0x40000c00
 8003338:	40010400 	.word	0x40010400
 800333c:	40014000 	.word	0x40014000
 8003340:	40014400 	.word	0x40014400
 8003344:	40014800 	.word	0x40014800
 8003348:	40001800 	.word	0x40001800
 800334c:	40001c00 	.word	0x40001c00
 8003350:	40002000 	.word	0x40002000

08003354 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f023 0201 	bic.w	r2, r3, #1
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f023 0303 	bic.w	r3, r3, #3
 800338a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f023 0302 	bic.w	r3, r3, #2
 800339c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a20      	ldr	r2, [pc, #128]	@ (800342c <TIM_OC1_SetConfig+0xd8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d003      	beq.n	80033b8 <TIM_OC1_SetConfig+0x64>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003430 <TIM_OC1_SetConfig+0xdc>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d10c      	bne.n	80033d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f023 0308 	bic.w	r3, r3, #8
 80033be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f023 0304 	bic.w	r3, r3, #4
 80033d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a15      	ldr	r2, [pc, #84]	@ (800342c <TIM_OC1_SetConfig+0xd8>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d003      	beq.n	80033e2 <TIM_OC1_SetConfig+0x8e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <TIM_OC1_SetConfig+0xdc>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d111      	bne.n	8003406 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	621a      	str	r2, [r3, #32]
}
 8003420:	bf00      	nop
 8003422:	371c      	adds	r7, #28
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40010000 	.word	0x40010000
 8003430:	40010400 	.word	0x40010400

08003434 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003434:	b480      	push	{r7}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	f023 0210 	bic.w	r2, r3, #16
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800346a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	021b      	lsls	r3, r3, #8
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	4313      	orrs	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f023 0320 	bic.w	r3, r3, #32
 800347e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	4313      	orrs	r3, r2
 800348a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a22      	ldr	r2, [pc, #136]	@ (8003518 <TIM_OC2_SetConfig+0xe4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d003      	beq.n	800349c <TIM_OC2_SetConfig+0x68>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a21      	ldr	r2, [pc, #132]	@ (800351c <TIM_OC2_SetConfig+0xe8>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d10d      	bne.n	80034b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a17      	ldr	r2, [pc, #92]	@ (8003518 <TIM_OC2_SetConfig+0xe4>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d003      	beq.n	80034c8 <TIM_OC2_SetConfig+0x94>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a16      	ldr	r2, [pc, #88]	@ (800351c <TIM_OC2_SetConfig+0xe8>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d113      	bne.n	80034f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	621a      	str	r2, [r3, #32]
}
 800350a:	bf00      	nop
 800350c:	371c      	adds	r7, #28
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40010000 	.word	0x40010000
 800351c:	40010400 	.word	0x40010400

08003520 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003520:	b480      	push	{r7}
 8003522:	b087      	sub	sp, #28
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800354e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	021b      	lsls	r3, r3, #8
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a21      	ldr	r2, [pc, #132]	@ (8003600 <TIM_OC3_SetConfig+0xe0>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d003      	beq.n	8003586 <TIM_OC3_SetConfig+0x66>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a20      	ldr	r2, [pc, #128]	@ (8003604 <TIM_OC3_SetConfig+0xe4>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d10d      	bne.n	80035a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800358c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	021b      	lsls	r3, r3, #8
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	4313      	orrs	r3, r2
 8003598:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a16      	ldr	r2, [pc, #88]	@ (8003600 <TIM_OC3_SetConfig+0xe0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d003      	beq.n	80035b2 <TIM_OC3_SetConfig+0x92>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a15      	ldr	r2, [pc, #84]	@ (8003604 <TIM_OC3_SetConfig+0xe4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d113      	bne.n	80035da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	621a      	str	r2, [r3, #32]
}
 80035f4:	bf00      	nop
 80035f6:	371c      	adds	r7, #28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	40010000 	.word	0x40010000
 8003604:	40010400 	.word	0x40010400

08003608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003608:	b480      	push	{r7}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800363e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	4313      	orrs	r3, r2
 800364a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	031b      	lsls	r3, r3, #12
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a12      	ldr	r2, [pc, #72]	@ (80036ac <TIM_OC4_SetConfig+0xa4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d003      	beq.n	8003670 <TIM_OC4_SetConfig+0x68>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a11      	ldr	r2, [pc, #68]	@ (80036b0 <TIM_OC4_SetConfig+0xa8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d109      	bne.n	8003684 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	019b      	lsls	r3, r3, #6
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	621a      	str	r2, [r3, #32]
}
 800369e:	bf00      	nop
 80036a0:	371c      	adds	r7, #28
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40010000 	.word	0x40010000
 80036b0:	40010400 	.word	0x40010400

080036b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	2201      	movs	r2, #1
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a1a      	ldr	r2, [r3, #32]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	401a      	ands	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	431a      	orrs	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	621a      	str	r2, [r3, #32]
}
 80036f2:	bf00      	nop
 80036f4:	371c      	adds	r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003714:	2302      	movs	r3, #2
 8003716:	e05a      	b.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800373e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a21      	ldr	r2, [pc, #132]	@ (80037dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d022      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003764:	d01d      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1d      	ldr	r2, [pc, #116]	@ (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d018      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1b      	ldr	r2, [pc, #108]	@ (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a1a      	ldr	r2, [pc, #104]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00e      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a18      	ldr	r2, [pc, #96]	@ (80037ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d009      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a17      	ldr	r2, [pc, #92]	@ (80037f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d004      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a15      	ldr	r2, [pc, #84]	@ (80037f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d10c      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40010000 	.word	0x40010000
 80037e0:	40000400 	.word	0x40000400
 80037e4:	40000800 	.word	0x40000800
 80037e8:	40000c00 	.word	0x40000c00
 80037ec:	40010400 	.word	0x40010400
 80037f0:	40014000 	.word	0x40014000
 80037f4:	40001800 	.word	0x40001800

080037f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003810:	2302      	movs	r3, #2
 8003812:	e03d      	b.n	8003890 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	4313      	orrs	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	4313      	orrs	r3, r2
 800386e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	4313      	orrs	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <memset>:
 800389c:	4402      	add	r2, r0
 800389e:	4603      	mov	r3, r0
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d100      	bne.n	80038a6 <memset+0xa>
 80038a4:	4770      	bx	lr
 80038a6:	f803 1b01 	strb.w	r1, [r3], #1
 80038aa:	e7f9      	b.n	80038a0 <memset+0x4>

080038ac <__libc_init_array>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	4d0d      	ldr	r5, [pc, #52]	@ (80038e4 <__libc_init_array+0x38>)
 80038b0:	4c0d      	ldr	r4, [pc, #52]	@ (80038e8 <__libc_init_array+0x3c>)
 80038b2:	1b64      	subs	r4, r4, r5
 80038b4:	10a4      	asrs	r4, r4, #2
 80038b6:	2600      	movs	r6, #0
 80038b8:	42a6      	cmp	r6, r4
 80038ba:	d109      	bne.n	80038d0 <__libc_init_array+0x24>
 80038bc:	4d0b      	ldr	r5, [pc, #44]	@ (80038ec <__libc_init_array+0x40>)
 80038be:	4c0c      	ldr	r4, [pc, #48]	@ (80038f0 <__libc_init_array+0x44>)
 80038c0:	f001 f89e 	bl	8004a00 <_init>
 80038c4:	1b64      	subs	r4, r4, r5
 80038c6:	10a4      	asrs	r4, r4, #2
 80038c8:	2600      	movs	r6, #0
 80038ca:	42a6      	cmp	r6, r4
 80038cc:	d105      	bne.n	80038da <__libc_init_array+0x2e>
 80038ce:	bd70      	pop	{r4, r5, r6, pc}
 80038d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038d4:	4798      	blx	r3
 80038d6:	3601      	adds	r6, #1
 80038d8:	e7ee      	b.n	80038b8 <__libc_init_array+0xc>
 80038da:	f855 3b04 	ldr.w	r3, [r5], #4
 80038de:	4798      	blx	r3
 80038e0:	3601      	adds	r6, #1
 80038e2:	e7f2      	b.n	80038ca <__libc_init_array+0x1e>
 80038e4:	08004c08 	.word	0x08004c08
 80038e8:	08004c08 	.word	0x08004c08
 80038ec:	08004c08 	.word	0x08004c08
 80038f0:	08004c0c 	.word	0x08004c0c
 80038f4:	00000000 	.word	0x00000000

080038f8 <cos>:
 80038f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80038fa:	ec53 2b10 	vmov	r2, r3, d0
 80038fe:	4826      	ldr	r0, [pc, #152]	@ (8003998 <cos+0xa0>)
 8003900:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003904:	4281      	cmp	r1, r0
 8003906:	d806      	bhi.n	8003916 <cos+0x1e>
 8003908:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003990 <cos+0x98>
 800390c:	b005      	add	sp, #20
 800390e:	f85d eb04 	ldr.w	lr, [sp], #4
 8003912:	f000 b899 	b.w	8003a48 <__kernel_cos>
 8003916:	4821      	ldr	r0, [pc, #132]	@ (800399c <cos+0xa4>)
 8003918:	4281      	cmp	r1, r0
 800391a:	d908      	bls.n	800392e <cos+0x36>
 800391c:	4610      	mov	r0, r2
 800391e:	4619      	mov	r1, r3
 8003920:	f7fc fc76 	bl	8000210 <__aeabi_dsub>
 8003924:	ec41 0b10 	vmov	d0, r0, r1
 8003928:	b005      	add	sp, #20
 800392a:	f85d fb04 	ldr.w	pc, [sp], #4
 800392e:	4668      	mov	r0, sp
 8003930:	f000 fa0e 	bl	8003d50 <__ieee754_rem_pio2>
 8003934:	f000 0003 	and.w	r0, r0, #3
 8003938:	2801      	cmp	r0, #1
 800393a:	d00b      	beq.n	8003954 <cos+0x5c>
 800393c:	2802      	cmp	r0, #2
 800393e:	d015      	beq.n	800396c <cos+0x74>
 8003940:	b9d8      	cbnz	r0, 800397a <cos+0x82>
 8003942:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003946:	ed9d 0b00 	vldr	d0, [sp]
 800394a:	f000 f87d 	bl	8003a48 <__kernel_cos>
 800394e:	ec51 0b10 	vmov	r0, r1, d0
 8003952:	e7e7      	b.n	8003924 <cos+0x2c>
 8003954:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003958:	ed9d 0b00 	vldr	d0, [sp]
 800395c:	f000 f93c 	bl	8003bd8 <__kernel_sin>
 8003960:	ec53 2b10 	vmov	r2, r3, d0
 8003964:	4610      	mov	r0, r2
 8003966:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800396a:	e7db      	b.n	8003924 <cos+0x2c>
 800396c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003970:	ed9d 0b00 	vldr	d0, [sp]
 8003974:	f000 f868 	bl	8003a48 <__kernel_cos>
 8003978:	e7f2      	b.n	8003960 <cos+0x68>
 800397a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800397e:	ed9d 0b00 	vldr	d0, [sp]
 8003982:	2001      	movs	r0, #1
 8003984:	f000 f928 	bl	8003bd8 <__kernel_sin>
 8003988:	e7e1      	b.n	800394e <cos+0x56>
 800398a:	bf00      	nop
 800398c:	f3af 8000 	nop.w
	...
 8003998:	3fe921fb 	.word	0x3fe921fb
 800399c:	7fefffff 	.word	0x7fefffff

080039a0 <sin>:
 80039a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80039a2:	ec53 2b10 	vmov	r2, r3, d0
 80039a6:	4826      	ldr	r0, [pc, #152]	@ (8003a40 <sin+0xa0>)
 80039a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80039ac:	4281      	cmp	r1, r0
 80039ae:	d807      	bhi.n	80039c0 <sin+0x20>
 80039b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003a38 <sin+0x98>
 80039b4:	2000      	movs	r0, #0
 80039b6:	b005      	add	sp, #20
 80039b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80039bc:	f000 b90c 	b.w	8003bd8 <__kernel_sin>
 80039c0:	4820      	ldr	r0, [pc, #128]	@ (8003a44 <sin+0xa4>)
 80039c2:	4281      	cmp	r1, r0
 80039c4:	d908      	bls.n	80039d8 <sin+0x38>
 80039c6:	4610      	mov	r0, r2
 80039c8:	4619      	mov	r1, r3
 80039ca:	f7fc fc21 	bl	8000210 <__aeabi_dsub>
 80039ce:	ec41 0b10 	vmov	d0, r0, r1
 80039d2:	b005      	add	sp, #20
 80039d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80039d8:	4668      	mov	r0, sp
 80039da:	f000 f9b9 	bl	8003d50 <__ieee754_rem_pio2>
 80039de:	f000 0003 	and.w	r0, r0, #3
 80039e2:	2801      	cmp	r0, #1
 80039e4:	d00c      	beq.n	8003a00 <sin+0x60>
 80039e6:	2802      	cmp	r0, #2
 80039e8:	d011      	beq.n	8003a0e <sin+0x6e>
 80039ea:	b9e8      	cbnz	r0, 8003a28 <sin+0x88>
 80039ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80039f0:	ed9d 0b00 	vldr	d0, [sp]
 80039f4:	2001      	movs	r0, #1
 80039f6:	f000 f8ef 	bl	8003bd8 <__kernel_sin>
 80039fa:	ec51 0b10 	vmov	r0, r1, d0
 80039fe:	e7e6      	b.n	80039ce <sin+0x2e>
 8003a00:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a04:	ed9d 0b00 	vldr	d0, [sp]
 8003a08:	f000 f81e 	bl	8003a48 <__kernel_cos>
 8003a0c:	e7f5      	b.n	80039fa <sin+0x5a>
 8003a0e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a12:	ed9d 0b00 	vldr	d0, [sp]
 8003a16:	2001      	movs	r0, #1
 8003a18:	f000 f8de 	bl	8003bd8 <__kernel_sin>
 8003a1c:	ec53 2b10 	vmov	r2, r3, d0
 8003a20:	4610      	mov	r0, r2
 8003a22:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003a26:	e7d2      	b.n	80039ce <sin+0x2e>
 8003a28:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a2c:	ed9d 0b00 	vldr	d0, [sp]
 8003a30:	f000 f80a 	bl	8003a48 <__kernel_cos>
 8003a34:	e7f2      	b.n	8003a1c <sin+0x7c>
 8003a36:	bf00      	nop
	...
 8003a40:	3fe921fb 	.word	0x3fe921fb
 8003a44:	7fefffff 	.word	0x7fefffff

08003a48 <__kernel_cos>:
 8003a48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a4c:	ec57 6b10 	vmov	r6, r7, d0
 8003a50:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003a54:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003a58:	ed8d 1b00 	vstr	d1, [sp]
 8003a5c:	d206      	bcs.n	8003a6c <__kernel_cos+0x24>
 8003a5e:	4630      	mov	r0, r6
 8003a60:	4639      	mov	r1, r7
 8003a62:	f7fd f827 	bl	8000ab4 <__aeabi_d2iz>
 8003a66:	2800      	cmp	r0, #0
 8003a68:	f000 8088 	beq.w	8003b7c <__kernel_cos+0x134>
 8003a6c:	4632      	mov	r2, r6
 8003a6e:	463b      	mov	r3, r7
 8003a70:	4630      	mov	r0, r6
 8003a72:	4639      	mov	r1, r7
 8003a74:	f7fc fd84 	bl	8000580 <__aeabi_dmul>
 8003a78:	4b51      	ldr	r3, [pc, #324]	@ (8003bc0 <__kernel_cos+0x178>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	4604      	mov	r4, r0
 8003a7e:	460d      	mov	r5, r1
 8003a80:	f7fc fd7e 	bl	8000580 <__aeabi_dmul>
 8003a84:	a340      	add	r3, pc, #256	@ (adr r3, 8003b88 <__kernel_cos+0x140>)
 8003a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8a:	4682      	mov	sl, r0
 8003a8c:	468b      	mov	fp, r1
 8003a8e:	4620      	mov	r0, r4
 8003a90:	4629      	mov	r1, r5
 8003a92:	f7fc fd75 	bl	8000580 <__aeabi_dmul>
 8003a96:	a33e      	add	r3, pc, #248	@ (adr r3, 8003b90 <__kernel_cos+0x148>)
 8003a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9c:	f7fc fbba 	bl	8000214 <__adddf3>
 8003aa0:	4622      	mov	r2, r4
 8003aa2:	462b      	mov	r3, r5
 8003aa4:	f7fc fd6c 	bl	8000580 <__aeabi_dmul>
 8003aa8:	a33b      	add	r3, pc, #236	@ (adr r3, 8003b98 <__kernel_cos+0x150>)
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	f7fc fbaf 	bl	8000210 <__aeabi_dsub>
 8003ab2:	4622      	mov	r2, r4
 8003ab4:	462b      	mov	r3, r5
 8003ab6:	f7fc fd63 	bl	8000580 <__aeabi_dmul>
 8003aba:	a339      	add	r3, pc, #228	@ (adr r3, 8003ba0 <__kernel_cos+0x158>)
 8003abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac0:	f7fc fba8 	bl	8000214 <__adddf3>
 8003ac4:	4622      	mov	r2, r4
 8003ac6:	462b      	mov	r3, r5
 8003ac8:	f7fc fd5a 	bl	8000580 <__aeabi_dmul>
 8003acc:	a336      	add	r3, pc, #216	@ (adr r3, 8003ba8 <__kernel_cos+0x160>)
 8003ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad2:	f7fc fb9d 	bl	8000210 <__aeabi_dsub>
 8003ad6:	4622      	mov	r2, r4
 8003ad8:	462b      	mov	r3, r5
 8003ada:	f7fc fd51 	bl	8000580 <__aeabi_dmul>
 8003ade:	a334      	add	r3, pc, #208	@ (adr r3, 8003bb0 <__kernel_cos+0x168>)
 8003ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae4:	f7fc fb96 	bl	8000214 <__adddf3>
 8003ae8:	4622      	mov	r2, r4
 8003aea:	462b      	mov	r3, r5
 8003aec:	f7fc fd48 	bl	8000580 <__aeabi_dmul>
 8003af0:	4622      	mov	r2, r4
 8003af2:	462b      	mov	r3, r5
 8003af4:	f7fc fd44 	bl	8000580 <__aeabi_dmul>
 8003af8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003afc:	4604      	mov	r4, r0
 8003afe:	460d      	mov	r5, r1
 8003b00:	4630      	mov	r0, r6
 8003b02:	4639      	mov	r1, r7
 8003b04:	f7fc fd3c 	bl	8000580 <__aeabi_dmul>
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	4629      	mov	r1, r5
 8003b0e:	4620      	mov	r0, r4
 8003b10:	f7fc fb7e 	bl	8000210 <__aeabi_dsub>
 8003b14:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc4 <__kernel_cos+0x17c>)
 8003b16:	4598      	cmp	r8, r3
 8003b18:	4606      	mov	r6, r0
 8003b1a:	460f      	mov	r7, r1
 8003b1c:	d810      	bhi.n	8003b40 <__kernel_cos+0xf8>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4650      	mov	r0, sl
 8003b24:	4659      	mov	r1, fp
 8003b26:	f7fc fb73 	bl	8000210 <__aeabi_dsub>
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	4926      	ldr	r1, [pc, #152]	@ (8003bc8 <__kernel_cos+0x180>)
 8003b2e:	4602      	mov	r2, r0
 8003b30:	2000      	movs	r0, #0
 8003b32:	f7fc fb6d 	bl	8000210 <__aeabi_dsub>
 8003b36:	ec41 0b10 	vmov	d0, r0, r1
 8003b3a:	b003      	add	sp, #12
 8003b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b40:	4b22      	ldr	r3, [pc, #136]	@ (8003bcc <__kernel_cos+0x184>)
 8003b42:	4921      	ldr	r1, [pc, #132]	@ (8003bc8 <__kernel_cos+0x180>)
 8003b44:	4598      	cmp	r8, r3
 8003b46:	bf8c      	ite	hi
 8003b48:	4d21      	ldrhi	r5, [pc, #132]	@ (8003bd0 <__kernel_cos+0x188>)
 8003b4a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8003b4e:	2400      	movs	r4, #0
 8003b50:	4622      	mov	r2, r4
 8003b52:	462b      	mov	r3, r5
 8003b54:	2000      	movs	r0, #0
 8003b56:	f7fc fb5b 	bl	8000210 <__aeabi_dsub>
 8003b5a:	4622      	mov	r2, r4
 8003b5c:	4680      	mov	r8, r0
 8003b5e:	4689      	mov	r9, r1
 8003b60:	462b      	mov	r3, r5
 8003b62:	4650      	mov	r0, sl
 8003b64:	4659      	mov	r1, fp
 8003b66:	f7fc fb53 	bl	8000210 <__aeabi_dsub>
 8003b6a:	4632      	mov	r2, r6
 8003b6c:	463b      	mov	r3, r7
 8003b6e:	f7fc fb4f 	bl	8000210 <__aeabi_dsub>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4640      	mov	r0, r8
 8003b78:	4649      	mov	r1, r9
 8003b7a:	e7da      	b.n	8003b32 <__kernel_cos+0xea>
 8003b7c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003bb8 <__kernel_cos+0x170>
 8003b80:	e7db      	b.n	8003b3a <__kernel_cos+0xf2>
 8003b82:	bf00      	nop
 8003b84:	f3af 8000 	nop.w
 8003b88:	be8838d4 	.word	0xbe8838d4
 8003b8c:	bda8fae9 	.word	0xbda8fae9
 8003b90:	bdb4b1c4 	.word	0xbdb4b1c4
 8003b94:	3e21ee9e 	.word	0x3e21ee9e
 8003b98:	809c52ad 	.word	0x809c52ad
 8003b9c:	3e927e4f 	.word	0x3e927e4f
 8003ba0:	19cb1590 	.word	0x19cb1590
 8003ba4:	3efa01a0 	.word	0x3efa01a0
 8003ba8:	16c15177 	.word	0x16c15177
 8003bac:	3f56c16c 	.word	0x3f56c16c
 8003bb0:	5555554c 	.word	0x5555554c
 8003bb4:	3fa55555 	.word	0x3fa55555
 8003bb8:	00000000 	.word	0x00000000
 8003bbc:	3ff00000 	.word	0x3ff00000
 8003bc0:	3fe00000 	.word	0x3fe00000
 8003bc4:	3fd33332 	.word	0x3fd33332
 8003bc8:	3ff00000 	.word	0x3ff00000
 8003bcc:	3fe90000 	.word	0x3fe90000
 8003bd0:	3fd20000 	.word	0x3fd20000
 8003bd4:	00000000 	.word	0x00000000

08003bd8 <__kernel_sin>:
 8003bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bdc:	ec55 4b10 	vmov	r4, r5, d0
 8003be0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003be4:	b085      	sub	sp, #20
 8003be6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003bea:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003bee:	4680      	mov	r8, r0
 8003bf0:	d205      	bcs.n	8003bfe <__kernel_sin+0x26>
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	4629      	mov	r1, r5
 8003bf6:	f7fc ff5d 	bl	8000ab4 <__aeabi_d2iz>
 8003bfa:	2800      	cmp	r0, #0
 8003bfc:	d052      	beq.n	8003ca4 <__kernel_sin+0xcc>
 8003bfe:	4622      	mov	r2, r4
 8003c00:	462b      	mov	r3, r5
 8003c02:	4620      	mov	r0, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	f7fc fcbb 	bl	8000580 <__aeabi_dmul>
 8003c0a:	4682      	mov	sl, r0
 8003c0c:	468b      	mov	fp, r1
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	4620      	mov	r0, r4
 8003c14:	4629      	mov	r1, r5
 8003c16:	f7fc fcb3 	bl	8000580 <__aeabi_dmul>
 8003c1a:	a342      	add	r3, pc, #264	@ (adr r3, 8003d24 <__kernel_sin+0x14c>)
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	e9cd 0100 	strd	r0, r1, [sp]
 8003c24:	4650      	mov	r0, sl
 8003c26:	4659      	mov	r1, fp
 8003c28:	f7fc fcaa 	bl	8000580 <__aeabi_dmul>
 8003c2c:	a33f      	add	r3, pc, #252	@ (adr r3, 8003d2c <__kernel_sin+0x154>)
 8003c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c32:	f7fc faed 	bl	8000210 <__aeabi_dsub>
 8003c36:	4652      	mov	r2, sl
 8003c38:	465b      	mov	r3, fp
 8003c3a:	f7fc fca1 	bl	8000580 <__aeabi_dmul>
 8003c3e:	a33d      	add	r3, pc, #244	@ (adr r3, 8003d34 <__kernel_sin+0x15c>)
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f7fc fae6 	bl	8000214 <__adddf3>
 8003c48:	4652      	mov	r2, sl
 8003c4a:	465b      	mov	r3, fp
 8003c4c:	f7fc fc98 	bl	8000580 <__aeabi_dmul>
 8003c50:	a33a      	add	r3, pc, #232	@ (adr r3, 8003d3c <__kernel_sin+0x164>)
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	f7fc fadb 	bl	8000210 <__aeabi_dsub>
 8003c5a:	4652      	mov	r2, sl
 8003c5c:	465b      	mov	r3, fp
 8003c5e:	f7fc fc8f 	bl	8000580 <__aeabi_dmul>
 8003c62:	a338      	add	r3, pc, #224	@ (adr r3, 8003d44 <__kernel_sin+0x16c>)
 8003c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c68:	f7fc fad4 	bl	8000214 <__adddf3>
 8003c6c:	4606      	mov	r6, r0
 8003c6e:	460f      	mov	r7, r1
 8003c70:	f1b8 0f00 	cmp.w	r8, #0
 8003c74:	d11b      	bne.n	8003cae <__kernel_sin+0xd6>
 8003c76:	4602      	mov	r2, r0
 8003c78:	460b      	mov	r3, r1
 8003c7a:	4650      	mov	r0, sl
 8003c7c:	4659      	mov	r1, fp
 8003c7e:	f7fc fc7f 	bl	8000580 <__aeabi_dmul>
 8003c82:	a325      	add	r3, pc, #148	@ (adr r3, 8003d18 <__kernel_sin+0x140>)
 8003c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c88:	f7fc fac2 	bl	8000210 <__aeabi_dsub>
 8003c8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c90:	f7fc fc76 	bl	8000580 <__aeabi_dmul>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4620      	mov	r0, r4
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	f7fc faba 	bl	8000214 <__adddf3>
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	ec45 4b10 	vmov	d0, r4, r5
 8003ca8:	b005      	add	sp, #20
 8003caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d20 <__kernel_sin+0x148>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f7fc fc63 	bl	8000580 <__aeabi_dmul>
 8003cba:	4632      	mov	r2, r6
 8003cbc:	4680      	mov	r8, r0
 8003cbe:	4689      	mov	r9, r1
 8003cc0:	463b      	mov	r3, r7
 8003cc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cc6:	f7fc fc5b 	bl	8000580 <__aeabi_dmul>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4640      	mov	r0, r8
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	f7fc fa9d 	bl	8000210 <__aeabi_dsub>
 8003cd6:	4652      	mov	r2, sl
 8003cd8:	465b      	mov	r3, fp
 8003cda:	f7fc fc51 	bl	8000580 <__aeabi_dmul>
 8003cde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ce2:	f7fc fa95 	bl	8000210 <__aeabi_dsub>
 8003ce6:	a30c      	add	r3, pc, #48	@ (adr r3, 8003d18 <__kernel_sin+0x140>)
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	4606      	mov	r6, r0
 8003cee:	460f      	mov	r7, r1
 8003cf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cf4:	f7fc fc44 	bl	8000580 <__aeabi_dmul>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	4639      	mov	r1, r7
 8003d00:	f7fc fa88 	bl	8000214 <__adddf3>
 8003d04:	4602      	mov	r2, r0
 8003d06:	460b      	mov	r3, r1
 8003d08:	4620      	mov	r0, r4
 8003d0a:	4629      	mov	r1, r5
 8003d0c:	f7fc fa80 	bl	8000210 <__aeabi_dsub>
 8003d10:	e7c6      	b.n	8003ca0 <__kernel_sin+0xc8>
 8003d12:	bf00      	nop
 8003d14:	f3af 8000 	nop.w
 8003d18:	55555549 	.word	0x55555549
 8003d1c:	3fc55555 	.word	0x3fc55555
 8003d20:	3fe00000 	.word	0x3fe00000
 8003d24:	5acfd57c 	.word	0x5acfd57c
 8003d28:	3de5d93a 	.word	0x3de5d93a
 8003d2c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003d30:	3e5ae5e6 	.word	0x3e5ae5e6
 8003d34:	57b1fe7d 	.word	0x57b1fe7d
 8003d38:	3ec71de3 	.word	0x3ec71de3
 8003d3c:	19c161d5 	.word	0x19c161d5
 8003d40:	3f2a01a0 	.word	0x3f2a01a0
 8003d44:	1110f8a6 	.word	0x1110f8a6
 8003d48:	3f811111 	.word	0x3f811111
 8003d4c:	00000000 	.word	0x00000000

08003d50 <__ieee754_rem_pio2>:
 8003d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d54:	ec57 6b10 	vmov	r6, r7, d0
 8003d58:	4bc5      	ldr	r3, [pc, #788]	@ (8004070 <__ieee754_rem_pio2+0x320>)
 8003d5a:	b08d      	sub	sp, #52	@ 0x34
 8003d5c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003d60:	4598      	cmp	r8, r3
 8003d62:	4604      	mov	r4, r0
 8003d64:	9704      	str	r7, [sp, #16]
 8003d66:	d807      	bhi.n	8003d78 <__ieee754_rem_pio2+0x28>
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	ed80 0b00 	vstr	d0, [r0]
 8003d70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003d74:	2500      	movs	r5, #0
 8003d76:	e028      	b.n	8003dca <__ieee754_rem_pio2+0x7a>
 8003d78:	4bbe      	ldr	r3, [pc, #760]	@ (8004074 <__ieee754_rem_pio2+0x324>)
 8003d7a:	4598      	cmp	r8, r3
 8003d7c:	d878      	bhi.n	8003e70 <__ieee754_rem_pio2+0x120>
 8003d7e:	9b04      	ldr	r3, [sp, #16]
 8003d80:	4dbd      	ldr	r5, [pc, #756]	@ (8004078 <__ieee754_rem_pio2+0x328>)
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	4630      	mov	r0, r6
 8003d86:	a3ac      	add	r3, pc, #688	@ (adr r3, 8004038 <__ieee754_rem_pio2+0x2e8>)
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	4639      	mov	r1, r7
 8003d8e:	dd38      	ble.n	8003e02 <__ieee754_rem_pio2+0xb2>
 8003d90:	f7fc fa3e 	bl	8000210 <__aeabi_dsub>
 8003d94:	45a8      	cmp	r8, r5
 8003d96:	4606      	mov	r6, r0
 8003d98:	460f      	mov	r7, r1
 8003d9a:	d01a      	beq.n	8003dd2 <__ieee754_rem_pio2+0x82>
 8003d9c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8004040 <__ieee754_rem_pio2+0x2f0>)
 8003d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da2:	f7fc fa35 	bl	8000210 <__aeabi_dsub>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4680      	mov	r8, r0
 8003dac:	4689      	mov	r9, r1
 8003dae:	4630      	mov	r0, r6
 8003db0:	4639      	mov	r1, r7
 8003db2:	f7fc fa2d 	bl	8000210 <__aeabi_dsub>
 8003db6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8004040 <__ieee754_rem_pio2+0x2f0>)
 8003db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbc:	f7fc fa28 	bl	8000210 <__aeabi_dsub>
 8003dc0:	e9c4 8900 	strd	r8, r9, [r4]
 8003dc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003dc8:	2501      	movs	r5, #1
 8003dca:	4628      	mov	r0, r5
 8003dcc:	b00d      	add	sp, #52	@ 0x34
 8003dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dd2:	a39d      	add	r3, pc, #628	@ (adr r3, 8004048 <__ieee754_rem_pio2+0x2f8>)
 8003dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd8:	f7fc fa1a 	bl	8000210 <__aeabi_dsub>
 8003ddc:	a39c      	add	r3, pc, #624	@ (adr r3, 8004050 <__ieee754_rem_pio2+0x300>)
 8003dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de2:	4606      	mov	r6, r0
 8003de4:	460f      	mov	r7, r1
 8003de6:	f7fc fa13 	bl	8000210 <__aeabi_dsub>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4680      	mov	r8, r0
 8003df0:	4689      	mov	r9, r1
 8003df2:	4630      	mov	r0, r6
 8003df4:	4639      	mov	r1, r7
 8003df6:	f7fc fa0b 	bl	8000210 <__aeabi_dsub>
 8003dfa:	a395      	add	r3, pc, #596	@ (adr r3, 8004050 <__ieee754_rem_pio2+0x300>)
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	e7dc      	b.n	8003dbc <__ieee754_rem_pio2+0x6c>
 8003e02:	f7fc fa07 	bl	8000214 <__adddf3>
 8003e06:	45a8      	cmp	r8, r5
 8003e08:	4606      	mov	r6, r0
 8003e0a:	460f      	mov	r7, r1
 8003e0c:	d018      	beq.n	8003e40 <__ieee754_rem_pio2+0xf0>
 8003e0e:	a38c      	add	r3, pc, #560	@ (adr r3, 8004040 <__ieee754_rem_pio2+0x2f0>)
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f7fc f9fe 	bl	8000214 <__adddf3>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4680      	mov	r8, r0
 8003e1e:	4689      	mov	r9, r1
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc f9f4 	bl	8000210 <__aeabi_dsub>
 8003e28:	a385      	add	r3, pc, #532	@ (adr r3, 8004040 <__ieee754_rem_pio2+0x2f0>)
 8003e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2e:	f7fc f9f1 	bl	8000214 <__adddf3>
 8003e32:	f04f 35ff 	mov.w	r5, #4294967295
 8003e36:	e9c4 8900 	strd	r8, r9, [r4]
 8003e3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e3e:	e7c4      	b.n	8003dca <__ieee754_rem_pio2+0x7a>
 8003e40:	a381      	add	r3, pc, #516	@ (adr r3, 8004048 <__ieee754_rem_pio2+0x2f8>)
 8003e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e46:	f7fc f9e5 	bl	8000214 <__adddf3>
 8003e4a:	a381      	add	r3, pc, #516	@ (adr r3, 8004050 <__ieee754_rem_pio2+0x300>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	4606      	mov	r6, r0
 8003e52:	460f      	mov	r7, r1
 8003e54:	f7fc f9de 	bl	8000214 <__adddf3>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4680      	mov	r8, r0
 8003e5e:	4689      	mov	r9, r1
 8003e60:	4630      	mov	r0, r6
 8003e62:	4639      	mov	r1, r7
 8003e64:	f7fc f9d4 	bl	8000210 <__aeabi_dsub>
 8003e68:	a379      	add	r3, pc, #484	@ (adr r3, 8004050 <__ieee754_rem_pio2+0x300>)
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	e7de      	b.n	8003e2e <__ieee754_rem_pio2+0xde>
 8003e70:	4b82      	ldr	r3, [pc, #520]	@ (800407c <__ieee754_rem_pio2+0x32c>)
 8003e72:	4598      	cmp	r8, r3
 8003e74:	f200 80d1 	bhi.w	800401a <__ieee754_rem_pio2+0x2ca>
 8003e78:	f000 f966 	bl	8004148 <fabs>
 8003e7c:	ec57 6b10 	vmov	r6, r7, d0
 8003e80:	a375      	add	r3, pc, #468	@ (adr r3, 8004058 <__ieee754_rem_pio2+0x308>)
 8003e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e86:	4630      	mov	r0, r6
 8003e88:	4639      	mov	r1, r7
 8003e8a:	f7fc fb79 	bl	8000580 <__aeabi_dmul>
 8003e8e:	4b7c      	ldr	r3, [pc, #496]	@ (8004080 <__ieee754_rem_pio2+0x330>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	f7fc f9bf 	bl	8000214 <__adddf3>
 8003e96:	f7fc fe0d 	bl	8000ab4 <__aeabi_d2iz>
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	f7fc fb06 	bl	80004ac <__aeabi_i2d>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ea8:	a363      	add	r3, pc, #396	@ (adr r3, 8004038 <__ieee754_rem_pio2+0x2e8>)
 8003eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eae:	f7fc fb67 	bl	8000580 <__aeabi_dmul>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	4639      	mov	r1, r7
 8003eba:	f7fc f9a9 	bl	8000210 <__aeabi_dsub>
 8003ebe:	a360      	add	r3, pc, #384	@ (adr r3, 8004040 <__ieee754_rem_pio2+0x2f0>)
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	4682      	mov	sl, r0
 8003ec6:	468b      	mov	fp, r1
 8003ec8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ecc:	f7fc fb58 	bl	8000580 <__aeabi_dmul>
 8003ed0:	2d1f      	cmp	r5, #31
 8003ed2:	4606      	mov	r6, r0
 8003ed4:	460f      	mov	r7, r1
 8003ed6:	dc0c      	bgt.n	8003ef2 <__ieee754_rem_pio2+0x1a2>
 8003ed8:	4b6a      	ldr	r3, [pc, #424]	@ (8004084 <__ieee754_rem_pio2+0x334>)
 8003eda:	1e6a      	subs	r2, r5, #1
 8003edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ee0:	4543      	cmp	r3, r8
 8003ee2:	d006      	beq.n	8003ef2 <__ieee754_rem_pio2+0x1a2>
 8003ee4:	4632      	mov	r2, r6
 8003ee6:	463b      	mov	r3, r7
 8003ee8:	4650      	mov	r0, sl
 8003eea:	4659      	mov	r1, fp
 8003eec:	f7fc f990 	bl	8000210 <__aeabi_dsub>
 8003ef0:	e00e      	b.n	8003f10 <__ieee754_rem_pio2+0x1c0>
 8003ef2:	463b      	mov	r3, r7
 8003ef4:	4632      	mov	r2, r6
 8003ef6:	4650      	mov	r0, sl
 8003ef8:	4659      	mov	r1, fp
 8003efa:	f7fc f989 	bl	8000210 <__aeabi_dsub>
 8003efe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003f02:	9305      	str	r3, [sp, #20]
 8003f04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003f08:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003f0c:	2b10      	cmp	r3, #16
 8003f0e:	dc02      	bgt.n	8003f16 <__ieee754_rem_pio2+0x1c6>
 8003f10:	e9c4 0100 	strd	r0, r1, [r4]
 8003f14:	e039      	b.n	8003f8a <__ieee754_rem_pio2+0x23a>
 8003f16:	a34c      	add	r3, pc, #304	@ (adr r3, 8004048 <__ieee754_rem_pio2+0x2f8>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f20:	f7fc fb2e 	bl	8000580 <__aeabi_dmul>
 8003f24:	4606      	mov	r6, r0
 8003f26:	460f      	mov	r7, r1
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4650      	mov	r0, sl
 8003f2e:	4659      	mov	r1, fp
 8003f30:	f7fc f96e 	bl	8000210 <__aeabi_dsub>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4680      	mov	r8, r0
 8003f3a:	4689      	mov	r9, r1
 8003f3c:	4650      	mov	r0, sl
 8003f3e:	4659      	mov	r1, fp
 8003f40:	f7fc f966 	bl	8000210 <__aeabi_dsub>
 8003f44:	4632      	mov	r2, r6
 8003f46:	463b      	mov	r3, r7
 8003f48:	f7fc f962 	bl	8000210 <__aeabi_dsub>
 8003f4c:	a340      	add	r3, pc, #256	@ (adr r3, 8004050 <__ieee754_rem_pio2+0x300>)
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	4606      	mov	r6, r0
 8003f54:	460f      	mov	r7, r1
 8003f56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f5a:	f7fc fb11 	bl	8000580 <__aeabi_dmul>
 8003f5e:	4632      	mov	r2, r6
 8003f60:	463b      	mov	r3, r7
 8003f62:	f7fc f955 	bl	8000210 <__aeabi_dsub>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4606      	mov	r6, r0
 8003f6c:	460f      	mov	r7, r1
 8003f6e:	4640      	mov	r0, r8
 8003f70:	4649      	mov	r1, r9
 8003f72:	f7fc f94d 	bl	8000210 <__aeabi_dsub>
 8003f76:	9a05      	ldr	r2, [sp, #20]
 8003f78:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b31      	cmp	r3, #49	@ 0x31
 8003f80:	dc20      	bgt.n	8003fc4 <__ieee754_rem_pio2+0x274>
 8003f82:	e9c4 0100 	strd	r0, r1, [r4]
 8003f86:	46c2      	mov	sl, r8
 8003f88:	46cb      	mov	fp, r9
 8003f8a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003f8e:	4650      	mov	r0, sl
 8003f90:	4642      	mov	r2, r8
 8003f92:	464b      	mov	r3, r9
 8003f94:	4659      	mov	r1, fp
 8003f96:	f7fc f93b 	bl	8000210 <__aeabi_dsub>
 8003f9a:	463b      	mov	r3, r7
 8003f9c:	4632      	mov	r2, r6
 8003f9e:	f7fc f937 	bl	8000210 <__aeabi_dsub>
 8003fa2:	9b04      	ldr	r3, [sp, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003faa:	f6bf af0e 	bge.w	8003dca <__ieee754_rem_pio2+0x7a>
 8003fae:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003fb2:	6063      	str	r3, [r4, #4]
 8003fb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003fb8:	f8c4 8000 	str.w	r8, [r4]
 8003fbc:	60a0      	str	r0, [r4, #8]
 8003fbe:	60e3      	str	r3, [r4, #12]
 8003fc0:	426d      	negs	r5, r5
 8003fc2:	e702      	b.n	8003dca <__ieee754_rem_pio2+0x7a>
 8003fc4:	a326      	add	r3, pc, #152	@ (adr r3, 8004060 <__ieee754_rem_pio2+0x310>)
 8003fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fce:	f7fc fad7 	bl	8000580 <__aeabi_dmul>
 8003fd2:	4606      	mov	r6, r0
 8003fd4:	460f      	mov	r7, r1
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	460b      	mov	r3, r1
 8003fda:	4640      	mov	r0, r8
 8003fdc:	4649      	mov	r1, r9
 8003fde:	f7fc f917 	bl	8000210 <__aeabi_dsub>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	4682      	mov	sl, r0
 8003fe8:	468b      	mov	fp, r1
 8003fea:	4640      	mov	r0, r8
 8003fec:	4649      	mov	r1, r9
 8003fee:	f7fc f90f 	bl	8000210 <__aeabi_dsub>
 8003ff2:	4632      	mov	r2, r6
 8003ff4:	463b      	mov	r3, r7
 8003ff6:	f7fc f90b 	bl	8000210 <__aeabi_dsub>
 8003ffa:	a31b      	add	r3, pc, #108	@ (adr r3, 8004068 <__ieee754_rem_pio2+0x318>)
 8003ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004000:	4606      	mov	r6, r0
 8004002:	460f      	mov	r7, r1
 8004004:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004008:	f7fc faba 	bl	8000580 <__aeabi_dmul>
 800400c:	4632      	mov	r2, r6
 800400e:	463b      	mov	r3, r7
 8004010:	f7fc f8fe 	bl	8000210 <__aeabi_dsub>
 8004014:	4606      	mov	r6, r0
 8004016:	460f      	mov	r7, r1
 8004018:	e764      	b.n	8003ee4 <__ieee754_rem_pio2+0x194>
 800401a:	4b1b      	ldr	r3, [pc, #108]	@ (8004088 <__ieee754_rem_pio2+0x338>)
 800401c:	4598      	cmp	r8, r3
 800401e:	d935      	bls.n	800408c <__ieee754_rem_pio2+0x33c>
 8004020:	4632      	mov	r2, r6
 8004022:	463b      	mov	r3, r7
 8004024:	4630      	mov	r0, r6
 8004026:	4639      	mov	r1, r7
 8004028:	f7fc f8f2 	bl	8000210 <__aeabi_dsub>
 800402c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004030:	e9c4 0100 	strd	r0, r1, [r4]
 8004034:	e69e      	b.n	8003d74 <__ieee754_rem_pio2+0x24>
 8004036:	bf00      	nop
 8004038:	54400000 	.word	0x54400000
 800403c:	3ff921fb 	.word	0x3ff921fb
 8004040:	1a626331 	.word	0x1a626331
 8004044:	3dd0b461 	.word	0x3dd0b461
 8004048:	1a600000 	.word	0x1a600000
 800404c:	3dd0b461 	.word	0x3dd0b461
 8004050:	2e037073 	.word	0x2e037073
 8004054:	3ba3198a 	.word	0x3ba3198a
 8004058:	6dc9c883 	.word	0x6dc9c883
 800405c:	3fe45f30 	.word	0x3fe45f30
 8004060:	2e000000 	.word	0x2e000000
 8004064:	3ba3198a 	.word	0x3ba3198a
 8004068:	252049c1 	.word	0x252049c1
 800406c:	397b839a 	.word	0x397b839a
 8004070:	3fe921fb 	.word	0x3fe921fb
 8004074:	4002d97b 	.word	0x4002d97b
 8004078:	3ff921fb 	.word	0x3ff921fb
 800407c:	413921fb 	.word	0x413921fb
 8004080:	3fe00000 	.word	0x3fe00000
 8004084:	08004a28 	.word	0x08004a28
 8004088:	7fefffff 	.word	0x7fefffff
 800408c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004090:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8004094:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004098:	4630      	mov	r0, r6
 800409a:	460f      	mov	r7, r1
 800409c:	f7fc fd0a 	bl	8000ab4 <__aeabi_d2iz>
 80040a0:	f7fc fa04 	bl	80004ac <__aeabi_i2d>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4630      	mov	r0, r6
 80040aa:	4639      	mov	r1, r7
 80040ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80040b0:	f7fc f8ae 	bl	8000210 <__aeabi_dsub>
 80040b4:	4b22      	ldr	r3, [pc, #136]	@ (8004140 <__ieee754_rem_pio2+0x3f0>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	f7fc fa62 	bl	8000580 <__aeabi_dmul>
 80040bc:	460f      	mov	r7, r1
 80040be:	4606      	mov	r6, r0
 80040c0:	f7fc fcf8 	bl	8000ab4 <__aeabi_d2iz>
 80040c4:	f7fc f9f2 	bl	80004ac <__aeabi_i2d>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	4630      	mov	r0, r6
 80040ce:	4639      	mov	r1, r7
 80040d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80040d4:	f7fc f89c 	bl	8000210 <__aeabi_dsub>
 80040d8:	4b19      	ldr	r3, [pc, #100]	@ (8004140 <__ieee754_rem_pio2+0x3f0>)
 80040da:	2200      	movs	r2, #0
 80040dc:	f7fc fa50 	bl	8000580 <__aeabi_dmul>
 80040e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80040e4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80040e8:	f04f 0803 	mov.w	r8, #3
 80040ec:	2600      	movs	r6, #0
 80040ee:	2700      	movs	r7, #0
 80040f0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80040f4:	4632      	mov	r2, r6
 80040f6:	463b      	mov	r3, r7
 80040f8:	46c2      	mov	sl, r8
 80040fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80040fe:	f7fc fca7 	bl	8000a50 <__aeabi_dcmpeq>
 8004102:	2800      	cmp	r0, #0
 8004104:	d1f4      	bne.n	80040f0 <__ieee754_rem_pio2+0x3a0>
 8004106:	4b0f      	ldr	r3, [pc, #60]	@ (8004144 <__ieee754_rem_pio2+0x3f4>)
 8004108:	9301      	str	r3, [sp, #4]
 800410a:	2302      	movs	r3, #2
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	462a      	mov	r2, r5
 8004110:	4653      	mov	r3, sl
 8004112:	4621      	mov	r1, r4
 8004114:	a806      	add	r0, sp, #24
 8004116:	f000 f81f 	bl	8004158 <__kernel_rem_pio2>
 800411a:	9b04      	ldr	r3, [sp, #16]
 800411c:	2b00      	cmp	r3, #0
 800411e:	4605      	mov	r5, r0
 8004120:	f6bf ae53 	bge.w	8003dca <__ieee754_rem_pio2+0x7a>
 8004124:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004128:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800412c:	e9c4 2300 	strd	r2, r3, [r4]
 8004130:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004134:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004138:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800413c:	e740      	b.n	8003fc0 <__ieee754_rem_pio2+0x270>
 800413e:	bf00      	nop
 8004140:	41700000 	.word	0x41700000
 8004144:	08004aa8 	.word	0x08004aa8

08004148 <fabs>:
 8004148:	ec51 0b10 	vmov	r0, r1, d0
 800414c:	4602      	mov	r2, r0
 800414e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004152:	ec43 2b10 	vmov	d0, r2, r3
 8004156:	4770      	bx	lr

08004158 <__kernel_rem_pio2>:
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	ed2d 8b02 	vpush	{d8}
 8004160:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8004164:	f112 0f14 	cmn.w	r2, #20
 8004168:	9306      	str	r3, [sp, #24]
 800416a:	9104      	str	r1, [sp, #16]
 800416c:	4bbe      	ldr	r3, [pc, #760]	@ (8004468 <__kernel_rem_pio2+0x310>)
 800416e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8004170:	9008      	str	r0, [sp, #32]
 8004172:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	9b06      	ldr	r3, [sp, #24]
 800417a:	f103 33ff 	add.w	r3, r3, #4294967295
 800417e:	bfa8      	it	ge
 8004180:	1ed4      	subge	r4, r2, #3
 8004182:	9305      	str	r3, [sp, #20]
 8004184:	bfb2      	itee	lt
 8004186:	2400      	movlt	r4, #0
 8004188:	2318      	movge	r3, #24
 800418a:	fb94 f4f3 	sdivge	r4, r4, r3
 800418e:	f06f 0317 	mvn.w	r3, #23
 8004192:	fb04 3303 	mla	r3, r4, r3, r3
 8004196:	eb03 0b02 	add.w	fp, r3, r2
 800419a:	9b00      	ldr	r3, [sp, #0]
 800419c:	9a05      	ldr	r2, [sp, #20]
 800419e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8004458 <__kernel_rem_pio2+0x300>
 80041a2:	eb03 0802 	add.w	r8, r3, r2
 80041a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80041a8:	1aa7      	subs	r7, r4, r2
 80041aa:	ae20      	add	r6, sp, #128	@ 0x80
 80041ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80041b0:	2500      	movs	r5, #0
 80041b2:	4545      	cmp	r5, r8
 80041b4:	dd13      	ble.n	80041de <__kernel_rem_pio2+0x86>
 80041b6:	9b06      	ldr	r3, [sp, #24]
 80041b8:	aa20      	add	r2, sp, #128	@ 0x80
 80041ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80041be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80041c2:	f04f 0800 	mov.w	r8, #0
 80041c6:	9b00      	ldr	r3, [sp, #0]
 80041c8:	4598      	cmp	r8, r3
 80041ca:	dc31      	bgt.n	8004230 <__kernel_rem_pio2+0xd8>
 80041cc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8004458 <__kernel_rem_pio2+0x300>
 80041d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80041d8:	462f      	mov	r7, r5
 80041da:	2600      	movs	r6, #0
 80041dc:	e01b      	b.n	8004216 <__kernel_rem_pio2+0xbe>
 80041de:	42ef      	cmn	r7, r5
 80041e0:	d407      	bmi.n	80041f2 <__kernel_rem_pio2+0x9a>
 80041e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80041e6:	f7fc f961 	bl	80004ac <__aeabi_i2d>
 80041ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 80041ee:	3501      	adds	r5, #1
 80041f0:	e7df      	b.n	80041b2 <__kernel_rem_pio2+0x5a>
 80041f2:	ec51 0b18 	vmov	r0, r1, d8
 80041f6:	e7f8      	b.n	80041ea <__kernel_rem_pio2+0x92>
 80041f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004200:	f7fc f9be 	bl	8000580 <__aeabi_dmul>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800420c:	f7fc f802 	bl	8000214 <__adddf3>
 8004210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004214:	3601      	adds	r6, #1
 8004216:	9b05      	ldr	r3, [sp, #20]
 8004218:	429e      	cmp	r6, r3
 800421a:	f1a7 0708 	sub.w	r7, r7, #8
 800421e:	ddeb      	ble.n	80041f8 <__kernel_rem_pio2+0xa0>
 8004220:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004224:	f108 0801 	add.w	r8, r8, #1
 8004228:	ecaa 7b02 	vstmia	sl!, {d7}
 800422c:	3508      	adds	r5, #8
 800422e:	e7ca      	b.n	80041c6 <__kernel_rem_pio2+0x6e>
 8004230:	9b00      	ldr	r3, [sp, #0]
 8004232:	f8dd 8000 	ldr.w	r8, [sp]
 8004236:	aa0c      	add	r2, sp, #48	@ 0x30
 8004238:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800423c:	930a      	str	r3, [sp, #40]	@ 0x28
 800423e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004240:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004244:	9309      	str	r3, [sp, #36]	@ 0x24
 8004246:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800424a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800424c:	ab98      	add	r3, sp, #608	@ 0x260
 800424e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004252:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8004256:	ed8d 7b02 	vstr	d7, [sp, #8]
 800425a:	ac0c      	add	r4, sp, #48	@ 0x30
 800425c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800425e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8004262:	46a1      	mov	r9, r4
 8004264:	46c2      	mov	sl, r8
 8004266:	f1ba 0f00 	cmp.w	sl, #0
 800426a:	f1a5 0508 	sub.w	r5, r5, #8
 800426e:	dc77      	bgt.n	8004360 <__kernel_rem_pio2+0x208>
 8004270:	4658      	mov	r0, fp
 8004272:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004276:	f000 fac7 	bl	8004808 <scalbn>
 800427a:	ec57 6b10 	vmov	r6, r7, d0
 800427e:	2200      	movs	r2, #0
 8004280:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8004284:	4630      	mov	r0, r6
 8004286:	4639      	mov	r1, r7
 8004288:	f7fc f97a 	bl	8000580 <__aeabi_dmul>
 800428c:	ec41 0b10 	vmov	d0, r0, r1
 8004290:	f000 fb3a 	bl	8004908 <floor>
 8004294:	4b75      	ldr	r3, [pc, #468]	@ (800446c <__kernel_rem_pio2+0x314>)
 8004296:	ec51 0b10 	vmov	r0, r1, d0
 800429a:	2200      	movs	r2, #0
 800429c:	f7fc f970 	bl	8000580 <__aeabi_dmul>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	4630      	mov	r0, r6
 80042a6:	4639      	mov	r1, r7
 80042a8:	f7fb ffb2 	bl	8000210 <__aeabi_dsub>
 80042ac:	460f      	mov	r7, r1
 80042ae:	4606      	mov	r6, r0
 80042b0:	f7fc fc00 	bl	8000ab4 <__aeabi_d2iz>
 80042b4:	9002      	str	r0, [sp, #8]
 80042b6:	f7fc f8f9 	bl	80004ac <__aeabi_i2d>
 80042ba:	4602      	mov	r2, r0
 80042bc:	460b      	mov	r3, r1
 80042be:	4630      	mov	r0, r6
 80042c0:	4639      	mov	r1, r7
 80042c2:	f7fb ffa5 	bl	8000210 <__aeabi_dsub>
 80042c6:	f1bb 0f00 	cmp.w	fp, #0
 80042ca:	4606      	mov	r6, r0
 80042cc:	460f      	mov	r7, r1
 80042ce:	dd6c      	ble.n	80043aa <__kernel_rem_pio2+0x252>
 80042d0:	f108 31ff 	add.w	r1, r8, #4294967295
 80042d4:	ab0c      	add	r3, sp, #48	@ 0x30
 80042d6:	9d02      	ldr	r5, [sp, #8]
 80042d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80042dc:	f1cb 0018 	rsb	r0, fp, #24
 80042e0:	fa43 f200 	asr.w	r2, r3, r0
 80042e4:	4415      	add	r5, r2
 80042e6:	4082      	lsls	r2, r0
 80042e8:	1a9b      	subs	r3, r3, r2
 80042ea:	aa0c      	add	r2, sp, #48	@ 0x30
 80042ec:	9502      	str	r5, [sp, #8]
 80042ee:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80042f2:	f1cb 0217 	rsb	r2, fp, #23
 80042f6:	fa43 f902 	asr.w	r9, r3, r2
 80042fa:	f1b9 0f00 	cmp.w	r9, #0
 80042fe:	dd64      	ble.n	80043ca <__kernel_rem_pio2+0x272>
 8004300:	9b02      	ldr	r3, [sp, #8]
 8004302:	2200      	movs	r2, #0
 8004304:	3301      	adds	r3, #1
 8004306:	9302      	str	r3, [sp, #8]
 8004308:	4615      	mov	r5, r2
 800430a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800430e:	4590      	cmp	r8, r2
 8004310:	f300 80b8 	bgt.w	8004484 <__kernel_rem_pio2+0x32c>
 8004314:	f1bb 0f00 	cmp.w	fp, #0
 8004318:	dd07      	ble.n	800432a <__kernel_rem_pio2+0x1d2>
 800431a:	f1bb 0f01 	cmp.w	fp, #1
 800431e:	f000 80bf 	beq.w	80044a0 <__kernel_rem_pio2+0x348>
 8004322:	f1bb 0f02 	cmp.w	fp, #2
 8004326:	f000 80c6 	beq.w	80044b6 <__kernel_rem_pio2+0x35e>
 800432a:	f1b9 0f02 	cmp.w	r9, #2
 800432e:	d14c      	bne.n	80043ca <__kernel_rem_pio2+0x272>
 8004330:	4632      	mov	r2, r6
 8004332:	463b      	mov	r3, r7
 8004334:	494e      	ldr	r1, [pc, #312]	@ (8004470 <__kernel_rem_pio2+0x318>)
 8004336:	2000      	movs	r0, #0
 8004338:	f7fb ff6a 	bl	8000210 <__aeabi_dsub>
 800433c:	4606      	mov	r6, r0
 800433e:	460f      	mov	r7, r1
 8004340:	2d00      	cmp	r5, #0
 8004342:	d042      	beq.n	80043ca <__kernel_rem_pio2+0x272>
 8004344:	4658      	mov	r0, fp
 8004346:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8004460 <__kernel_rem_pio2+0x308>
 800434a:	f000 fa5d 	bl	8004808 <scalbn>
 800434e:	4630      	mov	r0, r6
 8004350:	4639      	mov	r1, r7
 8004352:	ec53 2b10 	vmov	r2, r3, d0
 8004356:	f7fb ff5b 	bl	8000210 <__aeabi_dsub>
 800435a:	4606      	mov	r6, r0
 800435c:	460f      	mov	r7, r1
 800435e:	e034      	b.n	80043ca <__kernel_rem_pio2+0x272>
 8004360:	4b44      	ldr	r3, [pc, #272]	@ (8004474 <__kernel_rem_pio2+0x31c>)
 8004362:	2200      	movs	r2, #0
 8004364:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004368:	f7fc f90a 	bl	8000580 <__aeabi_dmul>
 800436c:	f7fc fba2 	bl	8000ab4 <__aeabi_d2iz>
 8004370:	f7fc f89c 	bl	80004ac <__aeabi_i2d>
 8004374:	4b40      	ldr	r3, [pc, #256]	@ (8004478 <__kernel_rem_pio2+0x320>)
 8004376:	2200      	movs	r2, #0
 8004378:	4606      	mov	r6, r0
 800437a:	460f      	mov	r7, r1
 800437c:	f7fc f900 	bl	8000580 <__aeabi_dmul>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004388:	f7fb ff42 	bl	8000210 <__aeabi_dsub>
 800438c:	f7fc fb92 	bl	8000ab4 <__aeabi_d2iz>
 8004390:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004394:	f849 0b04 	str.w	r0, [r9], #4
 8004398:	4639      	mov	r1, r7
 800439a:	4630      	mov	r0, r6
 800439c:	f7fb ff3a 	bl	8000214 <__adddf3>
 80043a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043a8:	e75d      	b.n	8004266 <__kernel_rem_pio2+0x10e>
 80043aa:	d107      	bne.n	80043bc <__kernel_rem_pio2+0x264>
 80043ac:	f108 33ff 	add.w	r3, r8, #4294967295
 80043b0:	aa0c      	add	r2, sp, #48	@ 0x30
 80043b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80043ba:	e79e      	b.n	80042fa <__kernel_rem_pio2+0x1a2>
 80043bc:	4b2f      	ldr	r3, [pc, #188]	@ (800447c <__kernel_rem_pio2+0x324>)
 80043be:	2200      	movs	r2, #0
 80043c0:	f7fc fb64 	bl	8000a8c <__aeabi_dcmpge>
 80043c4:	2800      	cmp	r0, #0
 80043c6:	d143      	bne.n	8004450 <__kernel_rem_pio2+0x2f8>
 80043c8:	4681      	mov	r9, r0
 80043ca:	2200      	movs	r2, #0
 80043cc:	2300      	movs	r3, #0
 80043ce:	4630      	mov	r0, r6
 80043d0:	4639      	mov	r1, r7
 80043d2:	f7fc fb3d 	bl	8000a50 <__aeabi_dcmpeq>
 80043d6:	2800      	cmp	r0, #0
 80043d8:	f000 80bf 	beq.w	800455a <__kernel_rem_pio2+0x402>
 80043dc:	f108 33ff 	add.w	r3, r8, #4294967295
 80043e0:	2200      	movs	r2, #0
 80043e2:	9900      	ldr	r1, [sp, #0]
 80043e4:	428b      	cmp	r3, r1
 80043e6:	da6e      	bge.n	80044c6 <__kernel_rem_pio2+0x36e>
 80043e8:	2a00      	cmp	r2, #0
 80043ea:	f000 8089 	beq.w	8004500 <__kernel_rem_pio2+0x3a8>
 80043ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80043f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80043f4:	f1ab 0b18 	sub.w	fp, fp, #24
 80043f8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0f6      	beq.n	80043ee <__kernel_rem_pio2+0x296>
 8004400:	4658      	mov	r0, fp
 8004402:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8004460 <__kernel_rem_pio2+0x308>
 8004406:	f000 f9ff 	bl	8004808 <scalbn>
 800440a:	f108 0301 	add.w	r3, r8, #1
 800440e:	00da      	lsls	r2, r3, #3
 8004410:	9205      	str	r2, [sp, #20]
 8004412:	ec55 4b10 	vmov	r4, r5, d0
 8004416:	aa70      	add	r2, sp, #448	@ 0x1c0
 8004418:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8004474 <__kernel_rem_pio2+0x31c>
 800441c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004420:	4646      	mov	r6, r8
 8004422:	f04f 0a00 	mov.w	sl, #0
 8004426:	2e00      	cmp	r6, #0
 8004428:	f280 80cf 	bge.w	80045ca <__kernel_rem_pio2+0x472>
 800442c:	4644      	mov	r4, r8
 800442e:	2c00      	cmp	r4, #0
 8004430:	f2c0 80fd 	blt.w	800462e <__kernel_rem_pio2+0x4d6>
 8004434:	4b12      	ldr	r3, [pc, #72]	@ (8004480 <__kernel_rem_pio2+0x328>)
 8004436:	461f      	mov	r7, r3
 8004438:	ab70      	add	r3, sp, #448	@ 0x1c0
 800443a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800443e:	9306      	str	r3, [sp, #24]
 8004440:	f04f 0a00 	mov.w	sl, #0
 8004444:	f04f 0b00 	mov.w	fp, #0
 8004448:	2600      	movs	r6, #0
 800444a:	eba8 0504 	sub.w	r5, r8, r4
 800444e:	e0e2      	b.n	8004616 <__kernel_rem_pio2+0x4be>
 8004450:	f04f 0902 	mov.w	r9, #2
 8004454:	e754      	b.n	8004300 <__kernel_rem_pio2+0x1a8>
 8004456:	bf00      	nop
	...
 8004464:	3ff00000 	.word	0x3ff00000
 8004468:	08004bf0 	.word	0x08004bf0
 800446c:	40200000 	.word	0x40200000
 8004470:	3ff00000 	.word	0x3ff00000
 8004474:	3e700000 	.word	0x3e700000
 8004478:	41700000 	.word	0x41700000
 800447c:	3fe00000 	.word	0x3fe00000
 8004480:	08004bb0 	.word	0x08004bb0
 8004484:	f854 3b04 	ldr.w	r3, [r4], #4
 8004488:	b945      	cbnz	r5, 800449c <__kernel_rem_pio2+0x344>
 800448a:	b123      	cbz	r3, 8004496 <__kernel_rem_pio2+0x33e>
 800448c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004490:	f844 3c04 	str.w	r3, [r4, #-4]
 8004494:	2301      	movs	r3, #1
 8004496:	3201      	adds	r2, #1
 8004498:	461d      	mov	r5, r3
 800449a:	e738      	b.n	800430e <__kernel_rem_pio2+0x1b6>
 800449c:	1acb      	subs	r3, r1, r3
 800449e:	e7f7      	b.n	8004490 <__kernel_rem_pio2+0x338>
 80044a0:	f108 32ff 	add.w	r2, r8, #4294967295
 80044a4:	ab0c      	add	r3, sp, #48	@ 0x30
 80044a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80044ae:	a90c      	add	r1, sp, #48	@ 0x30
 80044b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80044b4:	e739      	b.n	800432a <__kernel_rem_pio2+0x1d2>
 80044b6:	f108 32ff 	add.w	r2, r8, #4294967295
 80044ba:	ab0c      	add	r3, sp, #48	@ 0x30
 80044bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80044c4:	e7f3      	b.n	80044ae <__kernel_rem_pio2+0x356>
 80044c6:	a90c      	add	r1, sp, #48	@ 0x30
 80044c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80044cc:	3b01      	subs	r3, #1
 80044ce:	430a      	orrs	r2, r1
 80044d0:	e787      	b.n	80043e2 <__kernel_rem_pio2+0x28a>
 80044d2:	3401      	adds	r4, #1
 80044d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80044d8:	2a00      	cmp	r2, #0
 80044da:	d0fa      	beq.n	80044d2 <__kernel_rem_pio2+0x37a>
 80044dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80044e2:	eb0d 0503 	add.w	r5, sp, r3
 80044e6:	9b06      	ldr	r3, [sp, #24]
 80044e8:	aa20      	add	r2, sp, #128	@ 0x80
 80044ea:	4443      	add	r3, r8
 80044ec:	f108 0701 	add.w	r7, r8, #1
 80044f0:	3d98      	subs	r5, #152	@ 0x98
 80044f2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80044f6:	4444      	add	r4, r8
 80044f8:	42bc      	cmp	r4, r7
 80044fa:	da04      	bge.n	8004506 <__kernel_rem_pio2+0x3ae>
 80044fc:	46a0      	mov	r8, r4
 80044fe:	e6a2      	b.n	8004246 <__kernel_rem_pio2+0xee>
 8004500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004502:	2401      	movs	r4, #1
 8004504:	e7e6      	b.n	80044d4 <__kernel_rem_pio2+0x37c>
 8004506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004508:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800450c:	f7fb ffce 	bl	80004ac <__aeabi_i2d>
 8004510:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80047d8 <__kernel_rem_pio2+0x680>
 8004514:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004518:	ed8d 7b02 	vstr	d7, [sp, #8]
 800451c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004520:	46b2      	mov	sl, r6
 8004522:	f04f 0800 	mov.w	r8, #0
 8004526:	9b05      	ldr	r3, [sp, #20]
 8004528:	4598      	cmp	r8, r3
 800452a:	dd05      	ble.n	8004538 <__kernel_rem_pio2+0x3e0>
 800452c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004530:	3701      	adds	r7, #1
 8004532:	eca5 7b02 	vstmia	r5!, {d7}
 8004536:	e7df      	b.n	80044f8 <__kernel_rem_pio2+0x3a0>
 8004538:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800453c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004540:	f7fc f81e 	bl	8000580 <__aeabi_dmul>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800454c:	f7fb fe62 	bl	8000214 <__adddf3>
 8004550:	f108 0801 	add.w	r8, r8, #1
 8004554:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004558:	e7e5      	b.n	8004526 <__kernel_rem_pio2+0x3ce>
 800455a:	f1cb 0000 	rsb	r0, fp, #0
 800455e:	ec47 6b10 	vmov	d0, r6, r7
 8004562:	f000 f951 	bl	8004808 <scalbn>
 8004566:	ec55 4b10 	vmov	r4, r5, d0
 800456a:	4b9d      	ldr	r3, [pc, #628]	@ (80047e0 <__kernel_rem_pio2+0x688>)
 800456c:	2200      	movs	r2, #0
 800456e:	4620      	mov	r0, r4
 8004570:	4629      	mov	r1, r5
 8004572:	f7fc fa8b 	bl	8000a8c <__aeabi_dcmpge>
 8004576:	b300      	cbz	r0, 80045ba <__kernel_rem_pio2+0x462>
 8004578:	4b9a      	ldr	r3, [pc, #616]	@ (80047e4 <__kernel_rem_pio2+0x68c>)
 800457a:	2200      	movs	r2, #0
 800457c:	4620      	mov	r0, r4
 800457e:	4629      	mov	r1, r5
 8004580:	f7fb fffe 	bl	8000580 <__aeabi_dmul>
 8004584:	f7fc fa96 	bl	8000ab4 <__aeabi_d2iz>
 8004588:	4606      	mov	r6, r0
 800458a:	f7fb ff8f 	bl	80004ac <__aeabi_i2d>
 800458e:	4b94      	ldr	r3, [pc, #592]	@ (80047e0 <__kernel_rem_pio2+0x688>)
 8004590:	2200      	movs	r2, #0
 8004592:	f7fb fff5 	bl	8000580 <__aeabi_dmul>
 8004596:	460b      	mov	r3, r1
 8004598:	4602      	mov	r2, r0
 800459a:	4629      	mov	r1, r5
 800459c:	4620      	mov	r0, r4
 800459e:	f7fb fe37 	bl	8000210 <__aeabi_dsub>
 80045a2:	f7fc fa87 	bl	8000ab4 <__aeabi_d2iz>
 80045a6:	ab0c      	add	r3, sp, #48	@ 0x30
 80045a8:	f10b 0b18 	add.w	fp, fp, #24
 80045ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80045b0:	f108 0801 	add.w	r8, r8, #1
 80045b4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80045b8:	e722      	b.n	8004400 <__kernel_rem_pio2+0x2a8>
 80045ba:	4620      	mov	r0, r4
 80045bc:	4629      	mov	r1, r5
 80045be:	f7fc fa79 	bl	8000ab4 <__aeabi_d2iz>
 80045c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80045c4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80045c8:	e71a      	b.n	8004400 <__kernel_rem_pio2+0x2a8>
 80045ca:	ab0c      	add	r3, sp, #48	@ 0x30
 80045cc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80045d0:	f7fb ff6c 	bl	80004ac <__aeabi_i2d>
 80045d4:	4622      	mov	r2, r4
 80045d6:	462b      	mov	r3, r5
 80045d8:	f7fb ffd2 	bl	8000580 <__aeabi_dmul>
 80045dc:	4652      	mov	r2, sl
 80045de:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80045e2:	465b      	mov	r3, fp
 80045e4:	4620      	mov	r0, r4
 80045e6:	4629      	mov	r1, r5
 80045e8:	f7fb ffca 	bl	8000580 <__aeabi_dmul>
 80045ec:	3e01      	subs	r6, #1
 80045ee:	4604      	mov	r4, r0
 80045f0:	460d      	mov	r5, r1
 80045f2:	e718      	b.n	8004426 <__kernel_rem_pio2+0x2ce>
 80045f4:	9906      	ldr	r1, [sp, #24]
 80045f6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80045fa:	9106      	str	r1, [sp, #24]
 80045fc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004600:	f7fb ffbe 	bl	8000580 <__aeabi_dmul>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	4650      	mov	r0, sl
 800460a:	4659      	mov	r1, fp
 800460c:	f7fb fe02 	bl	8000214 <__adddf3>
 8004610:	3601      	adds	r6, #1
 8004612:	4682      	mov	sl, r0
 8004614:	468b      	mov	fp, r1
 8004616:	9b00      	ldr	r3, [sp, #0]
 8004618:	429e      	cmp	r6, r3
 800461a:	dc01      	bgt.n	8004620 <__kernel_rem_pio2+0x4c8>
 800461c:	42b5      	cmp	r5, r6
 800461e:	dae9      	bge.n	80045f4 <__kernel_rem_pio2+0x49c>
 8004620:	ab48      	add	r3, sp, #288	@ 0x120
 8004622:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004626:	e9c5 ab00 	strd	sl, fp, [r5]
 800462a:	3c01      	subs	r4, #1
 800462c:	e6ff      	b.n	800442e <__kernel_rem_pio2+0x2d6>
 800462e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004630:	2b02      	cmp	r3, #2
 8004632:	dc0b      	bgt.n	800464c <__kernel_rem_pio2+0x4f4>
 8004634:	2b00      	cmp	r3, #0
 8004636:	dc39      	bgt.n	80046ac <__kernel_rem_pio2+0x554>
 8004638:	d05d      	beq.n	80046f6 <__kernel_rem_pio2+0x59e>
 800463a:	9b02      	ldr	r3, [sp, #8]
 800463c:	f003 0007 	and.w	r0, r3, #7
 8004640:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8004644:	ecbd 8b02 	vpop	{d8}
 8004648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800464c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800464e:	2b03      	cmp	r3, #3
 8004650:	d1f3      	bne.n	800463a <__kernel_rem_pio2+0x4e2>
 8004652:	9b05      	ldr	r3, [sp, #20]
 8004654:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004658:	eb0d 0403 	add.w	r4, sp, r3
 800465c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8004660:	4625      	mov	r5, r4
 8004662:	46c2      	mov	sl, r8
 8004664:	f1ba 0f00 	cmp.w	sl, #0
 8004668:	f1a5 0508 	sub.w	r5, r5, #8
 800466c:	dc6b      	bgt.n	8004746 <__kernel_rem_pio2+0x5ee>
 800466e:	4645      	mov	r5, r8
 8004670:	2d01      	cmp	r5, #1
 8004672:	f1a4 0408 	sub.w	r4, r4, #8
 8004676:	f300 8087 	bgt.w	8004788 <__kernel_rem_pio2+0x630>
 800467a:	9c05      	ldr	r4, [sp, #20]
 800467c:	ab48      	add	r3, sp, #288	@ 0x120
 800467e:	441c      	add	r4, r3
 8004680:	2000      	movs	r0, #0
 8004682:	2100      	movs	r1, #0
 8004684:	f1b8 0f01 	cmp.w	r8, #1
 8004688:	f300 809c 	bgt.w	80047c4 <__kernel_rem_pio2+0x66c>
 800468c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8004690:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8004694:	f1b9 0f00 	cmp.w	r9, #0
 8004698:	f040 80a6 	bne.w	80047e8 <__kernel_rem_pio2+0x690>
 800469c:	9b04      	ldr	r3, [sp, #16]
 800469e:	e9c3 7800 	strd	r7, r8, [r3]
 80046a2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80046a6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80046aa:	e7c6      	b.n	800463a <__kernel_rem_pio2+0x4e2>
 80046ac:	9d05      	ldr	r5, [sp, #20]
 80046ae:	ab48      	add	r3, sp, #288	@ 0x120
 80046b0:	441d      	add	r5, r3
 80046b2:	4644      	mov	r4, r8
 80046b4:	2000      	movs	r0, #0
 80046b6:	2100      	movs	r1, #0
 80046b8:	2c00      	cmp	r4, #0
 80046ba:	da35      	bge.n	8004728 <__kernel_rem_pio2+0x5d0>
 80046bc:	f1b9 0f00 	cmp.w	r9, #0
 80046c0:	d038      	beq.n	8004734 <__kernel_rem_pio2+0x5dc>
 80046c2:	4602      	mov	r2, r0
 80046c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80046c8:	9c04      	ldr	r4, [sp, #16]
 80046ca:	e9c4 2300 	strd	r2, r3, [r4]
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80046d6:	f7fb fd9b 	bl	8000210 <__aeabi_dsub>
 80046da:	ad4a      	add	r5, sp, #296	@ 0x128
 80046dc:	2401      	movs	r4, #1
 80046de:	45a0      	cmp	r8, r4
 80046e0:	da2b      	bge.n	800473a <__kernel_rem_pio2+0x5e2>
 80046e2:	f1b9 0f00 	cmp.w	r9, #0
 80046e6:	d002      	beq.n	80046ee <__kernel_rem_pio2+0x596>
 80046e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80046ec:	4619      	mov	r1, r3
 80046ee:	9b04      	ldr	r3, [sp, #16]
 80046f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80046f4:	e7a1      	b.n	800463a <__kernel_rem_pio2+0x4e2>
 80046f6:	9c05      	ldr	r4, [sp, #20]
 80046f8:	ab48      	add	r3, sp, #288	@ 0x120
 80046fa:	441c      	add	r4, r3
 80046fc:	2000      	movs	r0, #0
 80046fe:	2100      	movs	r1, #0
 8004700:	f1b8 0f00 	cmp.w	r8, #0
 8004704:	da09      	bge.n	800471a <__kernel_rem_pio2+0x5c2>
 8004706:	f1b9 0f00 	cmp.w	r9, #0
 800470a:	d002      	beq.n	8004712 <__kernel_rem_pio2+0x5ba>
 800470c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004710:	4619      	mov	r1, r3
 8004712:	9b04      	ldr	r3, [sp, #16]
 8004714:	e9c3 0100 	strd	r0, r1, [r3]
 8004718:	e78f      	b.n	800463a <__kernel_rem_pio2+0x4e2>
 800471a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800471e:	f7fb fd79 	bl	8000214 <__adddf3>
 8004722:	f108 38ff 	add.w	r8, r8, #4294967295
 8004726:	e7eb      	b.n	8004700 <__kernel_rem_pio2+0x5a8>
 8004728:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800472c:	f7fb fd72 	bl	8000214 <__adddf3>
 8004730:	3c01      	subs	r4, #1
 8004732:	e7c1      	b.n	80046b8 <__kernel_rem_pio2+0x560>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	e7c6      	b.n	80046c8 <__kernel_rem_pio2+0x570>
 800473a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800473e:	f7fb fd69 	bl	8000214 <__adddf3>
 8004742:	3401      	adds	r4, #1
 8004744:	e7cb      	b.n	80046de <__kernel_rem_pio2+0x586>
 8004746:	ed95 7b00 	vldr	d7, [r5]
 800474a:	ed8d 7b00 	vstr	d7, [sp]
 800474e:	ed95 7b02 	vldr	d7, [r5, #8]
 8004752:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004756:	ec53 2b17 	vmov	r2, r3, d7
 800475a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800475e:	f7fb fd59 	bl	8000214 <__adddf3>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	4606      	mov	r6, r0
 8004768:	460f      	mov	r7, r1
 800476a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800476e:	f7fb fd4f 	bl	8000210 <__aeabi_dsub>
 8004772:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004776:	f7fb fd4d 	bl	8000214 <__adddf3>
 800477a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800477e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8004782:	e9c5 6700 	strd	r6, r7, [r5]
 8004786:	e76d      	b.n	8004664 <__kernel_rem_pio2+0x50c>
 8004788:	ed94 7b00 	vldr	d7, [r4]
 800478c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8004790:	ec51 0b17 	vmov	r0, r1, d7
 8004794:	4652      	mov	r2, sl
 8004796:	465b      	mov	r3, fp
 8004798:	ed8d 7b00 	vstr	d7, [sp]
 800479c:	f7fb fd3a 	bl	8000214 <__adddf3>
 80047a0:	4602      	mov	r2, r0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4606      	mov	r6, r0
 80047a6:	460f      	mov	r7, r1
 80047a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047ac:	f7fb fd30 	bl	8000210 <__aeabi_dsub>
 80047b0:	4652      	mov	r2, sl
 80047b2:	465b      	mov	r3, fp
 80047b4:	f7fb fd2e 	bl	8000214 <__adddf3>
 80047b8:	3d01      	subs	r5, #1
 80047ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80047be:	e9c4 6700 	strd	r6, r7, [r4]
 80047c2:	e755      	b.n	8004670 <__kernel_rem_pio2+0x518>
 80047c4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80047c8:	f7fb fd24 	bl	8000214 <__adddf3>
 80047cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80047d0:	e758      	b.n	8004684 <__kernel_rem_pio2+0x52c>
 80047d2:	bf00      	nop
 80047d4:	f3af 8000 	nop.w
	...
 80047e0:	41700000 	.word	0x41700000
 80047e4:	3e700000 	.word	0x3e700000
 80047e8:	9b04      	ldr	r3, [sp, #16]
 80047ea:	9a04      	ldr	r2, [sp, #16]
 80047ec:	601f      	str	r7, [r3, #0]
 80047ee:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80047f2:	605c      	str	r4, [r3, #4]
 80047f4:	609d      	str	r5, [r3, #8]
 80047f6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80047fa:	60d3      	str	r3, [r2, #12]
 80047fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004800:	6110      	str	r0, [r2, #16]
 8004802:	6153      	str	r3, [r2, #20]
 8004804:	e719      	b.n	800463a <__kernel_rem_pio2+0x4e2>
 8004806:	bf00      	nop

08004808 <scalbn>:
 8004808:	b570      	push	{r4, r5, r6, lr}
 800480a:	ec55 4b10 	vmov	r4, r5, d0
 800480e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004812:	4606      	mov	r6, r0
 8004814:	462b      	mov	r3, r5
 8004816:	b991      	cbnz	r1, 800483e <scalbn+0x36>
 8004818:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800481c:	4323      	orrs	r3, r4
 800481e:	d03d      	beq.n	800489c <scalbn+0x94>
 8004820:	4b35      	ldr	r3, [pc, #212]	@ (80048f8 <scalbn+0xf0>)
 8004822:	4620      	mov	r0, r4
 8004824:	4629      	mov	r1, r5
 8004826:	2200      	movs	r2, #0
 8004828:	f7fb feaa 	bl	8000580 <__aeabi_dmul>
 800482c:	4b33      	ldr	r3, [pc, #204]	@ (80048fc <scalbn+0xf4>)
 800482e:	429e      	cmp	r6, r3
 8004830:	4604      	mov	r4, r0
 8004832:	460d      	mov	r5, r1
 8004834:	da0f      	bge.n	8004856 <scalbn+0x4e>
 8004836:	a328      	add	r3, pc, #160	@ (adr r3, 80048d8 <scalbn+0xd0>)
 8004838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483c:	e01e      	b.n	800487c <scalbn+0x74>
 800483e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004842:	4291      	cmp	r1, r2
 8004844:	d10b      	bne.n	800485e <scalbn+0x56>
 8004846:	4622      	mov	r2, r4
 8004848:	4620      	mov	r0, r4
 800484a:	4629      	mov	r1, r5
 800484c:	f7fb fce2 	bl	8000214 <__adddf3>
 8004850:	4604      	mov	r4, r0
 8004852:	460d      	mov	r5, r1
 8004854:	e022      	b.n	800489c <scalbn+0x94>
 8004856:	460b      	mov	r3, r1
 8004858:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800485c:	3936      	subs	r1, #54	@ 0x36
 800485e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004862:	4296      	cmp	r6, r2
 8004864:	dd0d      	ble.n	8004882 <scalbn+0x7a>
 8004866:	2d00      	cmp	r5, #0
 8004868:	a11d      	add	r1, pc, #116	@ (adr r1, 80048e0 <scalbn+0xd8>)
 800486a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800486e:	da02      	bge.n	8004876 <scalbn+0x6e>
 8004870:	a11d      	add	r1, pc, #116	@ (adr r1, 80048e8 <scalbn+0xe0>)
 8004872:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004876:	a31a      	add	r3, pc, #104	@ (adr r3, 80048e0 <scalbn+0xd8>)
 8004878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487c:	f7fb fe80 	bl	8000580 <__aeabi_dmul>
 8004880:	e7e6      	b.n	8004850 <scalbn+0x48>
 8004882:	1872      	adds	r2, r6, r1
 8004884:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004888:	428a      	cmp	r2, r1
 800488a:	dcec      	bgt.n	8004866 <scalbn+0x5e>
 800488c:	2a00      	cmp	r2, #0
 800488e:	dd08      	ble.n	80048a2 <scalbn+0x9a>
 8004890:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004894:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004898:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800489c:	ec45 4b10 	vmov	d0, r4, r5
 80048a0:	bd70      	pop	{r4, r5, r6, pc}
 80048a2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80048a6:	da08      	bge.n	80048ba <scalbn+0xb2>
 80048a8:	2d00      	cmp	r5, #0
 80048aa:	a10b      	add	r1, pc, #44	@ (adr r1, 80048d8 <scalbn+0xd0>)
 80048ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048b0:	dac1      	bge.n	8004836 <scalbn+0x2e>
 80048b2:	a10f      	add	r1, pc, #60	@ (adr r1, 80048f0 <scalbn+0xe8>)
 80048b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048b8:	e7bd      	b.n	8004836 <scalbn+0x2e>
 80048ba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80048be:	3236      	adds	r2, #54	@ 0x36
 80048c0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80048c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80048c8:	4620      	mov	r0, r4
 80048ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004900 <scalbn+0xf8>)
 80048cc:	4629      	mov	r1, r5
 80048ce:	2200      	movs	r2, #0
 80048d0:	e7d4      	b.n	800487c <scalbn+0x74>
 80048d2:	bf00      	nop
 80048d4:	f3af 8000 	nop.w
 80048d8:	c2f8f359 	.word	0xc2f8f359
 80048dc:	01a56e1f 	.word	0x01a56e1f
 80048e0:	8800759c 	.word	0x8800759c
 80048e4:	7e37e43c 	.word	0x7e37e43c
 80048e8:	8800759c 	.word	0x8800759c
 80048ec:	fe37e43c 	.word	0xfe37e43c
 80048f0:	c2f8f359 	.word	0xc2f8f359
 80048f4:	81a56e1f 	.word	0x81a56e1f
 80048f8:	43500000 	.word	0x43500000
 80048fc:	ffff3cb0 	.word	0xffff3cb0
 8004900:	3c900000 	.word	0x3c900000
 8004904:	00000000 	.word	0x00000000

08004908 <floor>:
 8004908:	ec51 0b10 	vmov	r0, r1, d0
 800490c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004914:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004918:	2e13      	cmp	r6, #19
 800491a:	460c      	mov	r4, r1
 800491c:	4605      	mov	r5, r0
 800491e:	4680      	mov	r8, r0
 8004920:	dc34      	bgt.n	800498c <floor+0x84>
 8004922:	2e00      	cmp	r6, #0
 8004924:	da17      	bge.n	8004956 <floor+0x4e>
 8004926:	a332      	add	r3, pc, #200	@ (adr r3, 80049f0 <floor+0xe8>)
 8004928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492c:	f7fb fc72 	bl	8000214 <__adddf3>
 8004930:	2200      	movs	r2, #0
 8004932:	2300      	movs	r3, #0
 8004934:	f7fc f8b4 	bl	8000aa0 <__aeabi_dcmpgt>
 8004938:	b150      	cbz	r0, 8004950 <floor+0x48>
 800493a:	2c00      	cmp	r4, #0
 800493c:	da55      	bge.n	80049ea <floor+0xe2>
 800493e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004942:	432c      	orrs	r4, r5
 8004944:	2500      	movs	r5, #0
 8004946:	42ac      	cmp	r4, r5
 8004948:	4c2b      	ldr	r4, [pc, #172]	@ (80049f8 <floor+0xf0>)
 800494a:	bf08      	it	eq
 800494c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004950:	4621      	mov	r1, r4
 8004952:	4628      	mov	r0, r5
 8004954:	e023      	b.n	800499e <floor+0x96>
 8004956:	4f29      	ldr	r7, [pc, #164]	@ (80049fc <floor+0xf4>)
 8004958:	4137      	asrs	r7, r6
 800495a:	ea01 0307 	and.w	r3, r1, r7
 800495e:	4303      	orrs	r3, r0
 8004960:	d01d      	beq.n	800499e <floor+0x96>
 8004962:	a323      	add	r3, pc, #140	@ (adr r3, 80049f0 <floor+0xe8>)
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	f7fb fc54 	bl	8000214 <__adddf3>
 800496c:	2200      	movs	r2, #0
 800496e:	2300      	movs	r3, #0
 8004970:	f7fc f896 	bl	8000aa0 <__aeabi_dcmpgt>
 8004974:	2800      	cmp	r0, #0
 8004976:	d0eb      	beq.n	8004950 <floor+0x48>
 8004978:	2c00      	cmp	r4, #0
 800497a:	bfbe      	ittt	lt
 800497c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004980:	4133      	asrlt	r3, r6
 8004982:	18e4      	addlt	r4, r4, r3
 8004984:	ea24 0407 	bic.w	r4, r4, r7
 8004988:	2500      	movs	r5, #0
 800498a:	e7e1      	b.n	8004950 <floor+0x48>
 800498c:	2e33      	cmp	r6, #51	@ 0x33
 800498e:	dd0a      	ble.n	80049a6 <floor+0x9e>
 8004990:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004994:	d103      	bne.n	800499e <floor+0x96>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	f7fb fc3b 	bl	8000214 <__adddf3>
 800499e:	ec41 0b10 	vmov	d0, r0, r1
 80049a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80049aa:	f04f 37ff 	mov.w	r7, #4294967295
 80049ae:	40df      	lsrs	r7, r3
 80049b0:	4207      	tst	r7, r0
 80049b2:	d0f4      	beq.n	800499e <floor+0x96>
 80049b4:	a30e      	add	r3, pc, #56	@ (adr r3, 80049f0 <floor+0xe8>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	f7fb fc2b 	bl	8000214 <__adddf3>
 80049be:	2200      	movs	r2, #0
 80049c0:	2300      	movs	r3, #0
 80049c2:	f7fc f86d 	bl	8000aa0 <__aeabi_dcmpgt>
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d0c2      	beq.n	8004950 <floor+0x48>
 80049ca:	2c00      	cmp	r4, #0
 80049cc:	da0a      	bge.n	80049e4 <floor+0xdc>
 80049ce:	2e14      	cmp	r6, #20
 80049d0:	d101      	bne.n	80049d6 <floor+0xce>
 80049d2:	3401      	adds	r4, #1
 80049d4:	e006      	b.n	80049e4 <floor+0xdc>
 80049d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80049da:	2301      	movs	r3, #1
 80049dc:	40b3      	lsls	r3, r6
 80049de:	441d      	add	r5, r3
 80049e0:	4545      	cmp	r5, r8
 80049e2:	d3f6      	bcc.n	80049d2 <floor+0xca>
 80049e4:	ea25 0507 	bic.w	r5, r5, r7
 80049e8:	e7b2      	b.n	8004950 <floor+0x48>
 80049ea:	2500      	movs	r5, #0
 80049ec:	462c      	mov	r4, r5
 80049ee:	e7af      	b.n	8004950 <floor+0x48>
 80049f0:	8800759c 	.word	0x8800759c
 80049f4:	7e37e43c 	.word	0x7e37e43c
 80049f8:	bff00000 	.word	0xbff00000
 80049fc:	000fffff 	.word	0x000fffff

08004a00 <_init>:
 8004a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a02:	bf00      	nop
 8004a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a06:	bc08      	pop	{r3}
 8004a08:	469e      	mov	lr, r3
 8004a0a:	4770      	bx	lr

08004a0c <_fini>:
 8004a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0e:	bf00      	nop
 8004a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a12:	bc08      	pop	{r3}
 8004a14:	469e      	mov	lr, r3
 8004a16:	4770      	bx	lr
