//
// File created by:  irun
// Do not modify this file

s1::(04Feb2023:23:40:09):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define++P1 +define+FSDB_FILE="JAM.fsdb" )
s2::(04Feb2023:23:40:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" +define+SDF +define++P1 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.sdf" )
s3::(04Feb2023:23:40:40):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" +define+SDF +define++P2 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.sdf" )
