

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Thu Feb 27 23:43:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.214 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  0.824 us|  0.824 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        |- decode_label2   |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3   |       20|       20|         2|          -|          -|    10|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2378|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    25|        0|     220|    -|
|Memory               |        0|     -|       16|      17|    -|
|Multiplexer          |        -|     -|        -|    1049|    -|
|Register             |        -|     -|      938|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    25|      954|    3664|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_14s_14s_28_1_1_U76   |mul_14s_14s_28_1_1   |        0|   1|  0|   3|    0|
    |mul_14s_15ns_29_1_1_U75  |mul_14s_15ns_29_1_1  |        0|   1|  0|   2|    0|
    |mul_14s_32s_46_1_1_U62   |mul_14s_32s_46_1_1   |        0|   2|  0|  20|    0|
    |mul_15s_32s_47_1_1_U63   |mul_15s_32s_47_1_1   |        0|   2|  0|  20|    0|
    |mul_15s_32s_47_1_1_U64   |mul_15s_32s_47_1_1   |        0|   2|  0|  20|    0|
    |mul_16s_15ns_31_1_1_U70  |mul_16s_15ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_1_U71  |mul_16s_15ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U72   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_32s_47_1_1_U65   |mul_16s_32s_47_1_1   |        0|   2|  0|  20|    0|
    |mul_16s_32s_48_1_1_U66   |mul_16s_32s_48_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_32s_64_1_1_U67   |mul_32s_32s_64_1_1   |        0|   4|  0|  20|    0|
    |mul_32s_32s_64_1_1_U68   |mul_32s_32s_64_1_1   |        0|   4|  0|  20|    0|
    |mul_32s_7s_39_1_1_U69    |mul_32s_7s_39_1_1    |        0|   2|  0|  20|    0|
    |mux_4_2_11_1_1_U73       |mux_4_2_11_1_1       |        0|   0|  0|  20|    0|
    |mux_4_2_14_1_1_U74       |mux_4_2_14_1_1       |        0|   0|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  25|  0| 220|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |qq6_code6_table_U  |decode_qq6_code6_table_ROM_AUTO_1R  |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln335_1_fu_2734_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln335_2_fu_2706_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln335_fu_2497_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln344_fu_1091_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln347_fu_1160_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln350_fu_1195_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln354_fu_1389_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln367_fu_1974_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln371_fu_2182_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln379_fu_2416_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln391_fu_2508_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln405_fu_2718_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln464_4_fu_1657_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln464_fu_825_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln512_fu_1000_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln550_2_fu_2280_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln550_fu_1482_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln580_5_fu_2126_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln580_fu_1333_p2       |         +|   0|  0|  17|          17|          17|
    |add_ln621_fu_1730_p2       |         +|   0|  0|  24|          17|          17|
    |apl1_11_fu_2176_p2         |         +|   0|  0|  25|          18|          18|
    |apl1_fu_1383_p2            |         +|   0|  0|  25|          18|          18|
    |apl2_8_fu_2132_p2          |         +|   0|  0|  17|          17|          17|
    |apl2_fu_1339_p2            |         +|   0|  0|  17|          17|          17|
    |grp_fu_675_p2              |         +|   0|  0|  54|          47|          47|
    |grp_fu_700_p2              |         +|   0|  0|  10|           3|           1|
    |grp_fu_742_p2              |         +|   0|  0|  10|           3|           1|
    |i_23_fu_819_p2             |         +|   0|  0|  10|           3|           1|
    |i_27_fu_1651_p2            |         +|   0|  0|  10|           3|           1|
    |i_31_fu_2482_p2            |         +|   0|  0|  12|           4|           1|
    |i_33_fu_2693_p2            |         +|   0|  0|  12|           4|           1|
    |xa1_4_fu_2606_p2           |         +|   0|  0|  53|          46|          46|
    |xa1_5_fu_2553_p2           |         +|   0|  0|  57|          50|          50|
    |xa2_4_fu_2646_p2           |         +|   0|  0|  53|          46|          46|
    |xa2_5_fu_2573_p2           |         +|   0|  0|  57|          50|          50|
    |zl_11_fu_884_p2            |         +|   0|  0|  57|          50|          50|
    |zl_13_fu_1819_p2           |         +|   0|  0|  55|          48|          48|
    |apl1_13_fu_2382_p2         |         -|   0|  0|  23|           1|          16|
    |apl1_9_fu_1584_p2          |         -|   0|  0|  23|           1|          16|
    |sub_ln378_fu_2412_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln396_fu_2636_p2       |         -|   0|  0|  44|          37|          37|
    |sub_ln511_fu_976_p2        |         -|   0|  0|  30|          23|          23|
    |sub_ln525_2_fu_1945_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln525_fu_1166_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln539_2_fu_2299_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln539_fu_1501_p2       |         -|   0|  0|  47|          40|          40|
    |sub_ln549_2_fu_2264_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln549_fu_1466_p2       |         -|   0|  0|  47|          40|          40|
    |sub_ln571_2_fu_2050_p2     |         -|   0|  0|  26|           1|          19|
    |sub_ln571_fu_1257_p2       |         -|   0|  0|  26|           1|          19|
    |sub_ln580_2_fu_2107_p2     |         -|   0|  0|  30|          23|          23|
    |sub_ln580_fu_1314_p2       |         -|   0|  0|  30|          23|          23|
    |sub_ln597_2_fu_2149_p2     |         -|   0|  0|  32|          25|          25|
    |sub_ln597_fu_1356_p2       |         -|   0|  0|  32|          25|          25|
    |sub_ln620_fu_1693_p2       |         -|   0|  0|  30|          23|          23|
    |wd3_10_fu_2352_p2          |         -|   0|  0|  22|          14|          15|
    |wd3_7_fu_1554_p2           |         -|   0|  0|  22|          14|          15|
    |xa1_fu_2444_p2             |         -|   0|  0|  44|          37|          37|
    |grp_fu_694_p2              |      icmp|   0|  0|  10|           3|           3|
    |grp_fu_736_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln389_fu_2476_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln405_fu_2687_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln464_2_fu_1636_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln464_fu_804_p2       |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln515_fu_1030_p2      |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln535_2_fu_1980_p2    |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln535_fu_1201_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln583_2_fu_2316_p2    |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln583_fu_1518_p2      |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln585_2_fu_2332_p2    |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln585_fu_1534_p2      |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln607_2_fu_2366_p2    |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln607_fu_1568_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_2_fu_2392_p2    |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_fu_1594_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln624_fu_1760_p2      |      icmp|   0|  0|  24|          17|          15|
    |wd3_8_fu_1954_p2           |      lshr|   0|  0|  25|          12|          12|
    |wd3_fu_1175_p2             |      lshr|   0|  0|  25|          12|          12|
    |apl1_10_fu_1600_p3         |    select|   0|  0|  16|           1|          16|
    |apl1_12_fu_2371_p3         |    select|   0|  0|  18|           1|          18|
    |apl1_14_fu_2398_p3         |    select|   0|  0|  16|           1|          16|
    |apl1_8_fu_1573_p3          |    select|   0|  0|  18|           1|          18|
    |apl2_10_fu_2338_p3         |    select|   0|  0|  15|           1|          15|
    |apl2_6_fu_1523_p3          |    select|   0|  0|  17|           1|          14|
    |apl2_7_fu_1540_p3          |    select|   0|  0|  15|           1|          15|
    |apl2_9_fu_2321_p3          |    select|   0|  0|  17|           1|          14|
    |grp_fu_722_p3              |    select|   0|  0|   9|           1|           9|
    |select_ln513_fu_1018_p3    |    select|   0|  0|  17|           1|           1|
    |select_ln515_fu_1036_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln549_2_fu_2244_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln549_fu_1446_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln570_2_fu_2079_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln570_fu_1286_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln599_2_fu_2168_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln599_fu_1375_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln622_fu_1748_p3    |    select|   0|  0|  17|           1|           1|
    |select_ln624_fu_1766_p3    |    select|   0|  0|  15|           1|          15|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|2378|        1526|        1733|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |accumc_address0        |   31|          6|    4|         24|
    |accumc_d0              |   14|          3|   32|         96|
    |accumd_address0        |   31|          6|    4|         24|
    |accumd_d0              |   14|          3|   32|         96|
    |ap_NS_fsm              |  145|         29|    1|         29|
    |dec_ah1_o              |    9|          2|   16|         32|
    |dec_ah2_o              |    9|          2|   15|         30|
    |dec_al1_o              |    9|          2|   16|         32|
    |dec_al2_o              |    9|          2|   15|         30|
    |dec_del_bph_address0   |   37|          7|    3|         21|
    |dec_del_bph_d0         |   14|          3|   32|         96|
    |dec_del_bpl_address0   |   37|          7|    3|         21|
    |dec_del_bpl_d0         |   14|          3|   32|         96|
    |dec_del_dhx_address0   |   43|          8|    3|         24|
    |dec_del_dhx_address1   |   31|          6|    3|         18|
    |dec_del_dhx_d0         |   14|          3|   14|         42|
    |dec_del_dhx_d1         |   20|          4|   14|         56|
    |dec_del_dltx_address0  |   43|          8|    3|         24|
    |dec_del_dltx_address1  |   31|          6|    3|         18|
    |dec_del_dltx_d0        |   14|          3|   16|         48|
    |dec_del_dltx_d1        |   20|          4|   16|         64|
    |dec_deth_o             |    9|          2|   15|         30|
    |dec_detl_o             |    9|          2|   15|         30|
    |dec_nbh_o              |    9|          2|   15|         30|
    |dec_nbl_o              |    9|          2|   15|         30|
    |dec_ph1_o              |    9|          2|   32|         64|
    |dec_ph2_o              |    9|          2|   32|         64|
    |dec_plt1_o             |    9|          2|   32|         64|
    |dec_plt2_o             |    9|          2|   32|         64|
    |dec_rh1_o              |    9|          2|   31|         62|
    |dec_rh2_o              |    9|          2|   31|         62|
    |dec_rlt1_o             |    9|          2|   31|         62|
    |dec_rlt2_o             |    9|          2|   31|         62|
    |grp_fu_639_p0          |   14|          3|   14|         42|
    |grp_fu_639_p1          |   14|          3|   32|         96|
    |grp_fu_643_p0          |   20|          4|   15|         60|
    |grp_fu_643_p1          |   20|          4|   32|        128|
    |grp_fu_651_p0          |   14|          3|   16|         48|
    |grp_fu_651_p1          |   14|          3|   32|         96|
    |grp_fu_655_p0          |   14|          3|   16|         48|
    |grp_fu_655_p1          |   14|          3|   32|         96|
    |grp_fu_659_p0          |   14|          3|   32|         96|
    |grp_fu_659_p1          |   14|          3|   32|         96|
    |grp_fu_663_p0          |   14|          3|   32|         96|
    |grp_fu_663_p1          |   14|          3|   32|         96|
    |grp_fu_667_p0          |   14|          3|   32|         96|
    |i_012_fu_342           |    9|          2|    4|          8|
    |i_13_fu_310            |    9|          2|    3|          6|
    |i_15_fu_350            |    9|          2|    4|          8|
    |i_16_fu_322            |    9|          2|    3|          6|
    |i_18_fu_326            |    9|          2|    3|          6|
    |i_fu_306               |    9|          2|    3|          6|
    |idx198_fu_314          |    9|          2|    3|          6|
    |idx204_fu_330          |    9|          2|    5|         10|
    |idx213_fu_346          |    9|          2|    5|         10|
    |idx_fu_298             |    9|          2|    3|          6|
    |ilb_table_address0     |   14|          3|    5|         15|
    |reg_754                |    9|          2|   16|         32|
    |reg_765                |    9|          2|   14|         28|
    |xa1_2_fu_338           |    9|          2|   50|        100|
    |xa2_2_fu_334           |    9|          2|   50|        100|
    |zl_6_fu_302            |    9|          2|   50|        100|
    |zl_9_fu_318            |    9|          2|   48|         96|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1049|        217| 1207|       3182|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln347_reg_2868             |  32|   0|   32|          0|
    |add_ln350_reg_2874             |  32|   0|   32|          0|
    |add_ln367_reg_3004             |  32|   0|   32|          0|
    |add_ln371_reg_3081             |  32|   0|   32|          0|
    |add_ln379_reg_3102             |  32|   0|   32|          0|
    |ap_CS_fsm                      |  28|   0|   28|          0|
    |apl1_11_reg_3075               |  18|   0|   18|          0|
    |apl1_reg_2932                  |  18|   0|   18|          0|
    |apl2_8_reg_3069                |  17|   0|   17|          0|
    |apl2_reg_2926                  |  17|   0|   17|          0|
    |dec_del_bph_addr_1_reg_3028    |   3|   0|    3|          0|
    |dec_del_bph_addr_reg_3036      |   3|   0|    3|          0|
    |dec_del_bpl_addr_1_reg_2892    |   3|   0|    3|          0|
    |dec_del_bpl_addr_reg_2900      |   3|   0|    3|          0|
    |dec_del_dhx_load_3_reg_3087    |  14|   0|   14|          0|
    |dec_del_dhx_load_5_reg_3092    |  14|   0|   14|          0|
    |dec_del_dltx_load_3_reg_2938   |  16|   0|   16|          0|
    |dec_del_dltx_load_5_reg_2943   |  16|   0|   16|          0|
    |i_012_fu_342                   |   4|   0|    4|          0|
    |i_13_fu_310                    |   3|   0|    3|          0|
    |i_15_fu_350                    |   4|   0|    4|          0|
    |i_16_fu_322                    |   3|   0|    3|          0|
    |i_18_fu_326                    |   3|   0|    3|          0|
    |i_fu_306                       |   3|   0|    3|          0|
    |icmp_ln535_2_reg_3011          |   1|   0|    1|          0|
    |icmp_ln535_reg_2880            |   1|   0|    1|          0|
    |idx198_fu_314                  |   3|   0|    3|          0|
    |idx204_fu_330                  |   5|   0|    5|          0|
    |idx213_fu_346                  |   5|   0|    5|          0|
    |idx_fu_298                     |   3|   0|    3|          0|
    |lshr_ln_reg_2785               |   2|   0|    2|          0|
    |qq4_code4_table_load_reg_2818  |  16|   0|   16|          0|
    |reg_754                        |  16|   0|   16|          0|
    |reg_761                        |  32|   0|   32|          0|
    |reg_765                        |  14|   0|   14|          0|
    |sext_ln345_1_reg_2858          |  32|   0|   32|          0|
    |sext_ln346_1_reg_2863          |  31|   0|   31|          0|
    |sext_ln477_2_reg_2989          |  25|   0|   25|          0|
    |sext_ln477_reg_2838            |  25|   0|   25|          0|
    |sext_ln479_5_reg_2994          |  23|   0|   23|          0|
    |sext_ln479_reg_2843            |  23|   0|   23|          0|
    |sext_ln543_reg_3015            |  28|   0|   28|          0|
    |sub_ln378_reg_3097             |  32|   0|   32|          0|
    |trunc_ln15_reg_2828            |   4|   0|    4|          0|
    |trunc_ln345_2_reg_2853         |  16|   0|   16|          0|
    |trunc_ln345_reg_2848           |  31|   0|   31|          0|
    |trunc_ln364_1_reg_2999         |  14|   0|   14|          0|
    |trunc_ln405_reg_3147           |   4|   0|    4|          0|
    |trunc_ln522_2_reg_2961         |   4|   0|    4|          0|
    |xa1_2_fu_338                   |  50|   0|   50|          0|
    |xa2_2_fu_334                   |  50|   0|   50|          0|
    |zl_6_fu_302                    |  50|   0|   50|          0|
    |zl_9_fu_318                    |  48|   0|   48|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 938|   0|  938|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|           decode|  return value|
|input_r                   |   in|    8|     ap_none|          input_r|        scalar|
|dec_del_bpl_address0      |  out|    3|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_ce0           |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_we0           |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_d0            |  out|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_q0            |   in|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_dltx_address0     |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce0          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we0          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d0           |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q0           |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_address1     |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce1          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we1          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d1           |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q1           |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_rlt1_i                |   in|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o                |  out|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld         |  out|    1|     ap_ovld|         dec_rlt1|       pointer|
|dec_al1_i                 |   in|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o                 |  out|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o_ap_vld          |  out|    1|     ap_ovld|          dec_al1|       pointer|
|dec_rlt2_i                |   in|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o                |  out|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld         |  out|    1|     ap_ovld|         dec_rlt2|       pointer|
|dec_al2_i                 |   in|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o                 |  out|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o_ap_vld          |  out|    1|     ap_ovld|          dec_al2|       pointer|
|dec_detl_i                |   in|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o                |  out|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o_ap_vld         |  out|    1|     ap_ovld|         dec_detl|       pointer|
|qq4_code4_table_address0  |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0       |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0        |   in|   16|   ap_memory|  qq4_code4_table|         array|
|il                        |   in|    6|     ap_none|               il|       pointer|
|dec_nbl_i                 |   in|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o                 |  out|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o_ap_vld          |  out|    1|     ap_ovld|          dec_nbl|       pointer|
|wl_code_table_address0    |  out|    4|   ap_memory|    wl_code_table|         array|
|wl_code_table_ce0         |  out|    1|   ap_memory|    wl_code_table|         array|
|wl_code_table_q0          |   in|   13|   ap_memory|    wl_code_table|         array|
|ilb_table_address0        |  out|    5|   ap_memory|        ilb_table|         array|
|ilb_table_ce0             |  out|    1|   ap_memory|        ilb_table|         array|
|ilb_table_q0              |   in|   12|   ap_memory|        ilb_table|         array|
|dec_plt1_i                |   in|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o                |  out|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o_ap_vld         |  out|    1|     ap_ovld|         dec_plt1|       pointer|
|dec_plt2_i                |   in|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o                |  out|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o_ap_vld         |  out|    1|     ap_ovld|         dec_plt2|       pointer|
|dec_del_bph_address0      |  out|    3|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_ce0           |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_we0           |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_d0            |  out|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_q0            |   in|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_dhx_address0      |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce0           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we0           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d0            |  out|   14|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q0            |   in|   14|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_address1      |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce1           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we1           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d1            |  out|   14|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q1            |   in|   14|   ap_memory|      dec_del_dhx|         array|
|dec_rh1_i                 |   in|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o                 |  out|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o_ap_vld          |  out|    1|     ap_ovld|          dec_rh1|       pointer|
|dec_ah1_i                 |   in|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o                 |  out|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o_ap_vld          |  out|    1|     ap_ovld|          dec_ah1|       pointer|
|dec_rh2_i                 |   in|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o                 |  out|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o_ap_vld          |  out|    1|     ap_ovld|          dec_rh2|       pointer|
|dec_ah2_i                 |   in|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o                 |  out|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o_ap_vld          |  out|    1|     ap_ovld|          dec_ah2|       pointer|
|dec_deth_i                |   in|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o                |  out|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o_ap_vld         |  out|    1|     ap_ovld|         dec_deth|       pointer|
|dec_nbh_i                 |   in|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o                 |  out|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o_ap_vld          |  out|    1|     ap_ovld|          dec_nbh|       pointer|
|dec_ph1_i                 |   in|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o                 |  out|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o_ap_vld          |  out|    1|     ap_ovld|          dec_ph1|       pointer|
|dec_ph2_i                 |   in|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o                 |  out|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o_ap_vld          |  out|    1|     ap_ovld|          dec_ph2|       pointer|
|accumc_address0           |  out|    4|   ap_memory|           accumc|         array|
|accumc_ce0                |  out|    1|   ap_memory|           accumc|         array|
|accumc_we0                |  out|    1|   ap_memory|           accumc|         array|
|accumc_d0                 |  out|   32|   ap_memory|           accumc|         array|
|accumc_q0                 |   in|   32|   ap_memory|           accumc|         array|
|h_address0                |  out|    5|   ap_memory|                h|         array|
|h_ce0                     |  out|    1|   ap_memory|                h|         array|
|h_q0                      |   in|   15|   ap_memory|                h|         array|
|h_address1                |  out|    5|   ap_memory|                h|         array|
|h_ce1                     |  out|    1|   ap_memory|                h|         array|
|h_q1                      |   in|   15|   ap_memory|                h|         array|
|accumd_address0           |  out|    4|   ap_memory|           accumd|         array|
|accumd_ce0                |  out|    1|   ap_memory|           accumd|         array|
|accumd_we0                |  out|    1|   ap_memory|           accumd|         array|
|accumd_d0                 |  out|   32|   ap_memory|           accumd|         array|
|accumd_q0                 |   in|   32|   ap_memory|           accumd|         array|
|xout1                     |  out|   32|      ap_vld|            xout1|       pointer|
|xout1_ap_vld              |  out|    1|      ap_vld|            xout1|       pointer|
|xout2                     |  out|   32|      ap_vld|            xout2|       pointer|
|xout2_ap_vld              |  out|    1|      ap_vld|            xout2|       pointer|
+--------------------------+-----+-----+------------+-----------------+--------------+

