set_property SRC_FILE_INFO {cfile:/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet_Artix/Carcasa.srcs/constrs_1/new/top_level.xdc rfile:../../../Carcasa.srcs/constrs_1/new/top_level.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G4   [get_ports PLL_CLK_N];		set_property IOSTANDARD DIFF_SSTL15 [get_ports PLL_CLK_N]; 		# TE0712 = PLL_CLK_N	KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4   [get_ports PLL_CLK_P];		set_property IOSTANDARD DIFF_SSTL15 [get_ports PLL_CLK_P]; 		# TE0712 = PLL_CLK_P	KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21  [get_ports SPI_IO2];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_IO2]; 			# TE0712 = spi_io_2		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P22  [get_ports SPI_MOSI];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_MOSI]; 			# TE0712 = spi_io_0		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21  [get_ports SPI_IO1];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_IO1]; 			# TE0712 = spi_io_3		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R22  [get_ports SPI_MISO];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_MISO]; 			# TE0712 = spi_io_1		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T19  [get_ports SPI_CS];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_CS]; 			# TE0712 = spi_ss		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P14  [get_ports {ETH_TX_D[0]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TX_D[0]}]; 		 # TE0712 = ETH_TX_D0	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P15  [get_ports {ETH_TX_D[1]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TX_D[1]}]; 		 # TE0712 = ETH_TX_D1	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R14  [get_ports ETH_TX_EN];	    set_property IOSTANDARD LVCMOS25 [get_ports ETH_TX_EN]; 		 # TE0712 = ETH_TX_EN	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N13  [get_ports {ETH_RX_D[0]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RX_D[0]}]; 		 # TE0712 = ETH_RX_D0	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N14  [get_ports {ETH_RX_D[1]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RX_D[1]}]; 		 # TE0712 = ETH_RX_D1	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P20  [get_ports ETH_RX_DV];	    set_property IOSTANDARD LVCMOS25 [get_ports ETH_RX_DV]; 		 # TE0712 = ETH_RX_DV	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17  [get_ports ETH_RST];	        set_property IOSTANDARD LVCMOS25 [get_ports ETH_RST];    		 # TE0712 = ETH_RST   	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P17  [get_ports MDIO];	            set_property IOSTANDARD LVCMOS25 [get_ports MDIO];    		     # TE0712 = MDIO      	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R16  [get_ports MDC];	            set_property IOSTANDARD LVCMOS25 [get_ports MDC];    		     # TE0712 = MDC      	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N15  [get_ports LINK_LED];		    set_property IOSTANDARD LVCMOS25 [get_ports LINK_LED]; 		     # TE0712 = LINK_LED	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22 [get_ports LED];                set_property IOSTANDARD LVCMOS25 [get_ports LED];  # TE0712 = B16_L20_P - KIT ARTIX = JB1-50
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports nLED];               set_property IOSTANDARD LVCMOS25 [get_ports nLED];  # TE0712 = B16_L20_N - KIT ARTIX = JB1-52
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports ETH_LED1];          set_property IOSTANDARD LVCMOS25 [get_ports ETH_LED1];  # TE0712 = B15_IO0 - KIT ARTIX = JB2-90
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports ETH_LED2];          set_property IOSTANDARD LVCMOS25 [get_ports ETH_LED2];  # TE0712 = B15_IO25 - KIT ARTIX = JB2-99
