--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.317ns.
--------------------------------------------------------------------------------
Slack:                  16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.632 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        2.239   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.947ns logic, 2.239ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.632 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        2.239   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.936ns logic, 2.239ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.152ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.632 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        2.239   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.913ns logic, 2.239ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.632 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        2.239   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.899ns logic, 2.239ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.626 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        2.090   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.947ns logic, 2.090ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.026ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.626 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        2.090   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.936ns logic, 2.090ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.638 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y16.SR       net (fanout=9)        2.069   M_reset_cond_out
    SLICE_X6Y16.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (0.947ns logic, 2.069ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.626 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        2.090   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.913ns logic, 2.090ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.638 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y16.SR       net (fanout=9)        2.069   M_reset_cond_out
    SLICE_X6Y16.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.936ns logic, 2.069ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.634 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y19.SR       net (fanout=9)        2.052   M_reset_cond_out
    SLICE_X6Y19.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.947ns logic, 2.052ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.634 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y19.SR       net (fanout=9)        2.052   M_reset_cond_out
    SLICE_X6Y19.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.936ns logic, 2.052ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.638 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y16.SR       net (fanout=9)        2.069   M_reset_cond_out
    SLICE_X6Y16.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.913ns logic, 2.069ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.634 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y19.SR       net (fanout=9)        2.052   M_reset_cond_out
    SLICE_X6Y19.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.913ns logic, 2.052ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.638 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y16.SR       net (fanout=9)        2.069   M_reset_cond_out
    SLICE_X6Y16.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.899ns logic, 2.069ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.951ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.634 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y19.SR       net (fanout=9)        2.052   M_reset_cond_out
    SLICE_X6Y19.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.899ns logic, 2.052ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  17.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.629 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.902   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.947ns logic, 1.902ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.629 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.902   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.936ns logic, 1.902ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.629 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.902   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.913ns logic, 1.902ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  17.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.629 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.902   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.899ns logic, 1.902ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y18.SR       net (fanout=9)        1.859   M_reset_cond_out
    SLICE_X6Y18.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.947ns logic, 1.859ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  17.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y18.SR       net (fanout=9)        1.859   M_reset_cond_out
    SLICE_X6Y18.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.936ns logic, 1.859ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  17.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y18.SR       net (fanout=9)        1.859   M_reset_cond_out
    SLICE_X6Y18.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.913ns logic, 1.859ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  17.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y18.SR       net (fanout=9)        1.859   M_reset_cond_out
    SLICE_X6Y18.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.758ns (0.899ns logic, 1.859ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  17.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adderInput/M_state_changer_q_26 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (0.698 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adderInput/M_state_changer_q_26 to adderInput/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.CQ       Tcko                  0.476   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    SLICE_X7Y14.B6       net (fanout=7)        1.171   adderInput/M_state_changer_q[26]
    SLICE_X7Y14.B        Tilo                  0.259   M_state_q_FSM_FFd3
                                                       adderInput/edge_detector/out1
    SLICE_X7Y14.A3       net (fanout=2)        0.564   adderInput/M_edge_detector_out
    SLICE_X7Y14.CLK      Tas                   0.373   M_state_q_FSM_FFd3
                                                       adderInput/M_state_q_FSM_FFd2-In1
                                                       adderInput/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.108ns logic, 1.735ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.637 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y17.SR       net (fanout=9)        1.665   M_reset_cond_out
    SLICE_X6Y17.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.947ns logic, 1.665ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.637 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y17.SR       net (fanout=9)        1.665   M_reset_cond_out
    SLICE_X6Y17.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.936ns logic, 1.665ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  17.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.332 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y14.SR       net (fanout=9)        1.699   M_reset_cond_out
    SLICE_X7Y14.CLK      Tsrck                 0.438   M_state_q_FSM_FFd3
                                                       adderInput/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.956ns logic, 1.699ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  17.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.637 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y17.SR       net (fanout=9)        1.665   M_reset_cond_out
    SLICE_X6Y17.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.913ns logic, 1.665ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.332 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y14.SR       net (fanout=9)        1.699   M_reset_cond_out
    SLICE_X6Y14.CLK      Tsrck                 0.418   M_adderInput_error
                                                       adderInput/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.936ns logic, 1.699ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  17.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.637 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y17.SR       net (fanout=9)        1.665   M_reset_cond_out
    SLICE_X6Y17.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.899ns logic, 1.665ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_0/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_1/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_2/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_3/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_4/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_5/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_6/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_7/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_8/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_9/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_10/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_11/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_12/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_13/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_14/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_15/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_16/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_17/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_18/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_19/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_20/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_21/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_22/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_23/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_24/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_25/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_26/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_adderInput_error/CLK
  Logical resource: adderInput/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_adderInput_error/CLK
  Logical resource: adderInput/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.317|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435 paths, 0 nets, and 82 connections

Design statistics:
   Minimum period:   3.317ns{1}   (Maximum frequency: 301.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 04 21:49:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



