/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z[9] ^ celloutsig_0_3z[7];
  assign celloutsig_0_9z = celloutsig_0_3z[3] ^ in_data[24];
  assign celloutsig_1_1z = in_data[131] ^ celloutsig_1_0z[0];
  assign celloutsig_1_8z = celloutsig_1_6z[7] ^ celloutsig_1_3z[13];
  reg [10:0] _04_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_1_6z[10:1], celloutsig_1_12z };
  assign out_data[138:128] = _04_;
  reg [10:0] _05_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_6z[2:0], celloutsig_0_11z, celloutsig_0_14z };
  assign out_data[42:32] = _05_;
  assign celloutsig_0_6z = in_data[44:41] / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_1_3z = { in_data[116:114], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[156:154], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_0_22z = celloutsig_0_3z[9:4] == { celloutsig_0_11z[3:0], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_9z = in_data[168:166] || { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z[9:5], celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, in_data[73:68] };
  assign celloutsig_1_10z = { celloutsig_1_3z[14:9], celloutsig_1_5z } * { celloutsig_1_5z[7], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_11z = in_data[121:115] * { celloutsig_1_6z[5:0], celloutsig_1_9z };
  assign celloutsig_0_4z = | { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_3z[9:2], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_10z[15:7], celloutsig_1_14z };
  assign celloutsig_1_12z = ^ { celloutsig_1_5z[2:1], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_2z = ^ { in_data[172:171], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[71:61] >> in_data[81:71];
  assign celloutsig_1_19z = { in_data[104:96], celloutsig_1_16z } >> { celloutsig_1_6z[8:1], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[176:171] >> in_data[183:178];
  assign celloutsig_1_5z = { in_data[148], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } >> { in_data[153:150], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[52:50] <<< in_data[82:80];
  assign celloutsig_0_0z = in_data[53:50] - in_data[32:29];
  assign celloutsig_0_1z = in_data[62:49] - { in_data[26:17], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[10:0] ^ { in_data[186:184], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_14z = ~((celloutsig_0_2z[0] & celloutsig_0_6z[3]) | celloutsig_0_9z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z & in_data[191]) | celloutsig_1_5z[1]);
  assign { out_data[105:96], out_data[0] } = { celloutsig_1_19z, celloutsig_0_22z };
endmodule
