

================================================================
== Vitis HLS Report for 'load_input_buffer_c1'
================================================================
* Date:           Wed Nov  1 16:45:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18240|    18240|  0.182 ms|  0.182 ms|  18240|  18240|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BH      |    18239|    18239|       793|          -|          -|    23|        no|
        | + BH.1   |      765|      765|         3|          -|          -|   255|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1729|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     62|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    590|    -|
|Register         |        -|    -|     749|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     749|   2381|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |mul_3ns_10ns_12_1_1_U6        |mul_3ns_10ns_12_1_1        |        0|   0|  0|  62|    0|
    |sitofp_32ns_32_4_no_dsp_1_U5  |sitofp_32ns_32_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|  62|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln100_fu_689_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln101_fu_714_p2           |         +|   0|  0|   71|          64|          10|
    |add_ln107_1_fu_921_p2         |         +|   0|  0|   18|          11|           2|
    |add_ln107_2_fu_935_p2         |         +|   0|  0|   18|          11|           2|
    |add_ln107_fu_907_p2           |         +|   0|  0|   18|          11|           1|
    |add_ln116_1_fu_963_p2         |         +|   0|  0|   18|          11|           9|
    |add_ln116_2_fu_977_p2         |         +|   0|  0|   18|          11|           9|
    |add_ln116_3_fu_991_p2         |         +|   0|  0|   18|          11|           9|
    |add_ln116_fu_949_p2           |         +|   0|  0|   18|          11|           9|
    |add_ln346_1_fu_1021_p2        |         +|   0|  0|   16|           9|           8|
    |add_ln346_fu_778_p2           |         +|   0|  0|   16|           9|           8|
    |add_ln55_1_fu_614_p2          |         +|   0|  0|   13|           6|           4|
    |add_ln55_fu_624_p2            |         +|   0|  0|   17|          10|          10|
    |add_ln95_fu_575_p2            |         +|   0|  0|   12|           5|           1|
    |add_ln98_1_fu_595_p2          |         +|   0|  0|   17|          10|          10|
    |add_ln98_fu_543_p2            |         +|   0|  0|   16|           9|           4|
    |arrayidx31612_sum_fu_1124_p2  |         +|   0|  0|   16|           9|           3|
    |empty_66_fu_1118_p2           |         +|   0|  0|   15|           8|           1|
    |empty_68_fu_1134_p2           |         +|   0|  0|   18|          11|          11|
    |result_2_fu_859_p2            |         -|   0|  0|   39|           1|          32|
    |result_6_fu_1102_p2           |         -|   0|  0|   39|           1|          32|
    |sub_ln100_fu_679_p2           |         -|   0|  0|   27|          20|          20|
    |sub_ln18_1_fu_1035_p2         |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_792_p2            |         -|   0|  0|   15|           7|           8|
    |exitcond2_fu_1112_p2          |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln55_fu_608_p2           |      icmp|   0|  0|   17|          10|           8|
    |icmp_ln95_fu_569_p2           |      icmp|   0|  0|   12|           5|           5|
    |lshr_ln18_1_fu_1060_p2        |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_fu_817_p2           |      lshr|   0|  0|  240|          79|          79|
    |or_ln54_fu_645_p2             |        or|   0|  0|    2|           1|           1|
    |hclamp_fu_651_p3              |    select|   0|  0|   10|           1|          10|
    |result_7_fu_1146_p3           |    select|   0|  0|   32|           1|          32|
    |result_fu_865_p3              |    select|   0|  0|   32|           1|          32|
    |select_ln18_2_fu_1044_p3      |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_801_p3         |    select|   0|  0|    9|           1|           9|
    |select_ln54_fu_637_p3         |    select|   0|  0|    8|           1|           1|
    |val_1_fu_1094_p3              |    select|   0|  0|   32|           1|          32|
    |val_fu_851_p3                 |    select|   0|  0|   32|           1|          32|
    |shl_ln18_1_fu_1066_p2         |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_fu_823_p2            |       shl|   0|  0|  240|          79|          79|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1729|         675|         764|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  148|         32|    1|         32|
    |bh_fu_158                                                          |    9|          2|    5|         10|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1  |   26|          5|   11|         55|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0        |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d1        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1  |   26|          5|   11|         55|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0        |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d1        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address1  |   26|          5|   11|         55|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0        |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d1        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1    |   26|          5|   11|         55|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0          |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1          |   14|          3|   32|         96|
    |grp_fu_512_p0                                                      |   14|          3|   32|         96|
    |i1_blk_n_AR                                                        |    9|          2|    1|          2|
    |i1_blk_n_R                                                         |    9|          2|    1|          2|
    |loop_index_reg_501                                                 |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                                                     |   14|          3|   32|         96|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              |  590|        121|  488|       1826|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln95_reg_1197                                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                                           |  31|   0|   31|          0|
    |bh_fu_158                                                           |   5|   0|    5|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_10_reg_1281  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_11_reg_1286  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_14_reg_1291  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_15_reg_1296  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_16_reg_1301  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_17_reg_1306  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_18_reg_1311  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_19_reg_1316  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_22_reg_1321  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_23_reg_1326  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_24_reg_1331  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_25_reg_1336  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_26_reg_1341  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_27_reg_1346  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_30_reg_1351  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_31_reg_1356  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_32_reg_1361  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_33_reg_1366  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_34_reg_1371  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_35_reg_1376  |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_reg_1261   |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_reg_1266   |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_8_reg_1271   |  11|   0|   11|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_9_reg_1276   |  11|   0|   11|          0|
    |data_1_reg_1240                                                     |  32|   0|   32|          0|
    |empty_66_reg_1394                                                   |   8|   0|    8|          0|
    |empty_67_reg_1409                                                   |  32|   0|   32|          0|
    |empty_68_reg_1399                                                   |  11|   0|   11|          0|
    |h_cast2_reg_1180                                                    |   8|   0|   10|          2|
    |i1_addr_1_reg_1213                                                  |  64|   0|   64|          0|
    |i1_addr_reg_1207                                                    |  64|   0|   64|          0|
    |loop_index_reg_501                                                  |   8|   0|    8|          0|
    |lshr_ln_reg_1202                                                    |   3|   0|    3|          0|
    |reg_523                                                             |  32|   0|   32|          0|
    |result_6_reg_1386                                                   |  32|   0|   32|          0|
    |result_reg_1235                                                     |  32|   0|   32|          0|
    |sext_ln98_reg_1185                                                  |  10|   0|   10|          0|
    |trunc_ln107_reg_1256                                                |  11|   0|   11|          0|
    |trunc_ln371_1_reg_1251                                              |  23|   0|   23|          0|
    |trunc_ln371_reg_1230                                                |  23|   0|   23|          0|
    |trunc_ln95_reg_1190                                                 |   2|   0|    2|          0|
    |val_1_reg_1381                                                      |  32|   0|   32|          0|
    |xs_exp_1_reg_1245                                                   |   8|   0|    8|          0|
    |xs_exp_reg_1224                                                     |   8|   0|    8|          0|
    |xs_sign_reg_1219                                                    |   1|   0|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 749|   0|  751|          2|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|m_axi_i1_AWVALID                                                   |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWREADY                                                   |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWADDR                                                    |  out|   64|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWID                                                      |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWLEN                                                     |  out|   32|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWSIZE                                                    |  out|    3|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWBURST                                                   |  out|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWLOCK                                                    |  out|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWCACHE                                                   |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWPROT                                                    |  out|    3|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWQOS                                                     |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWREGION                                                  |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_AWUSER                                                    |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WVALID                                                    |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WREADY                                                    |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WDATA                                                     |  out|   32|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WSTRB                                                     |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WLAST                                                     |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WID                                                       |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_WUSER                                                     |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARVALID                                                   |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARREADY                                                   |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARADDR                                                    |  out|   64|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARID                                                      |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARLEN                                                     |  out|   32|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARSIZE                                                    |  out|    3|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARBURST                                                   |  out|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARLOCK                                                    |  out|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARCACHE                                                   |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARPROT                                                    |  out|    3|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARQOS                                                     |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARREGION                                                  |  out|    4|       m_axi|                                                        i1|       pointer|
|m_axi_i1_ARUSER                                                    |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RVALID                                                    |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RREADY                                                    |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RDATA                                                     |   in|   32|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RLAST                                                     |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RID                                                       |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RUSER                                                     |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_RRESP                                                     |   in|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_BVALID                                                    |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_BREADY                                                    |  out|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_BRESP                                                     |   in|    2|       m_axi|                                                        i1|       pointer|
|m_axi_i1_BID                                                       |   in|    1|       m_axi|                                                        i1|       pointer|
|m_axi_i1_BUSER                                                     |   in|    1|       m_axi|                                                        i1|       pointer|
|input_ftmap                                                        |   in|   64|     ap_none|                                               input_ftmap|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address1  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1  |  out|   11|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

