INFO-FLOW: Workspace /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21 opened at Fri May 10 15:14:33 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 9.17 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.35 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.5 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.16 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 9.83 sec.
Execute   create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_directive_top -name test test 
INFO: [HLS 200-1510] Running: set_directive_top -name test test 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.21 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 0.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.86 seconds. CPU system time: 0.99 seconds. Elapsed time: 5.7 seconds; current allocated memory: 1.078 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.484 GB.
Execute       set_directive_top test -name=test 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'd1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling d1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.17 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang d1.cpp -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.cpp.clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.17 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.96 seconds. Elapsed time: 4.42 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/d1.g.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.43 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.4 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 6.65 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=test -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=test -reflow-float-conversion -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.57 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=test 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=test -mllvm -hls-db-dir -mllvm /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,543 Compile/Link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,543 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,609 Unroll/Inline /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,609 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 949 Performance/Pipeline /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 949 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 970 Optimizations /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 970 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_10' is marked as complete unroll implied by the pipeline pragma (d1.cpp:91:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_11' is marked as complete unroll implied by the pipeline pragma (d1.cpp:95:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_12' is marked as complete unroll implied by the pipeline pragma (d1.cpp:98:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_6' is marked as complete unroll implied by the pipeline pragma (d1.cpp:65:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_7' is marked as complete unroll implied by the pipeline pragma (d1.cpp:72:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_8' is marked as complete unroll implied by the pipeline pragma (d1.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (d1.cpp:40:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (d1.cpp:44:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_4' is marked as complete unroll implied by the pipeline pragma (d1.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_10' (d1.cpp:91:20) in function 'test' completely with a factor of 7 (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_11' (d1.cpp:95:27) in function 'test' completely with a factor of 15 (d1.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_95_11' (d1.cpp:95:27) in function 'test' has been removed because the loop is unrolled completely (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_12' (d1.cpp:98:20) in function 'test' completely with a factor of 1 (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_6' (d1.cpp:65:19) in function 'test' completely with a factor of 1 (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_7' (d1.cpp:72:24) in function 'test' completely with a factor of 3 (d1.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_72_7' (d1.cpp:72:24) in function 'test' has been removed because the loop is unrolled completely (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_8' (d1.cpp:75:19) in function 'test' completely with a factor of 5 (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (d1.cpp:40:19) in function 'test' completely with a factor of 1 (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (d1.cpp:44:26) in function 'test' completely with a factor of 5 (d1.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (d1.cpp:44:26) in function 'test' has been removed because the loop is unrolled completely (d1.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_4' (d1.cpp:47:19) in function 'test' completely with a factor of 3 (d1.cpp:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access (d1.cpp:78:44)
WARNING: [HLS 214-167] The program may have out of bound array access (d1.cpp:106:44)
INFO: [HLS 214-248] Applying array_partition to 'arr': Complete partitioning on dimension 1. (d1.cpp:12:11)
INFO: [HLS 214-248] Applying array_partition to 'arg1_r': Complete partitioning on dimension 1. (d1.cpp:13:11)
INFO: [HLS 214-248] Applying array_partition to 'arg2_r': Complete partitioning on dimension 1. (d1.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'out1_w': Complete partitioning on dimension 1. (d1.cpp:15:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_1_READ'(d1.cpp:24:2) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d1.cpp:24:2)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_2_READ'(d1.cpp:31:2) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d1.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'ARRAY_WRITE'(d1.cpp:149:2) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d1.cpp:149:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 1.06 seconds. Elapsed time: 16.27 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.490 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.g.1.bc to /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_1_READ' (d1.cpp:24) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_2_READ' (d1.cpp:31) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_WRITE' (d1.cpp:149) in function 'test' automatically.
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d1.cpp:64:9) to (d1.cpp:62:20) in function 'test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'test' (d1.cpp:3:2)...215 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.517 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.560 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.55 sec.
Command     elaborate done; 21.27 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'test' ...
Execute       ap_set_top_model test 
Execute       get_model_list test -filter all-wo-channel -topdown 
Execute       preproc_iomode -model test 
Execute       preproc_iomode -model test_Pipeline_ARRAY_WRITE 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_62_5 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_37_1 
Execute       preproc_iomode -model test_Pipeline_ARRAY_2_READ 
Execute       preproc_iomode -model test_Pipeline_ARRAY_1_READ 
Execute       get_model_list test -filter all-wo-channel 
INFO-FLOW: Model list for configure: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_1_READ ...
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_1_READ 
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_2_READ ...
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_2_READ 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_37_1 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_62_5 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_62_5 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_WRITE ...
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_WRITE 
INFO-FLOW: Configuring Module : test ...
Execute       set_default_model test 
Execute       apply_spec_resource_limit test 
INFO-FLOW: Model list for preprocess: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_1_READ ...
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_1_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_1_READ 
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_2_READ ...
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_2_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_2_READ 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_37_1 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_62_5 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_62_5 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_62_5 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_WRITE ...
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_WRITE 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_WRITE 
INFO-FLOW: Preprocessing Module: test ...
Execute       set_default_model test 
Execute       cdfg_preprocess -model test 
Execute       rtl_gen_preprocess test 
INFO-FLOW: Model list for synthesis: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       schedule -model test_Pipeline_ARRAY_1_READ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_1_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_1_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_1_READ.
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       bind -model test_Pipeline_ARRAY_1_READ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_1_READ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       schedule -model test_Pipeline_ARRAY_2_READ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_2_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_2_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_2_READ.
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       bind -model test_Pipeline_ARRAY_2_READ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_2_READ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_37_1 
Execute       schedule -model test_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_37_1.
Execute       set_default_model test_Pipeline_VITIS_LOOP_37_1 
Execute       bind -model test_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_62_5 
Execute       schedule -model test_Pipeline_VITIS_LOOP_62_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_62_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_62_5.
Execute       set_default_model test_Pipeline_VITIS_LOOP_62_5 
Execute       bind -model test_Pipeline_VITIS_LOOP_62_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_62_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       schedule -model test_Pipeline_ARRAY_WRITE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_WRITE.
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       bind -model test_Pipeline_ARRAY_WRITE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_WRITE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test 
Execute       schedule -model test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0 seconds. Elapsed time: 3.03 seconds; current allocated memory: 1.575 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.sched.adb -f 
INFO-FLOW: Finish scheduling test.
Execute       set_default_model test 
Execute       bind -model test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.575 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.bind.adb -f 
INFO-FLOW: Finish binding test.
Execute       get_model_list test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_1_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_2_READ 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_62_5 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_WRITE 
Execute       rtl_gen_preprocess test 
INFO-FLOW: Model list for RTL generation: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_1_READ -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_1_READ' pipeline 'ARRAY_1_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_1_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.575 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_1_READ -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test_test_Pipeline_ARRAY_1_READ 
Execute       gen_rtl test_Pipeline_ARRAY_1_READ -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test_test_Pipeline_ARRAY_1_READ 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_1_READ_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_1_READ_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_1_READ -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.adb 
Execute       db_write -model test_Pipeline_ARRAY_1_READ -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_1_READ -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_2_READ -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_2_READ' pipeline 'ARRAY_2_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_2_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.575 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_2_READ -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test_test_Pipeline_ARRAY_2_READ 
Execute       gen_rtl test_Pipeline_ARRAY_2_READ -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test_test_Pipeline_ARRAY_2_READ 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_2_READ_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_2_READ_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_2_READ -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.adb 
Execute       db_write -model test_Pipeline_ARRAY_2_READ -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_2_READ -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_37_1 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.579 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test_test_Pipeline_VITIS_LOOP_37_1 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test_test_Pipeline_VITIS_LOOP_37_1 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_37_1 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_37_1 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_37_1 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_37_1 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_37_1 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_37_1 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_62_5 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_62_5' pipeline 'VITIS_LOOP_62_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_62_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.586 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test_test_Pipeline_VITIS_LOOP_62_5 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test_test_Pipeline_VITIS_LOOP_62_5 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_62_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_VITIS_LOOP_62_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_62_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_VITIS_LOOP_62_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_62_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model test_Pipeline_VITIS_LOOP_62_5 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model test_Pipeline_VITIS_LOOP_62_5 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_62_5 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_WRITE -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_WRITE' pipeline 'ARRAY_WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.593 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_WRITE -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test_test_Pipeline_ARRAY_WRITE 
Execute       gen_rtl test_Pipeline_ARRAY_WRITE -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test_test_Pipeline_ARRAY_WRITE 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_WRITE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_Pipeline_ARRAY_WRITE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_WRITE -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.adb 
Execute       db_write -model test_Pipeline_ARRAY_WRITE -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_WRITE -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test -top_prefix  -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'out1', 'arg1', 'arg2' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'test' is 7432 from HDL expression: (1'b1 == ap_CS_fsm_state26)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_32ns_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/vhdl/test 
Command       gen_rtl done; 0.31 sec.
Execute       gen_rtl test -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/verilog/test 
Execute       syn_report -csynth -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/test_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.79 sec.
Execute       db_write -model test -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.adb 
Command       db_write done; 0.22 sec.
Execute       db_write -model test -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.constraint.tcl 
Execute       syn_report -designview -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.design.xml 
Command       syn_report done; 0.42 sec.
Execute       syn_report -csynthDesign -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth.rpt -MHOut /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.protoinst 
Execute       sc_get_clocks test 
Execute       sc_get_portdomain test 
INFO-FLOW: Model list for RTL component generation: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_1_READ] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_2_READ] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_37_1] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component test_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model test_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component test_mux_16_4_32_1_1.
INFO-FLOW: Append model test_mux_16_4_32_1_1
INFO-FLOW: Found component test_mux_16_4_32_1_1.
INFO-FLOW: Append model test_mux_16_4_32_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_62_5] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO-FLOW: Found component test_mul_33ns_32ns_64_1_1.
INFO-FLOW: Append model test_mul_33ns_32ns_64_1_1
INFO-FLOW: Found component test_mux_15_4_32_1_1.
INFO-FLOW: Append model test_mux_15_4_32_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_WRITE] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
INFO-FLOW: Found component test_mux_16_4_29_1_1.
INFO-FLOW: Append model test_mux_16_4_29_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.tcl 
INFO-FLOW: Found component test_mem_m_axi.
INFO-FLOW: Append model test_mem_m_axi
INFO-FLOW: Found component test_control_s_axi.
INFO-FLOW: Append model test_control_s_axi
INFO-FLOW: Append model test_Pipeline_ARRAY_1_READ
INFO-FLOW: Append model test_Pipeline_ARRAY_2_READ
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: Append model test_Pipeline_ARRAY_WRITE
INFO-FLOW: Append model test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: test_flow_control_loop_pipe_sequential_init test_flow_control_loop_pipe_sequential_init test_mul_32ns_32ns_64_1_1 test_mux_16_4_32_1_1 test_mux_16_4_32_1_1 test_flow_control_loop_pipe_sequential_init test_mul_33ns_32ns_64_1_1 test_mux_15_4_32_1_1 test_flow_control_loop_pipe_sequential_init test_mux_16_4_29_1_1 test_flow_control_loop_pipe_sequential_init test_mem_m_axi test_control_s_axi test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_37_1 test_Pipeline_VITIS_LOOP_62_5 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Generating /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model test_mux_16_4_32_1_1
INFO-FLOW: To file: write model test_mux_16_4_32_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mul_33ns_32ns_64_1_1
INFO-FLOW: To file: write model test_mux_15_4_32_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mux_16_4_29_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mem_m_axi
INFO-FLOW: To file: write model test_control_s_axi
INFO-FLOW: To file: write model test_Pipeline_ARRAY_1_READ
INFO-FLOW: To file: write model test_Pipeline_ARRAY_2_READ
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: To file: write model test_Pipeline_ARRAY_WRITE
INFO-FLOW: To file: write model test
INFO-FLOW: Generating /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/vlog' tclDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db' modelList='test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mul_32ns_32ns_64_1_1
test_mux_16_4_32_1_1
test_mux_16_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mul_33ns_32ns_64_1_1
test_mux_15_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_16_4_29_1_1
test_flow_control_loop_pipe_sequential_init
test_mem_m_axi
test_control_s_axi
test_Pipeline_ARRAY_1_READ
test_Pipeline_ARRAY_2_READ
test_Pipeline_VITIS_LOOP_37_1
test_Pipeline_VITIS_LOOP_62_5
test_Pipeline_ARRAY_WRITE
test
' expOnly='0'
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.7 seconds; current allocated memory: 1.614 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mul_32ns_32ns_64_1_1
test_mux_16_4_32_1_1
test_mux_16_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mul_33ns_32ns_64_1_1
test_mux_15_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_16_4_29_1_1
test_flow_control_loop_pipe_sequential_init
test_mem_m_axi
test_control_s_axi
test_Pipeline_ARRAY_1_READ
test_Pipeline_ARRAY_2_READ
test_Pipeline_VITIS_LOOP_37_1
test_Pipeline_VITIS_LOOP_62_5
test_Pipeline_ARRAY_WRITE
test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_1_READ.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_2_READ.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_VITIS_LOOP_62_5.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test_Pipeline_ARRAY_WRITE.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/test.constraint.tcl 
Execute       sc_get_clocks test 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D1/D1/comb_21/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE test LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE test LOOP {} BUNDLEDNAME mem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST test MODULE2INSTS {test test test_Pipeline_ARRAY_1_READ grp_test_Pipeline_ARRAY_1_READ_fu_392 test_Pipeline_ARRAY_2_READ grp_test_Pipeline_ARRAY_2_READ_fu_415 test_Pipeline_VITIS_LOOP_37_1 grp_test_Pipeline_VITIS_LOOP_37_1_fu_438 test_Pipeline_VITIS_LOOP_62_5 grp_test_Pipeline_VITIS_LOOP_62_5_fu_471 test_Pipeline_ARRAY_WRITE grp_test_Pipeline_ARRAY_WRITE_fu_537} INST2MODULE {test test grp_test_Pipeline_ARRAY_1_READ_fu_392 test_Pipeline_ARRAY_1_READ grp_test_Pipeline_ARRAY_2_READ_fu_415 test_Pipeline_ARRAY_2_READ grp_test_Pipeline_VITIS_LOOP_37_1_fu_438 test_Pipeline_VITIS_LOOP_37_1 grp_test_Pipeline_VITIS_LOOP_62_5_fu_471 test_Pipeline_VITIS_LOOP_62_5 grp_test_Pipeline_ARRAY_WRITE_fu_537 test_Pipeline_ARRAY_WRITE} INSTDATA {test {DEPTH 1 CHILDREN {grp_test_Pipeline_ARRAY_1_READ_fu_392 grp_test_Pipeline_ARRAY_2_READ_fu_415 grp_test_Pipeline_VITIS_LOOP_37_1_fu_438 grp_test_Pipeline_VITIS_LOOP_62_5_fu_471 grp_test_Pipeline_ARRAY_WRITE_fu_537}} grp_test_Pipeline_ARRAY_1_READ_fu_392 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_ARRAY_2_READ_fu_415 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_37_1_fu_438 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_62_5_fu_471 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_ARRAY_WRITE_fu_537 {DEPTH 2 CHILDREN {}}} MODULEDATA {test_Pipeline_ARRAY_1_READ {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_325_p2 SOURCE d1.cpp:24 VARIABLE add_ln24 LOOP ARRAY_1_READ BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test_Pipeline_ARRAY_2_READ {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_325_p2 SOURCE d1.cpp:31 VARIABLE add_ln31 LOOP ARRAY_2_READ BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_534_p2 SOURCE d1.cpp:37 VARIABLE empty LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_540_p2 SOURCE {} VARIABLE empty_44 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U37 SOURCE d1.cpp:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_fu_614_p2 SOURCE d1.cpp:50 VARIABLE arr LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U38 SOURCE d1.cpp:50 VARIABLE mul_ln50_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_28_fu_659_p2 SOURCE d1.cpp:50 VARIABLE arr_28 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_9_fu_669_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_9 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U40 SOURCE d1.cpp:50 VARIABLE mul_ln50_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_29_fu_989_p2 SOURCE d1.cpp:50 VARIABLE arr_29 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_10_fu_685_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_10 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U41 SOURCE d1.cpp:50 VARIABLE mul_ln50_3 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_30_fu_1046_p2 SOURCE d1.cpp:50 VARIABLE arr_30 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_fu_705_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U42 SOURCE d1.cpp:50 VARIABLE mul_ln50_4 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_31_fu_1102_p2 SOURCE d1.cpp:50 VARIABLE arr_31 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_1111_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U43 SOURCE d1.cpp:50 VARIABLE mul_ln50_5 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_32_fu_1166_p2 SOURCE d1.cpp:50 VARIABLE arr_32 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_7_fu_1181_p17 SOURCE d1.cpp:36 VARIABLE sub_ln36_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U44 SOURCE d1.cpp:50 VARIABLE mul_ln50_6 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_33_fu_1217_p2 SOURCE d1.cpp:50 VARIABLE arr_33 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_34_fu_753_p2 SOURCE d1.cpp:52 VARIABLE arr_34 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U39 SOURCE d1.cpp:52 VARIABLE mul_ln52 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_35_fu_798_p2 SOURCE d1.cpp:52 VARIABLE arr_35 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_11_fu_808_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_11 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U45 SOURCE d1.cpp:52 VARIABLE mul_ln52_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_36_fu_1279_p2 SOURCE d1.cpp:52 VARIABLE arr_36 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_12_fu_824_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_12 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U46 SOURCE d1.cpp:52 VARIABLE mul_ln52_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_37_fu_1336_p2 SOURCE d1.cpp:52 VARIABLE arr_37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_3_fu_844_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_3 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U47 SOURCE d1.cpp:52 VARIABLE mul_ln52_3 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_38_fu_1392_p2 SOURCE d1.cpp:52 VARIABLE arr_38 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_4_fu_1401_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_4 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U48 SOURCE d1.cpp:52 VARIABLE mul_ln52_4 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_39_fu_1456_p2 SOURCE d1.cpp:52 VARIABLE arr_39 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_10_fu_1471_p17 SOURCE d1.cpp:36 VARIABLE sub_ln36_5 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U49 SOURCE d1.cpp:52 VARIABLE mul_ln52_5 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_40_fu_1507_p2 SOURCE d1.cpp:52 VARIABLE arr_40 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_872_p2 SOURCE d1.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 52 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_62_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_887_p2 SOURCE d1.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k1_1_fu_1395_p2 SOURCE d1.cpp:70 VARIABLE k1_1 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_42_fu_1427_p2 SOURCE d1.cpp:70 VARIABLE k_1_42 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1459_p2 SOURCE d1.cpp:70 VARIABLE tmp LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U115 SOURCE d1.cpp:70 VARIABLE tmp15 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1470_p2 SOURCE d1.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_951_p2 SOURCE d1.cpp:62 VARIABLE empty_43 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_991_p2 SOURCE d1.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U93 SOURCE d1.cpp:80 VARIABLE mul_ln80 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U94 SOURCE d1.cpp:80 VARIABLE mul_ln80_1 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_3_fu_1092_p2 SOURCE d1.cpp:80 VARIABLE sub_ln80_3 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U95 SOURCE d1.cpp:80 VARIABLE mul_ln80_2 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U96 SOURCE d1.cpp:80 VARIABLE mul_ln80_3 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k3_fu_1151_p2 SOURCE d1.cpp:36 VARIABLE k3 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_4_fu_1157_p2 SOURCE d1.cpp:80 VARIABLE sub_ln80_4 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U97 SOURCE d1.cpp:80 VARIABLE mul_ln80_4 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U98 SOURCE d1.cpp:80 VARIABLE mul_ln80_5 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k3_1_fu_1173_p2 SOURCE d1.cpp:81 VARIABLE k3_1 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_1183_p2 SOURCE d1.cpp:80 VARIABLE sub_ln80 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U99 SOURCE d1.cpp:80 VARIABLE mul_ln80_6 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U100 SOURCE d1.cpp:80 VARIABLE mul_ln80_7 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_fu_1199_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_1_fu_1716_p2 SOURCE d1.cpp:80 VARIABLE sub_ln80_1 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U101 SOURCE d1.cpp:80 VARIABLE mul_ln80_8 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U102 SOURCE d1.cpp:80 VARIABLE mul_ln80_9 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_1215_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_16_fu_1885_p17 SOURCE d1.cpp:80 VARIABLE sub_ln80_2 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U103 SOURCE d1.cpp:80 VARIABLE mul_ln80_10 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U104 SOURCE d1.cpp:80 VARIABLE mul_ln80_11 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_2_fu_1231_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_2 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U105 SOURCE d1.cpp:80 VARIABLE mul_ln80_12 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U106 SOURCE d1.cpp:80 VARIABLE mul_ln80_13 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_3_fu_1247_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_3 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U107 SOURCE d1.cpp:80 VARIABLE mul_ln80_14 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_14_fu_2024_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_14 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_4_fu_1263_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_4 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U108 SOURCE d1.cpp:80 VARIABLE mul_ln80_15 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_15_fu_2076_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_15 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_5_fu_2085_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_5 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U109 SOURCE d1.cpp:80 VARIABLE mul_ln80_16 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_16_fu_2136_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_16 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_9_fu_2145_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_9 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U110 SOURCE d1.cpp:80 VARIABLE mul_ln80_17 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_17_fu_2196_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_17 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_10_fu_2205_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_10 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U111 SOURCE d1.cpp:80 VARIABLE mul_ln80_18 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_18_fu_2335_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_18 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_6_fu_2214_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_6 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U112 SOURCE d1.cpp:80 VARIABLE mul_ln80_19 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_19_fu_2383_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_19 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_7_fu_2392_p2 SOURCE d1.cpp:36 VARIABLE sub_ln36_7 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U113 SOURCE d1.cpp:80 VARIABLE mul_ln80_20 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_20_fu_2439_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_20 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_27_fu_2454_p17 SOURCE d1.cpp:36 VARIABLE sub_ln36_8 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U114 SOURCE d1.cpp:80 VARIABLE mul_ln80_21 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_21_fu_2482_p2 SOURCE d1.cpp:80 VARIABLE add_ln80_21 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_1325_p2 SOURCE d1.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 92 BRAM 0 URAM 0}} test_Pipeline_ARRAY_WRITE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_280_p2 SOURCE d1.cpp:149 VARIABLE add_ln149 LOOP ARRAY_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U223 SOURCE d1.cpp:103 VARIABLE mul_ln103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U223 SOURCE d1.cpp:106 VARIABLE mul_ln106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U224 SOURCE d1.cpp:106 VARIABLE mul_ln106_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U225 SOURCE d1.cpp:106 VARIABLE mul_ln106_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U226 SOURCE d1.cpp:106 VARIABLE mul_ln106_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U224 SOURCE d1.cpp:106 VARIABLE mul_ln106_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U227 SOURCE d1.cpp:106 VARIABLE mul_ln106_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U228 SOURCE d1.cpp:106 VARIABLE mul_ln106_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U225 SOURCE d1.cpp:106 VARIABLE mul_ln106_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U229 SOURCE d1.cpp:106 VARIABLE mul_ln106_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U230 SOURCE d1.cpp:106 VARIABLE mul_ln106_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U231 SOURCE d1.cpp:106 VARIABLE mul_ln106_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U232 SOURCE d1.cpp:106 VARIABLE mul_ln106_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U233 SOURCE d1.cpp:106 VARIABLE mul_ln106_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U234 SOURCE d1.cpp:106 VARIABLE mul_ln106_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U226 SOURCE d1.cpp:114 VARIABLE mul_ln114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U227 SOURCE d1.cpp:114 VARIABLE mul_ln114_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U228 SOURCE d1.cpp:114 VARIABLE mul_ln114_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U229 SOURCE d1.cpp:114 VARIABLE mul_ln114_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U230 SOURCE d1.cpp:114 VARIABLE mul_ln114_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U231 SOURCE d1.cpp:115 VARIABLE mul_ln115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U232 SOURCE d1.cpp:115 VARIABLE mul_ln115_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U233 SOURCE d1.cpp:115 VARIABLE mul_ln115_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U234 SOURCE d1.cpp:115 VARIABLE mul_ln115_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U235 SOURCE d1.cpp:116 VARIABLE mul_ln116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U236 SOURCE d1.cpp:116 VARIABLE mul_ln116_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U237 SOURCE d1.cpp:114 VARIABLE mul_ln114_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U238 SOURCE d1.cpp:115 VARIABLE mul_ln115_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U239 SOURCE d1.cpp:114 VARIABLE mul_ln114_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U240 SOURCE d1.cpp:114 VARIABLE mul_ln114_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U241 SOURCE d1.cpp:115 VARIABLE mul_ln115_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U242 SOURCE d1.cpp:116 VARIABLE mul_ln116_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U243 SOURCE d1.cpp:117 VARIABLE mul_ln117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U244 SOURCE d1.cpp:114 VARIABLE mul_ln114_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U245 SOURCE d1.cpp:115 VARIABLE mul_ln115_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U246 SOURCE d1.cpp:116 VARIABLE mul_ln116_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U247 SOURCE d1.cpp:115 VARIABLE mul_ln115_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_1294_p2 SOURCE d1.cpp:37 VARIABLE tmp16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U292 SOURCE d1.cpp:37 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U248 SOURCE d1.cpp:116 VARIABLE mul_ln116_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U249 SOURCE d1.cpp:116 VARIABLE mul_ln116_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_1308_p2 SOURCE d1.cpp:106 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U293 SOURCE d1.cpp:106 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U294 SOURCE d1.cpp:37 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_1755_p2 SOURCE d1.cpp:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_1761_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_1775_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_3_fu_1781_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_4_fu_1787_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_5_fu_1801_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_8_fu_1807_p2 SOURCE d1.cpp:116 VARIABLE add_ln116_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U250 SOURCE d1.cpp:117 VARIABLE mul_ln117_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U251 SOURCE d1.cpp:117 VARIABLE mul_ln117_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp22_fu_1319_p2 SOURCE d1.cpp:106 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U295 SOURCE d1.cpp:106 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U296 SOURCE d1.cpp:106 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U297 SOURCE d1.cpp:37 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_1860_p2 SOURCE d1.cpp:117 VARIABLE add_ln117_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U252 SOURCE d1.cpp:118 VARIABLE mul_ln118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U253 SOURCE d1.cpp:118 VARIABLE mul_ln118_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp28_fu_1332_p2 SOURCE d1.cpp:106 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U298 SOURCE d1.cpp:106 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_32ns_64_1_1_U299 SOURCE d1.cpp:106 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U235 SOURCE d1.cpp:119 VARIABLE mul_ln119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U236 SOURCE d1.cpp:119 VARIABLE mul_ln119_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_3_fu_1358_p2 SOURCE d1.cpp:119 VARIABLE add_ln119_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_4_fu_1364_p2 SOURCE d1.cpp:119 VARIABLE add_ln119_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_5_fu_1378_p2 SOURCE d1.cpp:119 VARIABLE add_ln119_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U237 SOURCE d1.cpp:120 VARIABLE mul_ln120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U238 SOURCE d1.cpp:120 VARIABLE mul_ln120_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U239 SOURCE d1.cpp:120 VARIABLE mul_ln120_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U240 SOURCE d1.cpp:120 VARIABLE mul_ln120_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U241 SOURCE d1.cpp:120 VARIABLE mul_ln120_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U242 SOURCE d1.cpp:120 VARIABLE mul_ln120_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U243 SOURCE d1.cpp:120 VARIABLE mul_ln120_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_1400_p2 SOURCE d1.cpp:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_1406_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_1420_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_1426_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_4_fu_1432_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_5_fu_1446_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_7_fu_1452_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_8_fu_1458_p2 SOURCE d1.cpp:120 VARIABLE add_ln120_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U244 SOURCE d1.cpp:121 VARIABLE mul_ln121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U245 SOURCE d1.cpp:121 VARIABLE mul_ln121_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U246 SOURCE d1.cpp:121 VARIABLE mul_ln121_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U247 SOURCE d1.cpp:121 VARIABLE mul_ln121_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U248 SOURCE d1.cpp:121 VARIABLE mul_ln121_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U249 SOURCE d1.cpp:121 VARIABLE mul_ln121_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U250 SOURCE d1.cpp:121 VARIABLE mul_ln121_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U251 SOURCE d1.cpp:121 VARIABLE mul_ln121_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_1464_p2 SOURCE d1.cpp:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_1470_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_1484_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_1490_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_4_fu_1496_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_5_fu_1510_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_7_fu_1516_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_8_fu_1522_p2 SOURCE d1.cpp:121 VARIABLE add_ln121_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U254 SOURCE d1.cpp:122 VARIABLE mul_ln122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U255 SOURCE d1.cpp:122 VARIABLE mul_ln122_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U256 SOURCE d1.cpp:122 VARIABLE mul_ln122_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U257 SOURCE d1.cpp:122 VARIABLE mul_ln122_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U258 SOURCE d1.cpp:122 VARIABLE mul_ln122_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U259 SOURCE d1.cpp:122 VARIABLE mul_ln122_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U260 SOURCE d1.cpp:122 VARIABLE mul_ln122_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U261 SOURCE d1.cpp:123 VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U262 SOURCE d1.cpp:123 VARIABLE mul_ln123_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U263 SOURCE d1.cpp:123 VARIABLE mul_ln123_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U264 SOURCE d1.cpp:123 VARIABLE mul_ln123_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U265 SOURCE d1.cpp:123 VARIABLE mul_ln123_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U266 SOURCE d1.cpp:123 VARIABLE mul_ln123_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U267 SOURCE d1.cpp:124 VARIABLE mul_ln124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U268 SOURCE d1.cpp:124 VARIABLE mul_ln124_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U269 SOURCE d1.cpp:124 VARIABLE mul_ln124_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U270 SOURCE d1.cpp:124 VARIABLE mul_ln124_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U271 SOURCE d1.cpp:124 VARIABLE mul_ln124_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U272 SOURCE d1.cpp:125 VARIABLE mul_ln125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U273 SOURCE d1.cpp:125 VARIABLE mul_ln125_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U274 SOURCE d1.cpp:125 VARIABLE mul_ln125_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U275 SOURCE d1.cpp:125 VARIABLE mul_ln125_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U252 SOURCE d1.cpp:126 VARIABLE mul_ln126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U253 SOURCE d1.cpp:126 VARIABLE mul_ln126_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U254 SOURCE d1.cpp:126 VARIABLE mul_ln126_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U255 SOURCE d1.cpp:127 VARIABLE mul_ln127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U256 SOURCE d1.cpp:127 VARIABLE mul_ln127_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U257 SOURCE d1.cpp:128 VARIABLE mul_ln128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_47_fu_1988_p2 SOURCE d1.cpp:128 VARIABLE arr_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_2007_p2 SOURCE d1.cpp:130 VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_2013_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U258 SOURCE d1.cpp:130 VARIABLE mul_ln130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U259 SOURCE d1.cpp:130 VARIABLE mul_ln130_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U260 SOURCE d1.cpp:130 VARIABLE mul_ln130_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U261 SOURCE d1.cpp:130 VARIABLE mul_ln130_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U262 SOURCE d1.cpp:130 VARIABLE mul_ln130_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U263 SOURCE d1.cpp:130 VARIABLE mul_ln130_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U264 SOURCE d1.cpp:130 VARIABLE mul_ln130_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U265 SOURCE d1.cpp:130 VARIABLE mul_ln130_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U266 SOURCE d1.cpp:130 VARIABLE mul_ln130_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_1600_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_3_fu_1610_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_4_fu_1616_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_5_fu_1626_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_41_fu_2057_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_6_fu_2061_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_7_fu_1632_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_8_fu_1642_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_9_fu_2078_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_10_fu_2088_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_12_fu_2098_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_35_fu_2112_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_11_fu_2118_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U276 SOURCE d1.cpp:130 VARIABLE mul_ln130_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U277 SOURCE d1.cpp:130 VARIABLE mul_ln130_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U278 SOURCE d1.cpp:130 VARIABLE mul_ln130_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U279 SOURCE d1.cpp:130 VARIABLE mul_ln130_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U280 SOURCE d1.cpp:130 VARIABLE mul_ln130_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U281 SOURCE d1.cpp:130 VARIABLE mul_ln130_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U282 SOURCE d1.cpp:130 VARIABLE mul_ln130_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_13_fu_2204_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_14_fu_2214_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_15_fu_2224_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_16_fu_2230_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_17_fu_2236_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_18_fu_2976_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_20_fu_2986_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_19_fu_2996_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U283 SOURCE d1.cpp:130 VARIABLE mul_ln130_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U284 SOURCE d1.cpp:130 VARIABLE mul_ln130_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U285 SOURCE d1.cpp:130 VARIABLE mul_ln130_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U286 SOURCE d1.cpp:130 VARIABLE mul_ln130_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U287 SOURCE d1.cpp:130 VARIABLE mul_ln130_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_21_fu_2282_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_22_fu_2292_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_23_fu_2302_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_24_fu_3035_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_42_fu_3045_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_26_fu_3050_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_40_fu_3064_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_25_fu_3069_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U288 SOURCE d1.cpp:130 VARIABLE mul_ln130_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U289 SOURCE d1.cpp:130 VARIABLE mul_ln130_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U290 SOURCE d1.cpp:130 VARIABLE mul_ln130_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_27_fu_2328_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_28_fu_3352_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_30_fu_3362_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_29_fu_3372_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U291 SOURCE d1.cpp:130 VARIABLE mul_ln130_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_36_fu_3408_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_31_fu_3418_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_2338_p2 SOURCE d1.cpp:115 VARIABLE add_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_2344_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_2358_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_3_fu_2364_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_2390_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_8_fu_2396_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_9_fu_2402_p2 SOURCE d1.cpp:115 VARIABLE add_ln115_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_37_fu_3456_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_2408_p2 SOURCE d1.cpp:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_2434_p2 SOURCE d1.cpp:114 VARIABLE add_ln114_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_2440_p2 SOURCE d1.cpp:114 VARIABLE add_ln114_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_8_fu_2466_p2 SOURCE d1.cpp:114 VARIABLE add_ln114_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_9_fu_2472_p2 SOURCE d1.cpp:114 VARIABLE add_ln114_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_10_fu_2478_p2 SOURCE d1.cpp:114 VARIABLE add_ln114_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_38_fu_3556_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_34_fu_3585_p2 SOURCE d1.cpp:130 VARIABLE add_ln130_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_fu_3609_p2 SOURCE d1.cpp:130 VARIABLE out1_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_3618_p2 SOURCE d1.cpp:131 VARIABLE add_ln131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1648_p2 SOURCE d1.cpp:127 VARIABLE add_ln127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_1_fu_3639_p2 SOURCE d1.cpp:131 VARIABLE out1_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_2604_p2 SOURCE d1.cpp:125 VARIABLE add_ln125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_2610_p2 SOURCE d1.cpp:125 VARIABLE add_ln125_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_2650_p2 SOURCE d1.cpp:133 VARIABLE add_ln133_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_2_fu_2662_p2 SOURCE d1.cpp:133 VARIABLE add_ln133_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_2684_p2 SOURCE d1.cpp:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_3110_p2 SOURCE d1.cpp:134 VARIABLE add_ln134_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_3122_p2 SOURCE d1.cpp:134 VARIABLE add_ln134_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_3169_p2 SOURCE d1.cpp:135 VARIABLE add_ln135_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_2_fu_3181_p2 SOURCE d1.cpp:135 VARIABLE add_ln135_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_2_fu_2764_p2 SOURCE d1.cpp:122 VARIABLE add_ln122_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_3_fu_2770_p2 SOURCE d1.cpp:122 VARIABLE add_ln122_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_4_fu_2784_p2 SOURCE d1.cpp:122 VARIABLE add_ln122_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_6_fu_2794_p2 SOURCE d1.cpp:122 VARIABLE add_ln122_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_3229_p2 SOURCE d1.cpp:136 VARIABLE add_ln136_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_3241_p2 SOURCE d1.cpp:136 VARIABLE add_ln136_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_7_fu_3277_p2 SOURCE d1.cpp:137 VARIABLE out1_w_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_3285_p2 SOURCE d1.cpp:138 VARIABLE add_ln138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_2806_p2 SOURCE d1.cpp:138 VARIABLE add_ln138_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_7_fu_1686_p2 SOURCE d1.cpp:138 VARIABLE add_ln138_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_10_fu_2831_p2 SOURCE d1.cpp:138 VARIABLE add_ln138_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_3_fu_2854_p2 SOURCE d1.cpp:139 VARIABLE add_ln139_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_9_fu_3694_p2 SOURCE d1.cpp:139 VARIABLE out1_w_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_2907_p2 SOURCE d1.cpp:140 VARIABLE add_ln140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_2913_p2 SOURCE d1.cpp:140 VARIABLE add_ln140_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_2919_p2 SOURCE d1.cpp:141 VARIABLE add_ln141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_3475_p2 SOURCE d1.cpp:142 VARIABLE add_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_3486_p2 SOURCE d1.cpp:143 VARIABLE add_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_3701_p2 SOURCE d1.cpp:144 VARIABLE add_ln144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_15_fu_3724_p2 SOURCE d1.cpp:145 VARIABLE out1_w_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 452 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.624 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
Execute       syn_report -model test -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.65 sec.
Command   csynth_design done; 35.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.28 seconds. CPU system time: 2.26 seconds. Elapsed time: 35.29 seconds; current allocated memory: 143.121 MB.
Command ap_source done; 50.92 sec.
Execute cleanup_all 
