// Seed: 411375489
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4 = id_2 == 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output wire  id_0,
    output tri1  id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  logic id_5
);
  id_7 :
  assert property (@* 1) id_7 <= 1;
  assign id_7 = id_5;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
