crtc_mask	,	V_588
intel_dp_get_sink_irq	,	F_212
DRM_MODE_SCALE_NONE	,	V_502
pch_id	,	V_82
intel_crtc_active	,	F_138
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_359
HDMI_AUDIO_AUTO	,	V_488
intel_dp_link_down	,	F_148
DPIO_PCS_CLK_CRI_RXEB_EIOS_EN	,	V_330
DRM_MODE_CONNECTOR_DisplayPort	,	V_560
DP_AUX_CH_CTL_INTERRUPT	,	V_103
adapter	,	V_129
INIT_DELAYED_WORK	,	F_274
get_delay	,	F_261
DP_LINK_STATUS_SIZE	,	V_335
"failed to train DP, aborting\n"	,	L_69
"dp port still on, should be off\n"	,	L_43
child_dev	,	V_513
DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT	,	V_104
HDMI_AUDIO_ON	,	V_489
DP_DOWN_STREAM_PORT_COUNT	,	V_450
DP_PRE_EMPHASIS_0	,	V_206
drm_match_cea_mode	,	F_75
vlv_power_sequencer_pipe	,	F_20
power_seq	,	V_326
EDP_LINK_TRAIN_400MV_3_5DB_IVB	,	V_373
"no scaling not supported\n"	,	L_79
DP_TRAINING_PATTERN_SET	,	V_425
C	,	F_33
DP_AUX_I2C_REPLY_MASK	,	V_144
max_link_clock	,	V_18
PCH_DP_D	,	V_259
downstream_ports	,	V_448
PCH_DP_C	,	V_257
DP_BRANCH_OUI	,	V_453
PCH_DP_B	,	V_255
max_clock	,	V_177
DP_PRE_EMPHASIS_3_5	,	V_364
"dp pll on, should be off\n"	,	L_42
PANEL_PORT_SELECT_DPB_VLV	,	V_66
ironlake_wait_panel_off	,	F_89
_wait_for	,	F_87
drm_mode_status	,	V_20
drm_crtc	,	V_59
address	,	V_114
DP_NO_AUX_HANDSHAKE_LINK_TRAINING	,	V_556
i	,	V_40
DP_PLL_FREQ_270MHZ	,	V_202
drm_i915_gem_object	,	V_308
ENOENT	,	V_557
p	,	V_352
INTEL_BROADCAST_RGB_FULL	,	V_498
HSW_TVIDEO_DIP_CTL	,	F_127
v	,	V_41
"160MHz cpu eDP clock, might need ilk devA w/a\n"	,	L_23
DP_LINK_BW_SET	,	V_435
"Turn eDP power on\n"	,	L_37
intel_dp_init_panel_power_sequencer	,	F_165
ack	,	V_117
link_status	,	V_334
DP	,	V_201
vlv_dport_to_channel	,	F_158
scaling_mode_property	,	V_501
"Sink OUI: %02hx%02hx%02hx\n"	,	L_73
reg	,	V_466
recv_size	,	V_87
ret	,	V_90
no_aux_handshake	,	V_554
EDP_PSR_TP1_TIME_0us	,	V_303
"dp_aux_ch not done status 0x%08x\n"	,	L_6
"Need VDD to turn off panel\n"	,	L_40
EDP_LINK_TRAIN_800MV_0DB_IVB	,	V_377
POSTING_READ	,	F_78
get_hw_state	,	V_565
ch_data	,	V_88
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_340
intel_dp_hot_plug	,	F_249
ironlake_edp_have_panel_power	,	F_28
panel_power_down_delay	,	V_443
EDP_LINK_TRAIN_400MV_0DB_IVB	,	V_372
port	,	V_61
intel_gen4_signal_levels	,	F_189
EDP_LINK_TRAIN_600MV_0DB_IVB	,	V_375
psr_dpcd	,	V_289
drm_property	,	V_491
DP_PRE_EMPHASIS_6	,	V_365
DEVICE_TYPE_eDP	,	V_518
"eDP powered off while attempting aux channel communication.\n"	,	L_2
intel_dp_max_link_bw	,	F_7
this_v	,	V_356
CLKCFG_FSB_667	,	V_52
EDP_FORCE_VDD	,	V_73
intel_dp_set_clock	,	F_67
psr_setup_done	,	V_279
this_p	,	V_357
drm_object_property_set_value	,	F_239
mode_set	,	V_581
attached_connector	,	V_174
data_reg	,	V_274
pp_on_reg	,	V_526
intel_panel_setup_backlight	,	F_269
broadcast_rgb_property	,	V_494
intel_attached_dp	,	F_4
VLV_PIPE_PP_OFF_DELAYS	,	F_258
link_config	,	V_433
DP_LINK_TRAIN_MASK	,	V_422
PANEL_LIGHT_ON_DELAY_MASK	,	V_536
intel_attach_force_audio_property	,	F_254
max_lanes	,	V_19
dev_private	,	V_46
intel_edp_psr_do_enable	,	F_141
port_sel	,	V_64
PP_ON	,	V_72
p_child	,	V_507
intel_runtime_pm_get	,	F_92
clock_set	,	V_170
intel_crtc_config	,	V_160
EDP_PSR_DEBUG_CTL	,	F_130
"Unsupported voltage swing/pre-emphasis level:"	,	L_57
DP_AUX_NATIVE_REPLY_NACK	,	V_140
"DP link bw %02x lane count %d clock %d bpp %d\n"	,	L_20
tries	,	V_439
get_aux_clock_divider	,	F_38
to_delayed_work	,	F_97
drm_dp_link_train_clock_recovery_delay	,	F_203
intel_dp_aux_native_write_1	,	F_58
"too many retries, giving up\n"	,	L_9
"%s: channel EQ not ok, retraining\n"	,	L_76
intel_dp_aux_native_write	,	F_56
intel_dp_aux_native_read	,	F_59
tmp	,	V_252
intel_dp_link_required	,	F_9
property	,	V_492
DDI_BUF_EMP_1200MV_0DB_BDW	,	V_397
"[CONNECTOR:%d:%s]\n"	,	L_78
HPD_PORT_D	,	V_575
HPD_PORT_C	,	V_574
byte	,	V_123
mode_config	,	V_233
HPD_PORT_B	,	V_573
wait_event_timeout	,	F_34
HPD_PORT_A	,	V_572
"HSW ties PSR to DDI A (eDP)\n"	,	L_49
HSW_STEREO_3D_CTL	,	F_140
connector	,	V_9
EDP_PSR_LINK_DISABLE	,	V_305
"PSR condition failed: Interlaced is Enabled\n"	,	L_55
DRM_INFO	,	F_263
"Turn eDP power off\n"	,	L_39
HAS_AUX_IRQ	,	F_47
DP_MAX_LINK_RATE	,	V_12
DP_TRAIN_MAX_SWING_REACHED	,	V_358
DDI_BUF_EMP_600MV_6DB_BDW	,	V_394
DP_A	,	V_198
g4x_enable_dp	,	F_154
EDP_LINK_TRAIN_400MV_3_5DB_SNB_B	,	V_368
intel_dp_mode_valid	,	F_11
to_intel_crtc	,	F_21
disable	,	V_582
drm_dp_bw_code_to_link_rate	,	F_13
DP_LINK_TRAIN_PAT_2	,	V_424
drm_mode_create_scaling_mode_property	,	F_256
cpu_transcoder	,	V_273
DP_LINK_TRAIN_PAT_1	,	V_423
PANEL_PORT_SELECT_DPD	,	V_551
EDP_LINK_TRAIN_600MV_3_5DB_IVB	,	V_376
intel_dp_detect_audio	,	F_237
PANEL_PORT_SELECT_DPA	,	V_550
mode	,	V_22
gmbus_wait_queue	,	V_79
drm_dp_channel_eq_ok	,	F_206
intel_dig_port	,	V_3
vlv_enable_dp	,	F_155
t10	,	V_541
drm_detect_monitor_audio	,	F_232
DP_TRAIN_PRE_EMPHASIS_0	,	V_345
DP_PLL_FREQ_160MHZ	,	V_200
pm_qos	,	V_95
pipe	,	V_58
"Enabling DP audio on pipe %c\n"	,	L_24
msecs_to_jiffies_timeout	,	F_35
DP_TRAIN_PRE_EMPHASIS_6	,	V_343
DP_PRE_EMPHASIS_MASK	,	V_402
EDP_LINK_TRAIN_800MV_3_5DB_IVB	,	V_378
dpio_channel	,	V_324
pipe_name	,	F_82
uint16_t	,	T_4
DP_LINK_TRAIN_MASK_CPT	,	V_419
EREMOTEIO	,	V_141
try	,	V_92
intel_gen6_edp_signal_levels	,	F_190
DRM_MODE_CONNECTOR_eDP	,	V_504
list_for_each_entry	,	F_146
drm_dp_max_lane_count	,	F_14
EDP_LINK_TRAIN_500MV_0DB_IVB	,	V_379
IDLE_ON_VALUE	,	V_222
intel_dp_set_property	,	F_238
running	,	V_150
PANEL_UNLOCK_REGS	,	V_229
intel_connector	,	V_23
EDP_PSR_DEBUG_MASK_HPD	,	V_286
PANEL_PORT_SELECT_MASK	,	V_65
recv	,	V_86
DDI_BUF_EMP_600MV_6DB_HSW	,	V_386
drm_probe_ddc	,	F_218
link_avail	,	V_179
CLKCFG_FSB_MASK	,	V_49
trans_dp	,	V_254
backlight_on_delay	,	V_243
DP_PLL_FREQ_MASK	,	V_199
lane	,	V_353
DP_TRAINING_PATTERN_MASK	,	V_410
DPA_AUX_CH_CTL	,	V_96
DP_TRAINING_PATTERN_1	,	V_413
DP_TRAINING_PATTERN_2	,	V_415
DP_TRAINING_PATTERN_3	,	V_417
IS_BROADWELL	,	F_49
EDP_PSR_STATUS_CTL	,	F_144
"Adding %s connector on port %c\n"	,	L_86
drm_connector_cleanup	,	F_244
intel_dp_aux_ch	,	F_46
intel_dp_handle_test_request	,	F_213
port_name	,	F_271
CLKCFG_FSB_1600	,	V_56
VLV_PIPE_PP_CONTROL	,	F_25
t1_t3	,	V_532
aux_clock_divider	,	V_89
IS_ERR	,	F_224
PANEL_POWER_DOWN_DELAY_SHIFT	,	V_543
DIV_ROUND_UP	,	F_44
"panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n"	,	L_84
DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN	,	V_331
ironlake_get_pp_control	,	F_91
msleep	,	F_52
DP_PORT_WIDTH	,	F_80
PORTC_HOTPLUG_LIVE_STATUS_G4X	,	V_481
CLKCFG_FSB_1333	,	V_55
dp_m_n	,	V_194
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_265
is_edp_psr	,	F_122
"Broken DP branch device, ignoring\n"	,	L_77
len	,	V_405
DP_LINK_TRAIN_PAT_1_CPT	,	V_420
"too many full retries, give up\n"	,	L_65
pp_on	,	V_523
intel_ddi_prepare_link_retrain	,	F_202
DP_PSR_SUPPORT	,	V_445
vlv_pre_enable_dp	,	F_157
"i2c_init %s\n"	,	L_16
DRM_MODE_DPMS_OFF	,	V_321
vlv_wait_port_ready	,	F_167
adjusted_mode	,	V_171
intel_ddi_connector_get_hw_state	,	V_566
EDP_PSR_IDLE_FRAME_SHIFT	,	V_307
preemph_reg_value	,	V_348
DP_DOWNSTREAM_PORT_0	,	V_447
GFP_KERNEL	,	V_577
cur	,	V_520
source_ok	,	V_311
child_device_config	,	V_506
TRANS_DP_CTL	,	F_117
intel_edp_psr_enable_sink	,	F_131
intel_enable_dp	,	F_150
DPIO_PCS_TX_LANE2_RESET	,	V_328
DP_TRAIN_VOLTAGE_SWING_600	,	V_342
DP_LINK_TRAIN_OFF	,	V_215
mutex_unlock	,	F_99
VLV_PCS_DW11	,	F_184
VLV_PCS_DW12	,	F_172
DP_AUX_CH_CTL_TIME_OUT_600us	,	V_97
found	,	V_188
VLV_PCS_DW14	,	F_163
BUG	,	F_277
intel_attached_encoder	,	F_6
pch_dpll	,	V_167
intel_dp_mode_set	,	F_79
signal_levels	,	V_360
color_range_auto	,	V_189
SPRCTL	,	F_139
"No pipe for dp port 0x%x found\n"	,	L_46
"aux_i2c defer\n"	,	L_14
intel_post_disable_dp	,	F_149
intel_bdw_signal_levels	,	F_193
VLV_PCS_DW23	,	F_164
intel_get_adjust_train	,	F_186
mutex_lock	,	F_98
MODE_I2C_READ	,	V_134
"PSR condition failed: Sprite is Enabled\n"	,	L_53
has_aux_irq	,	V_74
algo	,	V_149
msg_size	,	V_288
ERR_PTR	,	F_267
DP_LINK_TRAIN_PAT_2_CPT	,	V_421
unpack_aux	,	F_16
wait_for_atomic	,	F_36
DRM_MODE_FLAG_PHSYNC	,	V_209
"eDP PLL enable for clock %d\n"	,	L_22
dpa_ctl	,	V_196
DP_DS_PORT_TYPE_MASK	,	V_469
intel_dp_connector_destroy	,	F_241
enc_to_intel_dp	,	F_5
drm_connector_status	,	V_462
"dp_aux_ch not started status 0x%08x\n"	,	L_5
sync	,	V_240
WARN	,	F_8
ironlake_edp_pll_on	,	F_109
ETIMEDOUT	,	V_111
name	,	V_148
lane_count	,	V_175
"Using signal levels %08x\n"	,	L_59
max_link_bw	,	V_10
DP_AUX_CH_CTL_MESSAGE_SIZE_MASK	,	V_112
intel_dp_get_modes	,	F_234
"Turning eDP VDD on\n"	,	L_32
intel_trans_dp_port_sel	,	F_250
DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT	,	V_105
"eDP VDD not forced on"	,	L_36
PANEL_LIGHT_ON_DELAY_SHIFT	,	V_537
PANEL_LIGHT_OFF_DELAY_MASK	,	V_539
intel_dp_compute_config	,	F_71
psr	,	V_267
DRM_MODE_FLAG_PVSYNC	,	V_211
DP_TRAIN_VOLTAGE_SWING_800	,	V_338
"Timed out waiting for DP idle patterns\n"	,	L_61
kzalloc	,	F_281
force_audio_property	,	V_493
E2BIG	,	V_102
ironlake_wait_panel_power_cycle	,	F_90
"cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_80
DP_DS_PORT_TYPE_NON_EDID	,	V_471
intel_dp_get_m_n	,	F_119
intel_dp_is_edp	,	F_252
vdisplay	,	V_31
"clock recovery OK\n"	,	L_64
DP_DETECTED	,	V_204
DP_AUDIO_OUTPUT_ENABLE	,	V_208
DP_LINK_TRAIN_PAT_IDLE	,	V_442
"Timed out waiting for PSR Idle State\n"	,	L_56
DP_TP_CTL_LINK_TRAIN_PAT1	,	V_414
DP_TP_CTL_LINK_TRAIN_PAT2	,	V_416
precharge	,	V_93
I915_FENCE_REG_NONE	,	V_316
DP_TRAINING_LANE0_SET	,	V_426
DP_TP_CTL_LINK_TRAIN_PAT3	,	V_418
DP_DOWNSTREAMPORT_PRESENT	,	V_142
intel_crtc	,	V_172
intel_hsw_signal_levels	,	F_192
"Wait for panel power cycle\n"	,	L_30
HAS_PSR	,	F_124
dotclock	,	V_262
DRM_MODE_FLAG_INTERLACE	,	V_319
uint64_t	,	T_6
intel_dp_update_link_train	,	F_198
clkcfg	,	V_47
drm_device	,	V_6
drm_encoder_cleanup	,	F_247
compute_config	,	V_580
demph_reg_value	,	V_347
old_auto	,	V_495
PORT_IDPB	,	V_509
POWER_TARGET_ON	,	V_235
DP_PSR_NO_TRAIN_ON_EXIT	,	V_290
PORT_IDPC	,	V_510
DRM_MODE_TYPE_PREFERRED	,	V_558
DRM_DEBUG_DRIVER	,	F_81
PORT_IDPD	,	V_511
DP_LINK_TRAIN_PAT_IDLE_CPT	,	V_441
crtc	,	V_60
DP_TP_CTL_SCRAMBLE_DISABLE	,	V_408
"vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_81
HAS_PCH_IBX	,	F_208
CLKCFG_FSB_533	,	V_51
"DPDDC-A"	,	L_89
DDI_BUF_EMP_600MV_0DB_BDW	,	V_392
DP_LINK_BW_2_7	,	V_14
drm_sysfs_connector_add	,	F_276
post_disable	,	V_583
flags	,	V_34
DP_AUX_CH_CTL_TIME_OUT_400us	,	V_98
"0x%x\n"	,	L_58
INTEL_BROADCAST_RGB_LIMITED	,	V_499
DP_SET_POWER	,	V_249
DP_AUX_NATIVE_READ	,	V_126
EDP_LINK_TRAIN_VOL_EMP_MASK_IVB	,	V_399
dport	,	V_323
intel_dp_complete_link_train	,	F_152
"pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n"	,	L_47
pack_aux	,	F_15
DP_AUX_CH_CTL_TIME_OUT_ERROR	,	V_108
PORTD_HOTPLUG_LIVE_STATUS_G4X	,	V_482
PANEL_POWER_CYCLE_DELAY_MASK	,	V_545
DDI_BUF_EMP_400MV_6DB_BDW	,	V_391
MODE_H_ILLEGAL	,	V_36
"aux_ch native nack\n"	,	L_11
MODE_CLOCK_LOW	,	V_33
tiling_mode	,	V_313
DP_SYNC_HS_HIGH	,	V_210
"PSR condition failed: Stereo 3D is Enabled\n"	,	L_54
has_pch_encoder	,	V_181
intel_dp_reset_link_train	,	F_197
panel_vdd_work	,	V_239
DP_PIPEB_SELECT	,	V_216
"\n"	,	L_41
color_range	,	V_190
intel_dp_get_link_status	,	F_176
edp_bpp	,	V_187
intel_panel_enable_backlight	,	F_106
DP_COLOR_RANGE_16_235	,	V_191
intel_link_compute_m_n	,	F_76
device_type	,	V_516
PCH_DPC_AUX_CH_CTL	,	V_569
read_byte	,	V_131
intel_panel_disable_backlight	,	F_108
DP_AUX_NATIVE_REPLY_MASK	,	V_120
ironlake_edp_backlight_on	,	F_105
PCH_PP_STATUS	,	V_71
PORTB_HOTPLUG_LIVE_STATUS_VLV	,	V_476
DP_AUX_I2C_MOT	,	V_138
"Status 0x%08x Control 0x%08x\n"	,	L_3
DP_PSR_IS_SUPPORTED	,	V_446
for_each_pipe	,	F_116
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_434
DP_TRAIN_PRE_EMPHASIS_3_5	,	V_344
DP_AUTOMATED_TEST_REQUEST	,	V_459
vsc_psr	,	V_271
done	,	V_78
PANEL_POWER_CYCLE_DELAY_SHIFT	,	V_546
g4x_dp_detect	,	F_222
intel_dp_encoder_destroy	,	F_245
"eDP"	,	L_87
drm_connector	,	V_8
PANEL_PORT_SELECT_DPC_VLV	,	V_68
"DPCD: %s\n"	,	L_71
max_lane_count	,	V_176
DP_TRAIN_VOLTAGE_SWING_400	,	V_341
intel_gmch_panel_fitting	,	F_73
DDI_BUF_EMP_400MV_6DB_HSW	,	V_382
intel_dp_start_link_train	,	F_151
PANEL_POWER_DOWN_DELAY_MASK	,	V_542
drm_edid_to_eld	,	F_266
"failed to write sink power state\n"	,	L_45
intel_attach_broadcast_rgb_property	,	F_255
"failed to enable link training\n"	,	L_62
edp_power_seq	,	V_325
temp	,	V_406
intel_edp_is_psr_enabled	,	F_123
INTEL_OUTPUT_DISPLAYPORT	,	V_490
WARN_ON	,	F_53
"eDP VDD already requested on\n"	,	L_31
DP_SINK_OUI	,	V_452
aux_ch	,	V_151
drm_connector_helper_add	,	F_273
DP_SET_POWER_D0	,	V_251
intel_dp_check_edp	,	F_30
limited_color_range	,	V_192
MODE_PANEL	,	V_30
DP_SET_POWER_D3	,	V_250
intel_edp_psr_match_conditions	,	F_136
DDI_BUF_EMP_400MV_3_5DB_BDW	,	V_390
parent	,	V_156
"dp_aux_ch receive error status 0x%08x\n"	,	L_7
"dp pll off, should be on\n"	,	L_44
port_mapping	,	V_508
DP_MAX_DOWNSPREAD	,	V_555
DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT	,	V_106
link_entry_time	,	V_299
VLV_PCS_DW1	,	F_171
dev	,	V_7
VLV_PCS_DW8	,	F_162
DP_SET_ANSI_8B10B	,	V_436
EDP_PSR_AUX_DATA2	,	F_133
EDP_PSR_AUX_DATA1	,	F_132
VLV_PCS_DW9	,	F_185
dpio_lock	,	V_327
EDP_PSR_DEBUG_MASK_LPSP	,	V_287
ARRAY_SIZE	,	F_69
ironlake_edp_pll_off	,	F_111
DPIO_PCS_TX_LANE1_RESET	,	V_329
IS_HASWELL	,	F_70
"Channel EQ done. DP Training successful\n"	,	L_70
HAS_PCH_SPLIT	,	F_24
EIO	,	V_110
intel_dp_get_hw_state	,	F_113
VLV_PCS_DW0	,	F_170
has_dpcd	,	V_552
link_bw	,	V_162
"panel power up delay %d, power down delay %d, power cycle delay %d\n"	,	L_82
DP_TRAIN_PRE_EMPHASIS_9_5	,	V_346
DP_VOLTAGE_0_8	,	V_362
DP_VOLTAGE_0_6	,	V_361
DP_VOLTAGE_0_4	,	V_205
output_reg	,	V_203
hdisplay	,	V_29
TRANS_DP_PORT_SEL_MASK	,	V_261
train_set	,	V_350
usleep_range	,	F_57
drm_edid_duplicate	,	F_225
new_crtc	,	V_173
ironlake_panel_vdd_off_sync	,	F_93
EDP_PSR_ENABLE	,	V_269
EBUSY	,	V_100
IS_GEN7	,	F_43
DDI_BUF_EMP_400MV_3_5DB_HSW	,	V_381
wait_for	,	F_200
panel	,	V_25
intel_dp_to_dev	,	F_3
IS_GEN6	,	F_42
seq	,	V_548
IS_GEN5	,	F_103
EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B	,	V_370
PANEL_UNLOCK_MASK	,	V_228
backlight_off_delay	,	V_244
DP_CP_IRQ	,	V_460
intel_dp_set_idle_link_train	,	F_199
sdp_header	,	V_280
"dp aux hw did not signal timeout (has irq: %i)!\n"	,	L_4
intel_dotclock_calculate	,	F_120
doublescan_allowed	,	V_564
intel_panel_detect	,	F_220
config	,	V_197
DP_TRAIN_PRE_EMPHASIS_MASK	,	V_351
DRM_DEBUG_KMS	,	F_31
DP_TP_CTL_LINK_TRAIN_NORMAL	,	V_412
DP_PLL_ENABLE	,	V_245
intel_dp_get_dpcd	,	F_209
intel_runtime_pm_put	,	F_95
"eDP power already on\n"	,	L_38
cr_tries	,	V_440
DP_LINK_BW_1_62	,	V_13
"Wait for panel power on\n"	,	L_28
dp	,	V_505
vlv_dpio_read	,	F_159
intel_dp_get_edid	,	F_223
DP_SYNC_VS_HIGH	,	V_212
DP_PORT_EN	,	V_246
pre_pll_enable	,	V_585
"aux_ch invalid native reply 0x%02x\n"	,	L_12
"DPDDC-D"	,	L_92
send_bytes	,	V_85
reply	,	V_124
INTEL_BROADCAST_RGB_AUTO	,	V_497
max_sleep_time	,	V_296
drm_object_attach_property	,	F_257
intel_aux_display_runtime_get	,	F_50
DRM_MODE_FLAG_NHSYNC	,	V_263
VIDEO_DIP_VSC_DATA_SIZE	,	V_276
"Detected EDP PSR Panel.\n"	,	L_72
pp_div	,	V_525
count	,	V_165
DP_PSR_ENABLE	,	V_292
PP_REFERENCE_DIVIDER_SHIFT	,	V_549
"intel_dp_i2c_init failed with error %d for port %c\n"	,	L_93
target_clock	,	V_26
edp_vsc_psr	,	V_270
DRM_ERROR	,	F_37
DRM_MODE_SCALE_ASPECT	,	V_519
final	,	V_522
to_intel_connector	,	F_12
intel_write_eld	,	F_83
psr_vsc	,	V_278
fb	,	V_310
panel_power_cycle_delay	,	V_236
work_struct	,	V_237
DDI_BUF_EMP_400MV_9_5DB_HSW	,	V_383
intel_vlv_signal_levels	,	F_179
S3D_ENABLE	,	V_318
pp_off_reg	,	V_527
VLV_TX_DW14	,	F_174
timeout	,	V_94
VLV_PIPE_PP_ON_DELAYS	,	F_22
"crtc not active for PSR\n"	,	L_51
VLV_TX_DW11	,	F_173
PANEL_POWER_UP_DELAY_MASK	,	V_533
ironlake_check_encoder_dotclock	,	F_121
"DPDDC-B"	,	L_90
class	,	V_154
retry	,	V_118
owner	,	V_152
EDP_PSR_CTL	,	F_125
intel_dp_init_panel_power_sequencer_registers	,	F_166
DDI_BUF_EMP_400MV_0DB_HSW	,	V_380
PCH_PP_DIVISOR	,	V_531
drm_mode_duplicate	,	F_235
DDI_BUF_EMP_600MV_0DB_HSW	,	V_384
pre_enable	,	V_586
ibx_digital_port_connected	,	F_221
HAS_DDI	,	F_39
MODE_I2C_STOP	,	V_137
intel_dp_init	,	F_280
hot_plug	,	V_590
DDI_BUF_EMP_800MV_0DB_HSW	,	V_387
obj	,	V_309
"failed to update link training\n"	,	L_67
"DPDDC-C"	,	L_91
MODE_I2C_WRITE	,	V_139
trans_sel	,	V_253
intel_wait_for_vblank	,	F_207
IDLE_OFF_VALUE	,	V_224
VLV_PIPE_PP_STATUS	,	F_27
PORT_A	,	V_81
intel_dp_i2c_aux_ch	,	F_60
ironlake_edp_backlight_off	,	F_107
PORT_D	,	V_478
PORT_C	,	V_69
PORT_B	,	V_67
drm_mode_probed_add	,	F_236
EDP_PSR_MAX_SLEEP_TIME_SHIFT	,	V_306
bit	,	V_475
mutex_is_locked	,	F_94
intel_panel_init	,	F_268
dev_priv	,	V_45
intel_dp_aux_wait_done	,	F_32
id	,	V_486
DP_PSR_MAIN_LINK_ACTIVE	,	V_293
PCH_PP_OFF_DELAYS	,	V_530
EDP_LINK_TRAIN_400_600MV_6DB_SNB_B	,	V_369
index	,	V_80
encoder	,	V_159
DP_TP_CTL	,	F_196
DP_SINK_SPECIFIC_IRQ	,	V_461
connector_status_unknown	,	V_468
field	,	T_7
DP_AUX_CH_CTL_RECEIVE_ERROR	,	V_109
fitting_mode	,	V_183
drm_sysfs_connector_remove	,	F_278
drm_dp_clock_recovery_ok	,	F_204
status	,	V_77
DRM_MODE_ENCODER_TMDS	,	V_579
intel_dp_detect_dpcd	,	F_216
PORTC_HOTPLUG_LIVE_STATUS_VLV	,	V_477
drm_dp_enhanced_frame_cap	,	F_84
dpcd_hex_dump	,	V_444
EDP_LINK_TRAIN_400_600MV_0DB_SNB_B	,	V_367
DDI_BUF_EMP_400MV_0DB_BDW	,	V_389
PCH_DPD_AUX_CH_CTL	,	V_570
CLKCFG_FSB_1600_ALT	,	V_57
PIPE_B	,	V_63
PIPE_A	,	V_62
DDI_BUF_EMP_800MV_0DB_BDW	,	V_395
DP_AUX_NATIVE_REPLY_DEFER	,	V_122
hpd_pin	,	V_571
DPIO_PCS_CLK_SOFT_RESET	,	V_333
intel_dp	,	V_1
ctl_reg	,	V_272
DP_TEST_NAK	,	V_457
DP_AUX_I2C_REPLY_DEFER	,	V_147
intel_digital_port	,	V_2
DP_OUI_SUPPORT	,	V_451
recv_bytes	,	V_91
intel_edp_psr_enable_source	,	F_135
intel_dp_enc_funcs	,	V_578
PANEL_POWER_UP_DELAY_SHIFT	,	V_534
"Turning eDP VDD off\n"	,	L_35
__work	,	V_238
channel_eq	,	V_438
force_audio	,	V_487
dig_port	,	V_195
intel_dp_pre_emphasis_max	,	F_178
EDP_PSR_DPCD_NORMAL_OPERATION	,	V_295
msg_bytes	,	V_116
dvo_port	,	V_515
EDP_PSR_AUX_CTL	,	F_134
drm_encoder	,	V_429
for_each_encoder_on_crtc	,	F_251
u32	,	T_3
EDP_LINK_TRAIN_400MV_6DB_IVB	,	V_374
ch_ctl	,	V_75
intel_gen7_edp_signal_levels	,	F_191
DP_AUX_NATIVE_REPLY_ACK	,	V_121
DP_TP_STATUS_IDLE_DONE	,	V_428
ironlake_edp_panel_off	,	F_104
dst_bytes	,	V_43
"Branch OUI: %02hx%02hx%02hx\n"	,	L_74
"PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n"	,	L_33
"aux_i2c nack\n"	,	L_13
"DP"	,	L_88
DP_TP_STATUS	,	F_201
"dp_aux_ch timeout status 0x%08x\n"	,	L_8
drm_dp_link_train_channel_eq_delay	,	F_205
THIS_MODULE	,	V_153
intel_connector_attach_encoder	,	F_275
"clamping bpp for eDP panel to BIOS-provided %i\n"	,	L_19
dpcd	,	V_11
"Wait complete\n"	,	L_27
dst	,	V_42
DP_DOWNSPREAD_CTRL	,	V_437
DP_AUX_I2C_WRITE	,	V_136
intel_pch_panel_fitting	,	F_74
intel_dp_get_config	,	F_118
"failed to start channel equalization\n"	,	L_68
drm_get_connector_name	,	F_231
"max bw %02x pixel clock %iKHz\n"	,	L_18
want_panel_vdd	,	V_231
EDP_PSR_DEBUG_MASK_MEMUP	,	V_285
DP_AUX_I2C_REPLY_NACK	,	V_146
edid	,	V_484
intel_dp_init_connector	,	F_270
IS_G4X	,	F_68
schedule_delayed_work	,	F_100
intel_ddi_get_cdclk_freq	,	F_41
hex_dump_to_buffer	,	F_210
has_dp_encoder	,	V_182
bpp	,	V_17
"aux_i2c invalid reply 0x%02x\n"	,	L_15
i2c_del_adapter	,	F_246
src	,	V_38
voltage_max	,	V_354
child_dev_num	,	V_512
i915_enable_psr	,	V_312
DP_DEVICE_SERVICE_IRQ_VECTOR	,	V_455
control	,	V_227
DPIO_PCS_CLK_DATAWIDTH_SHIFT	,	V_332
intel_fixed_panel_mode	,	F_72
"Wait for panel power off time\n"	,	L_29
ironlake_edp_have_panel_vdd	,	F_29
container_of	,	F_61
ironlake_set_pll_cpu_edp	,	F_77
drm_connector_init	,	F_272
DP_VOLTAGE_MASK	,	V_401
pp	,	V_230
"too many voltage retries, give up\n"	,	L_66
IDLE_OFF_MASK	,	V_223
I915_TILING_X	,	V_314
DP_LINK_BW_5_4	,	V_15
EDP_BLC_ENABLE	,	V_242
CLKCFG_FSB_800	,	V_53
I915_WRITE	,	F_54
old_range	,	V_496
EDP_PSR_SKIP_AUX_EXIT	,	V_304
intel_dp_set_signal_levels	,	F_194
MODE_OK	,	V_37
intel_dp_detect	,	F_230
drm_encoder_init	,	F_282
HAS_PCH_CPT	,	F_85
cancel_delayed_work_sync	,	F_248
aux_ch_ctl_reg	,	V_76
pipe_bpp	,	V_185
crtc_clock	,	V_184
connector_status_disconnected	,	V_463
intel_dp_connector_funcs	,	V_561
i2c_algo_dp_aux_data	,	V_132
i2c_adapter	,	V_128
PORTD_HOTPLUG_LIVE_STATUS_VLV	,	V_479
uint8_t	,	T_2
PM_QOS_DEFAULT_VALUE	,	V_113
g4x_pre_enable_dp	,	F_156
intel_edp_init_connector	,	F_262
PCH_DPB_AUX_CH_CTL	,	V_568
intel_dp_stop_link_train	,	F_153
connectors_active	,	V_458
link_clock	,	V_180
intel_hrawclk	,	F_17
panel_power_up_delay	,	V_232
HSW_TVIDEO_DIP_VSC_DATA	,	F_128
t8	,	V_535
t9	,	V_538
fixed_mode	,	V_24
voltage_tries	,	V_431
INTEL_OUTPUT_EDP	,	V_5
scan	,	V_553
preemph_max	,	V_355
drm_get_edid	,	F_226
intel_dp_sink_dpms	,	F_112
idle_frames	,	V_297
pipe_config	,	V_161
intel_panel_fini	,	F_243
drm_add_edid_modes	,	F_264
i2c_dp_aux_add_bus	,	F_66
u8	,	T_5
IS_VALLEYVIEW	,	F_18
uint32_t	,	T_1
drm_i915_private	,	V_44
IS_ERR_OR_NULL	,	F_242
buf	,	V_404
algo_data	,	V_133
I2C_CLASS_DDC	,	V_155
HB1	,	V_282
HB0	,	V_281
HB3	,	V_284
HB2	,	V_283
drm_get_encoder_name	,	F_215
mode_rate	,	V_28
loop_tries	,	V_432
vlv_dp_pre_pll_enable	,	F_168
max_rate	,	V_27
cloneable	,	V_589
drm_dp_get_adjust_request_pre_emphasis	,	F_188
intel_edp_psr_write_vsc	,	F_126
intel_dp_connector_helper_funcs	,	V_562
lfp_lvds_vbt_mode	,	V_559
intel_edp_psr_update	,	F_145
connector_type	,	V_503
reply_bytes	,	V_125
dp_reg	,	V_322
"failed to get link status\n"	,	L_63
ironlake_wait_panel_on	,	F_88
EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B	,	V_371
DP_DPCD_REV	,	V_247
DP_AUX_I2C_READ	,	V_135
drm_display_mode	,	V_21
CLKCFG	,	V_48
EDP_PSR_DPCD_COMMAND	,	V_294
DP_TEST_RESPONSE	,	V_456
t11_t12	,	V_544
"PSR condition failed: fb not tiled or fenced\n"	,	L_52
intel_connector_update_modes	,	F_228
assign_final	,	F_260
DRM_MODE_FLAG_DBLCLK	,	V_35
DDI_BUF_EMP_MASK	,	V_398
ironlake_panel_vdd_work	,	F_96
is_edp	,	F_1
IDLE_CYCLE_VALUE	,	V_226
DP_DWN_STRM_PORT_TYPE_OTHER	,	V_474
connector_status_connected	,	V_464
intel_crtc_restore_mode	,	F_240
pp_ctrl_reg	,	V_220
DP_TP_CTL_LINK_TRAIN_IDLE	,	V_427
bws	,	V_178
DRM_MODE_DPMS_ON	,	V_248
DP_DWN_STRM_PORT_TYPE_MASK	,	V_472
ironlake_dp_detect	,	F_219
has_audio	,	V_207
DP_PSR_EN_CFG	,	V_291
pp_div_reg	,	V_528
intel_edp_psr_setup	,	F_129
intel_disable_dp	,	F_147
common	,	V_514
"backlight on delay %d, off delay %d\n"	,	L_83
_pp_stat_reg	,	F_26
vlv_dpll	,	V_168
DP_PRE_EMPHASIS_9_5	,	V_366
PORTB_HOTPLUG_LIVE_STATUS_G4X	,	V_480
mask	,	V_217
sink_support	,	V_268
VLV_TX_DW4	,	F_181
VLV_TX_DW3	,	F_183
VLV_TX_DW5	,	F_180
VLV_TX_DW2	,	F_182
EPROTO	,	V_127
"DP link computation with max lane count %i "	,	L_17
voltage	,	V_430
intel_dp_max_data_rate	,	F_10
DP_TRAINING_PATTERN_DISABLE	,	V_411
port_clock	,	V_193
DP_LANE0_1_STATUS	,	V_336
ironlake_edp_panel_vdd_off	,	F_64
ironlake_edp_panel_on	,	F_102
intel_encoder	,	V_158
"mask %08x value %08x status %08x control %08x\n"	,	L_25
base	,	V_4
"DP link bw required %i available %i\n"	,	L_21
interlace_allowed	,	V_563
uniqtranscale_reg_value	,	V_349
drm_dp_get_adjust_request_voltage	,	F_187
get_config	,	V_584
"Panel status timeout: status %08x control %08x\n"	,	L_26
CLKCFG_FSB_400	,	V_50
enable	,	V_587
DIV_ROUND_CLOSEST	,	F_40
"CP or sink specific irq unhandled\n"	,	L_75
PCH_PP_ON_DELAYS	,	V_529
intel_pch_rawclk	,	F_45
INTEL_PCH_LPT_DEVICE_ID_TYPE	,	V_83
PEG_BAND_GAP_DATA	,	V_576
PCH_PP_CONTROL	,	V_70
val	,	V_298
DDI_BUF_EMP_600MV_3_5DB_HSW	,	V_385
dpll	,	V_169
DP_DS_PORT_HPD	,	V_465
PORT_TO_PIPE_CPT	,	F_114
DP_AUX_CH_CTL_SEND_BUSY	,	V_99
intel_dp_voltage_max	,	F_177
VLV_PIPE_PP_DIVISOR	,	F_259
DEVICE_TYPE_eDP_BITS	,	V_517
intel_dp_get_edid_modes	,	F_227
fence_reg	,	V_315
DP_DS_PORT_TYPE_VGA	,	V_470
edp_pps	,	V_547
DP_DWN_STRM_PORT_TYPE_ANALOG	,	V_473
TRANS_DP_PORT_SEL_B	,	V_256
force	,	V_485
"aux_ch failed %d\n"	,	L_10
CLKCFG_FSB_1067	,	V_54
VIDEO_DIP_ENABLE_VSC_HSW	,	V_277
intel_connector_get_hw_state	,	V_567
TRANS_DP_PORT_SEL_C	,	V_258
intel_ddc_get_modes	,	F_229
TRANS_DP_PORT_SEL_D	,	V_260
DP_LINK_TRAIN_OFF_CPT	,	V_213
kfree	,	F_233
"invalid max DP link bw val %x, using 1.62Gbps\n"	,	L_1
I915_READ	,	F_19
vbt	,	V_186
mutex	,	V_234
out	,	V_101
EDP_PSR_LINK_STANDBY	,	V_301
divisor	,	V_164
DP_SINK_COUNT	,	V_467
dp_train_pat	,	V_403
IDLE_ON_MASK	,	V_221
PANEL_POWER_RESET	,	V_241
sink_irq_vector	,	V_454
intel_dp_check_link_status	,	F_214
to_intel_framebuffer	,	F_137
write_byte	,	V_130
intel_dp_probe_oui	,	F_211
intel_dp_set_link_train	,	F_195
intel_aux_display_runtime_put	,	F_55
assert_pipe_disabled	,	F_110
PORT_TO_PIPE	,	F_115
EINVAL	,	V_500
DP_DWN_STRM_PORT_PRESENT	,	V_143
"PSR not supported on this platform\n"	,	L_48
PORT_HOTPLUG_STAT	,	V_483
DRM_MODE_FLAG_NVSYNC	,	V_264
"PSR disable by flag\n"	,	L_50
dp_to_dig_port	,	F_2
udelay	,	F_63
IS_GM45	,	F_279
intel_edp_psr_disable	,	F_143
DDI_BUF_EMP_600MV_3_5DB_BDW	,	V_393
msg	,	V_115
PANEL_LIGHT_OFF_DELAY_SHIFT	,	V_540
EDP_PSR_TP2_TP3_TIME_0us	,	V_302
DP_ENHANCED_FRAMING	,	V_214
data	,	V_275
DP_GET_SINK_COUNT	,	F_217
spec	,	V_521
enc_to_dig_port	,	F_169
DP_AUX_NATIVE_WRITE	,	V_119
src_bytes	,	V_39
IDLE_CYCLE_MASK	,	V_225
I915_READ_NOTRACE	,	F_51
intel_dp_add_properties	,	F_253
"failed to retrieve link info, disabling eDP\n"	,	L_85
DP_AUX_I2C_REPLY_ACK	,	V_145
EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES	,	V_300
DP_TRAIN_VOLTAGE_SWING_1200	,	V_337
DP_AUX_CH_CTL_DONE	,	V_107
ironlake_wait_panel_status	,	F_86
pp_stat_reg	,	V_219
EDP_PSR_STATUS_STATE_MASK	,	V_320
DDI_BUF_EMP_800MV_3_5DB_BDW	,	V_396
"DP training pattern 3 not supported\n"	,	L_60
send	,	V_84
vlv_dpio_write	,	F_161
drm_mode_connector_update_edid_property	,	F_265
pp_off	,	V_524
DP_MAX_DOWNSTREAM_PORTS	,	V_449
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_266
msecs_to_jiffies	,	F_101
SPRITE_ENABLE	,	V_317
intel_edp_psr_enable	,	F_142
DP_TP_CTL_LINK_TRAIN_MASK	,	V_409
intel_dp_aux_native_read_retry	,	F_175
value	,	V_218
dp_link_dpll	,	V_163
"eDP was not running\n"	,	L_34
pm_qos_update_request	,	F_48
ironlake_edp_panel_vdd_on	,	F_62
DDI_BUF_EMP_800MV_3_5DB_HSW	,	V_388
pixel_clock	,	V_16
voltage_swing	,	V_339
_pp_ctrl_reg	,	F_23
MODE_CLOCK_HIGH	,	V_32
DP_LINK_SCRAMBLING_DISABLE	,	V_407
gen4_dpll	,	V_166
kdev	,	V_157
EDP_LINK_TRAIN_VOL_EMP_MASK_SNB	,	V_400
intel_dp_i2c_init	,	F_65
VLV_PCS01_DW8	,	F_160
DP_VOLTAGE_1_2	,	V_363
