INFO: [VRFC 10-2263] Analyzing Verilog file "G:/_FPGA/6.edge_test/rtl/edge_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_test
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/_FPGA/6.edge_test/sim/tb_edge_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_test_tb
