## Hi there ğŸ‘‹

<!--
**xiaofengwang01/xiaofengwang01** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

<!-- Profile Header -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=JetBrains+Mono&size=22&pause=1500&color=00C896&center=true&vCenter=true&width=650&lines=Hi%2C+I'm+YOUR_NAME+%F0%9F%91%8B;LLMs+for+Chip+Design+%2F+EDA;Verilog+Code+Generation+%26+Repair+Enthusiast" alt="Typing SVG" />
</p>

<p align="center">
  <a href="https://github.com/YOUR_GITHUB_ID">
    <img src="https://komarev.com/ghpvc/?username=YOUR_GITHUB_ID&style=flat-square&label=Profile+Views" alt="profile views" />
  </a>
  <a href="https://github.com/YOUR_GITHUB_ID?tab=followers">
    <img src="https://img.shields.io/github/followers/YOUR_GITHUB_ID?style=flat-square&label=Followers" alt="followers" />
  </a>
  <img src="https://img.shields.io/badge/Focus-LLM%20%2B%20EDA-blueviolet?style=flat-square" />
</p>

---

## ğŸ‘‹ About Me

- ğŸ“ Iâ€™m currently a **first-year Masterâ€™s student**, working at the intersection of **Large Language Models (LLMs)** and **Chip Design / EDA**.  
- ğŸ§  My main interest is enabling LLMs to **understand, generate, and repair hardware code (Verilog/SystemVerilog)** â€” including **completion, debugging, refactoring, and design assistance**.  
- ğŸ§© I enjoy connecting **traditional EDA flows** with **modern LLM-based workflows**, for example:
  - From **natural language specifications â†’ hardware description (HDL)**
  - From **compiler/simulation error logs â†’ automatic repair suggestions**
- ğŸ’¡ A question I think about a lot:  
  > â€œHow far can LLMs go in automating *real* chip design and verification workflows?â€

- ğŸ§ª Currently experimenting with:
  - Fine-tuning and evaluating **code-oriented LLMs** for Verilog generation & repair  
  - Designing **benchmarks and metrics** for LLMs on EDA-related tasks  
  - Building small tools for **automatic lint fixing, log understanding, and constraint extraction**

---

## ğŸ”¬ Research & Interests

- **LLMs for EDA / Chip Design**
  - Code generation & repair for **Verilog/SystemVerilog**
  - Agent-like workflows that integrate LLMs with **simulation / synthesis / lint** tools
  - Prompt & pipeline design for **RTL design, debugging, and verification**

- **Programming Languages, Compilers & Systems**
  - Intermediate representations, basic static analysis, and verification ideas  
  - Interest in **program synthesis, automated debugging, and intelligent tooling**

- **Hardware & Digital Design**
  - RTL design, FPGA experiments
  - Long-term goal: a pipeline that goes from  
    **â€œnatural language requirement â†’ RTL prototype â†’ automated testing/verificationâ€**

---

## ğŸ›  Tech Stack

> Things I currently use the most and want to dive deeper into.

**Languages**

- Python Â· C/C++ Â· Verilog / SystemVerilog Â· Markdown Â· LaTeX

**AI / ML**

- PyTorch Â· Hugging Face Transformers  
- Parameter-efficient fine-tuning (e.g., LoRA / PEFT) for LLMs  
- Hands-on experience with various **code-oriented LLMs** and chat-based models

**Tools & Ecosystem**

- Git / GitHub Â· Linux  
- VS Code / (Neo)Vim  
- Basic experience with EDA flows (simulation, synthesis, linting, etc.)

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=YOUR_GITHUB_ID&show_icons=true&theme=transparent&rank_icon=github&hide_border=true" alt="GitHub Stats" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_GITHUB_ID&layout=compact&hide_border=true&theme=transparent" alt="Top Langs" />
</p>

<p align="center">
  <img height="160" src="https://streak-stats.demolab.com?user=YOUR_GITHUB_ID&theme=transparent&hide_border=true" alt="GitHub Streak" />
</p>

---

## ğŸ§ª Projects & TODOs

> Some ideas and work-in-progress projects. Names are placeholders â€” feel free to rename to actual repos.

- ğŸ”­ `llm-eda-playground`  
  A playground for experimenting with **LLMs on EDA tasks**, especially Verilog code generation & repair, prompt designs, and pipeline orchestration.

- ğŸ›  `rtl-auto-fix`  
  A prototype tool that reads **compiler/simulation logs** and proposes **candidate patches** for RTL code (LLM-assisted debugging).

- ğŸ“ `llm-verilog-bench`  
  A small **benchmark and evaluation framework** for Verilog-focused LLM tasks, including generation, mutation, and repair scenarios.

> I plan to open-source more research prototypes, course projects, and tools as they become more stable and interesting.

---

## ğŸ¤ Collaboration & Contact

- ğŸ’¬ Feel free to open an **Issue** or **Pull Request** in any of my repos â€” Iâ€™m always happy to discuss ideas.  
- ğŸ“« You can also reach me via email: `your_email@example.com`  
- ğŸ§‘â€ğŸ’» If youâ€™re working on **LLMs for EDA, program synthesis, or intelligent code tools**, Iâ€™d love to connect and exchange ideas, papers, and experiments.

> _â€œMake hardware design feel a bit more like using Copilot â€” and a lot less like debugging cryptic error logs at 3 a.m.â€_

---

