Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl" into library work
Parsing entity <debouncer>.
Parsing entity <encrypter>.
Parsing entity <decrypter>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/seven-seg/vhdl/seven_seg.vhdl" into library work
Parsing entity <seven_seg>.
Parsing architecture <rtl> of entity <seven_seg>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/cksum/vhdl/cksum_rtl.vhdl" into library work
Parsing architecture <debouncer_rtl> of entity <debouncer>.
Parsing architecture <en_rtl> of entity <encrypter>.
Parsing architecture <de_rtl> of entity <decrypter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) with generics from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <debouncer_rtl>) with generics from library <work>.

Elaborating entity <encrypter> (architecture <en_rtl>) from library <work>.

Elaborating entity <decrypter> (architecture <de_rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl".
        N = 100000000
        M = 50000000
        max_no_of_blinks = 8
    Found 1-bit register for signal <main_process.input_taken_already>.
    Found 1-bit register for signal <start_encrypt>.
    Found 1-bit register for signal <start_decrypt>.
    Found 1-bit register for signal <adequate_cash_in_atm>.
    Found 1-bit register for signal <main_process.adequate_cash_in_account>.
    Found 1-bit register for signal <main_process.user_is_admin>.
    Found 1-bit register for signal <main_process.dispensing_done_already>.
    Found 4-bit register for signal <main_process.input_byte_count>.
    Found 4-bit register for signal <main_process.led_blink_counter>.
    Found 64-bit register for signal <main_process.input_eight_bytes>.
    Found 64-bit register for signal <main_process.response_from_host>.
    Found 8-bit register for signal <main_process.check_for_host_response>.
    Found 8-bit register for signal <main_process.no_2000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_1000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_500_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_100_notes_to_be_dispensed>.
    Found 8-bit register for signal <led_out>.
    Found 3-bit register for signal <system_state>.
    Found 27-bit register for signal <main_process.time_counter>.
    Found 64-bit register for signal <en_input>.
    Found 64-bit register for signal <de_input>.
    Found 8-bit register for signal <n2000>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n100>.
    Found finite state machine <FSM_0> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 17                                             |
    | Outputs            | 7                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Reset              | debounced_reset (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <main_process.input_byte_count[3]_GND_4_o_add_78_OUT> created at line 314.
    Found 4-bit adder for signal <main_process.led_blink_counter[3]_GND_4_o_add_136_OUT> created at line 520.
    Found 27-bit adder for signal <main_process.time_counter[26]_GND_4_o_add_316_OUT> created at line 676.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT<6:0>> created at line 310.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_144_OUT<7:0>> created at line 540.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_145_OUT<7:0>> created at line 541.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_146_OUT<7:0>> created at line 542.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_147_OUT<7:0>> created at line 543.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_158_OUT<7:0>> created at line 558.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_163_OUT<7:0>> created at line 568.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_168_OUT<7:0>> created at line 578.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_173_OUT<7:0>> created at line 588.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 16
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f2hData<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <main_process.input_byte_count[3]_PWR_4_o_LessThan_4_o> created at line 306
    Found 8-bit comparator greater for signal <n2000[7]_main_process.input_eight_bytes[31]_LessThan_96_o> created at line 352
    Found 8-bit comparator greater for signal <n1000[7]_main_process.input_eight_bytes[23]_LessThan_97_o> created at line 353
    Found 8-bit comparator greater for signal <n500[7]_main_process.input_eight_bytes[15]_LessThan_98_o> created at line 354
    Found 8-bit comparator greater for signal <n100[7]_main_process.input_eight_bytes[7]_LessThan_99_o> created at line 355
    Found 27-bit comparator greater for signal <GND_4_o_main_process.time_counter[26]_LessThan_174_o> created at line 589
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 378 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   6 Comparator(s).
	inferred 464 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl".
        wait_cycles = "11110100001000111111"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_22_o_add_0_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl".
    Found 32-bit register for signal <sum>.
    Found 64-bit register for signal <ciphertext>.
    Found 6-bit register for signal <round>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <n0096> created at line 117.
    Found 32-bit adder for signal <v1[31]_GND_23_o_add_5_OUT> created at line 118.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_6_OUT> created at line 118.
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_8_OUT> created at line 118.
    Found 32-bit adder for signal <n0105> created at line 118.
    Found 32-bit adder for signal <v0[31]_GND_23_o_add_11_OUT> created at line 119.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_12_OUT> created at line 119.
    Found 32-bit adder for signal <GND_23_o_PWR_14_o_add_14_OUT> created at line 119.
    Found 32-bit adder for signal <v1[31]_v0[31]_add_16_OUT> created at line 119.
    Found 6-bit adder for signal <round[5]_GND_23_o_add_17_OUT> created at line 120.
    Found 6-bit comparator greater for signal <round[5]_PWR_14_o_LessThan_4_o> created at line 116
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl".
    Found 64-bit register for signal <plaintext>.
    Found 6-bit register for signal <round>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <v0[31]_GND_24_o_add_4_OUT> created at line 170.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_5_OUT> created at line 170.
    Found 32-bit adder for signal <GND_24_o_PWR_15_o_add_7_OUT> created at line 170.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_10_OUT> created at line 171.
    Found 32-bit adder for signal <GND_24_o_sum[31]_add_11_OUT> created at line 171.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_13_OUT> created at line 171.
    Found 6-bit adder for signal <round[5]_GND_24_o_add_17_OUT> created at line 173.
    Found 32-bit subtractor for signal <n0106> created at line 0.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_16_OUT<31:0>> created at line 171.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_17_OUT<31:0>> created at line 172.
    Found 6-bit comparator greater for signal <round[5]_PWR_15_o_LessThan_4_o> created at line 169
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 37
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 27-bit adder                                          : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 8
# Registers                                            : 52
 1-bit register                                        : 19
 17-bit register                                       : 1
 20-bit register                                       : 4
 27-bit register                                       : 1
 32-bit register                                       : 6
 4-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 6
 7-bit register                                        : 1
 8-bit register                                        : 10
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 8
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 507
 1-bit 2-to-1 multiplexer                              : 445
 17-bit 2-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 40
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <plaintext_32> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_33> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_34> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_35> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_36> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_37> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_38> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_39> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_40> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_41> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_42> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_43> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_44> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_45> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_46> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_47> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_48> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_49> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_50> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_51> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_52> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_53> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_54> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_55> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_56> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_57> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_58> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_59> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_60> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_61> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_62> of sequential type is unconnected in block <decrypt>.
WARNING:Xst:2677 - Node <plaintext_63> of sequential type is unconnected in block <decrypt>.

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <encrypter>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
Unit <encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into accumulator <n2000>: 1 register on signal <n2000>.
The following registers are absorbed into accumulator <n1000>: 1 register on signal <n1000>.
The following registers are absorbed into accumulator <n500>: 1 register on signal <n500>.
The following registers are absorbed into accumulator <n100>: 1 register on signal <n100>.
The following registers are absorbed into counter <main_process.time_counter>: 1 register on signal <main_process.time_counter>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 4
# Counters                                             : 5
 20-bit up counter                                     : 4
 27-bit up counter                                     : 1
# Accumulators                                         : 5
 32-bit up accumulator                                 : 1
 8-bit down loadable accumulator                       : 4
# Registers                                            : 655
 Flip-Flops                                            : 655
# Comparators                                          : 8
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 575
 1-bit 2-to-1 multiplexer                              : 521
 17-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 35
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <system_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    f2hData_0 in unit <top_level>
    f2hData_1 in unit <top_level>


Optimizing unit <top_level> ...

Optimizing unit <debouncer> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...
WARNING:Xst:2677 - Node <decrypt/plaintext_63> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_62> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_61> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_60> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_59> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_58> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_57> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_56> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_55> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_54> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_53> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_52> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_51> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_50> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_49> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_48> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_47> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_46> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_45> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_44> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_43> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_42> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_41> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_40> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_39> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_38> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_37> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_36> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_35> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_34> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_33> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <decrypt/plaintext_32> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 8.
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop decrypt/round_5 has been replicated 4 time(s)
FlipFlop encrypt/round_5 has been replicated 4 time(s)
FlipFlop main_process.dispensing_done_already has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 813
 Flip-Flops                                            : 813

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3431
#      GND                         : 1
#      INV                         : 137
#      LUT1                        : 270
#      LUT2                        : 201
#      LUT3                        : 299
#      LUT4                        : 262
#      LUT5                        : 206
#      LUT6                        : 459
#      MUXCY                       : 780
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 806
# FlipFlops/Latches                : 821
#      FD                          : 7
#      FDC                         : 30
#      FDCE                        : 357
#      FDE                         : 322
#      FDPE                        : 17
#      FDR                         : 80
#      LD                          : 2
#      LDC                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 14
#      IOBUF                       : 8
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             821  out of  54576     1%  
 Number of Slice LUTs:                 1834  out of  27288     6%  
    Number used as Logic:              1834  out of  27288     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2006
   Number with an unused Flip Flop:    1185  out of   2006    59%  
   Number with an unused LUT:           172  out of   2006     8%  
   Number of fully used LUT-FF pairs:   649  out of   2006    32%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  37  out of    218    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
fx2Clk_in                                           | BUFGP                  | 813   |
GND_4_o_GND_4_o_OR_112_o(GND_4_o_GND_4_o_OR_112_o:O)| NONE(*)(f2hData_7)     | 6     |
f2hData_1_G(f2hData_1_G:O)                          | NONE(*)(f2hData_1)     | 1     |
f2hData_0_G(f2hData_0_G:O)                          | NONE(*)(f2hData_0)     | 1     |
----------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.165ns (Maximum Frequency: 98.377MHz)
   Minimum input arrival time before clock: 10.015ns
   Maximum output required time after clock: 6.495ns
   Maximum combinational path delay: 6.848ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 10.165ns (frequency: 98.377MHz)
  Total number of paths / destination ports: 90610865 / 1981
-------------------------------------------------------------------------
Delay:               10.165ns (Levels of Logic = 46)
  Source:            encrypt/round_4 (FF)
  Destination:       encrypt/v1_31 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: encrypt/round_4 to encrypt/v1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.525   1.469  encrypt/round_4 (encrypt/round_4)
     LUT5:I0->O           12   0.254   1.069  encrypt/GND_23_o_round[5]_equal_1_o<5>11_4 (encrypt/GND_23_o_round[5]_equal_1_o<5>11_2)
     LUT4:I3->O            1   0.254   0.000  encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_lut<0> (encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<0> (encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<1> (encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<2> (encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_cy<2>)
     XORCY:CI->O           1   0.206   0.790  encrypt/Madd_GND_23_o_GND_23_o_add_8_OUT_xor<3> (encrypt/GND_23_o_GND_23_o_add_8_OUT<3>)
     LUT6:I4->O            1   0.250   0.000  encrypt/Madd_n0105_lut<3> (encrypt/Madd_n0105_lut<3>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_n0105_cy<3> (encrypt/Madd_n0105_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<4> (encrypt/Madd_n0105_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<5> (encrypt/Madd_n0105_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<6> (encrypt/Madd_n0105_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<7> (encrypt/Madd_n0105_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<8> (encrypt/Madd_n0105_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<9> (encrypt/Madd_n0105_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<10> (encrypt/Madd_n0105_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<11> (encrypt/Madd_n0105_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<12> (encrypt/Madd_n0105_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<13> (encrypt/Madd_n0105_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<14> (encrypt/Madd_n0105_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<15> (encrypt/Madd_n0105_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<16> (encrypt/Madd_n0105_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<17> (encrypt/Madd_n0105_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<18> (encrypt/Madd_n0105_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<19> (encrypt/Madd_n0105_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<20> (encrypt/Madd_n0105_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<21> (encrypt/Madd_n0105_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<22> (encrypt/Madd_n0105_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<23> (encrypt/Madd_n0105_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<24> (encrypt/Madd_n0105_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<25> (encrypt/Madd_n0105_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0105_cy<26> (encrypt/Madd_n0105_cy<26>)
     XORCY:CI->O           4   0.206   0.804  encrypt/Madd_n0105_xor<27> (encrypt/n0105<27>)
     LUT1:I0->O            1   0.254   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<22>_rt (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<22>_rt)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<22> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<23> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<24> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<25> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<26> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<27> (encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_cy<27>)
     XORCY:CI->O           4   0.206   0.804  encrypt/Madd_GND_23_o_PWR_14_o_add_14_OUT_xor<28> (encrypt/GND_23_o_PWR_14_o_add_14_OUT<28>)
     LUT6:I5->O            1   0.254   0.000  encrypt/Madd_v1[31]_v0[31]_add_16_OUT_lut<28> (encrypt/Madd_v1[31]_v0[31]_add_16_OUT_lut<28>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<28> (encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<29> (encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<30> (encrypt/Madd_v1[31]_v0[31]_add_16_OUT_cy<30>)
     XORCY:CI->O           1   0.206   0.682  encrypt/Madd_v1[31]_v0[31]_add_16_OUT_xor<31> (encrypt/v1[31]_v0[31]_add_16_OUT<31>)
     LUT3:I2->O            1   0.254   0.000  encrypt/Mmux_v1[31]_v1[31]_mux_21_OUT251 (encrypt/v1[31]_v1[31]_mux_21_OUT<31>)
     FDE:D                     0.074          encrypt/v1_31
    ----------------------------------------
    Total                     10.165ns (4.547ns logic, 5.618ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1386 / 484
-------------------------------------------------------------------------
Offset:              10.015ns (Levels of Logic = 6)
  Source:            fx2GotData_in (PAD)
  Destination:       de_input_40 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to de_input_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.850  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O           33   0.254   1.537  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT6:I5->O           58   0.254   1.883  mux681511 (mux68151)
     LUT3:I2->O           16   0.254   1.410  mux681521 (mux68152)
     LUT5:I2->O            1   0.235   0.682  mux101331 (main_process.response_from_host[63]_main_process.response_from_host[63]_mux_122_OUT<42>)
     LUT6:I5->O            1   0.254   0.000  de_input_42_dpot (de_input_42_dpot)
     FDE:D                     0.074          de_input_42
    ----------------------------------------
    Total                     10.015ns (2.653ns logic, 7.362ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_4_o_GND_4_o_OR_112_o'
  Total number of paths / destination ports: 48 / 12
-------------------------------------------------------------------------
Offset:              7.737ns (Levels of Logic = 6)
  Source:            fx2GotRoom_in (PAD)
  Destination:       f2hData_7 (LATCH)
  Destination Clock: GND_4_o_GND_4_o_OR_112_o falling

  Data Path: fx2GotRoom_in to f2hData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.155  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT2:I1->O            1   0.254   0.682  GND_4_o_GND_4_o_AND_29_o1_SW0 (N79)
     LUT6:I5->O           15   0.254   1.155  GND_4_o_GND_4_o_AND_29_o1 (GND_4_o_GND_4_o_AND_29_o1)
     LUT4:I3->O            8   0.254   1.220  GND_4_o_GND_4_o_AND_31_o1 (GND_4_o_GND_4_o_AND_31_o)
     LUT4:I0->O            1   0.254   0.910  Mmux_f2hData[7]_en_output[7]_MUX_723_o31 (Mmux_f2hData[7]_en_output[7]_MUX_723_o3)
     LUT6:I3->O            1   0.235   0.000  Mmux_f2hData[7]_en_output[7]_MUX_723_o35 (f2hData[7]_en_output[7]_MUX_723_o)
     LDC:D                     0.036          f2hData_7
    ----------------------------------------
    Total                      7.737ns (2.615ns logic, 5.122ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f2hData_1_G'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              8.673ns (Levels of Logic = 7)
  Source:            fx2GotRoom_in (PAD)
  Destination:       f2hData_1 (LATCH)
  Destination Clock: f2hData_1_G falling

  Data Path: fx2GotRoom_in to f2hData_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.155  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT2:I1->O            1   0.254   0.682  GND_4_o_GND_4_o_AND_29_o1_SW0 (N79)
     LUT6:I5->O           15   0.254   1.155  GND_4_o_GND_4_o_AND_29_o1 (GND_4_o_GND_4_o_AND_29_o1)
     LUT4:I3->O            8   0.254   1.220  GND_4_o_GND_4_o_AND_31_o1 (GND_4_o_GND_4_o_AND_31_o)
     LUT4:I0->O            1   0.254   0.910  Mmux_f2hData[7]_en_output[1]_MUX_783_o31 (Mmux_f2hData[7]_en_output[1]_MUX_783_o3)
     LUT6:I3->O            1   0.235   0.682  Mmux_f2hData[7]_en_output[1]_MUX_783_o35 (f2hData[7]_en_output[1]_MUX_783_o)
     LUT3:I2->O            1   0.254   0.000  f2hData_1_D (f2hData_1_D)
     LD:D                      0.036          f2hData_1
    ----------------------------------------
    Total                      8.673ns (2.869ns logic, 5.804ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f2hData_0_G'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              8.673ns (Levels of Logic = 7)
  Source:            fx2GotRoom_in (PAD)
  Destination:       f2hData_0 (LATCH)
  Destination Clock: f2hData_0_G falling

  Data Path: fx2GotRoom_in to f2hData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.155  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT2:I1->O            1   0.254   0.682  GND_4_o_GND_4_o_AND_29_o1_SW0 (N79)
     LUT6:I5->O           15   0.254   1.155  GND_4_o_GND_4_o_AND_29_o1 (GND_4_o_GND_4_o_AND_29_o1)
     LUT4:I3->O            8   0.254   1.220  GND_4_o_GND_4_o_AND_31_o1 (GND_4_o_GND_4_o_AND_31_o)
     LUT4:I0->O            1   0.254   0.910  Mmux_f2hData[7]_en_output[0]_MUX_793_o31 (Mmux_f2hData[7]_en_output[0]_MUX_793_o3)
     LUT6:I3->O            1   0.235   0.682  Mmux_f2hData[7]_en_output[0]_MUX_793_o35 (f2hData[7]_en_output[0]_MUX_793_o)
     LUT3:I2->O            1   0.254   0.000  f2hData_0_D (f2hData_0_D)
     LD:D                      0.036          f2hData_0
    ----------------------------------------
    Total                      8.673ns (2.869ns logic, 5.804ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 113 / 22
-------------------------------------------------------------------------
Offset:              6.495ns (Levels of Logic = 2)
  Source:            comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.525   1.848  comm_fpga_fx2/state_FSM_FFd4 (comm_fpga_fx2/state_FSM_FFd4)
     LUT5:I2->O            9   0.235   0.975  comm_fpga_fx2/Mmux_state[3]_PWR_5_o_Mux_42_o11 (comm_fpga_fx2/f2hReady_out_inv)
     OBUFT:I->O                2.912          fx2Write_out_OBUFT (fx2Write_out)
    ----------------------------------------
    Total                      6.495ns (3.672ns logic, 2.823ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_4_o_GND_4_o_OR_112_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            f2hData_7 (LATCH)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      GND_4_o_GND_4_o_OR_112_o falling

  Data Path: f2hData_7 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.682  f2hData_7 (f2hData_7)
     LUT6:I5->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut81 (comm_fpga_fx2/dataOut<7>)
     IOBUF:I->IO               2.912          fx2Data_io_7_IOBUF (fx2Data_io<7>)
    ----------------------------------------
    Total                      5.110ns (3.747ns logic, 1.363ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f2hData_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            f2hData_1 (LATCH)
  Destination:       fx2Data_io<1> (PAD)
  Source Clock:      f2hData_1_G falling

  Data Path: f2hData_1 to fx2Data_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.682  f2hData_1 (f2hData_1)
     LUT6:I5->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut21 (comm_fpga_fx2/dataOut<1>)
     IOBUF:I->IO               2.912          fx2Data_io_1_IOBUF (fx2Data_io<1>)
    ----------------------------------------
    Total                      5.110ns (3.747ns logic, 1.363ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f2hData_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            f2hData_0 (LATCH)
  Destination:       fx2Data_io<0> (PAD)
  Source Clock:      f2hData_0_G falling

  Data Path: f2hData_0 to fx2Data_io<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.682  f2hData_0 (f2hData_0)
     LUT6:I5->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.912          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      5.110ns (3.747ns logic, 1.363ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               6.848ns (Levels of Logic = 3)
  Source:            fx2GotData_in (PAD)
  Destination:       fx2Read_out (PAD)

  Data Path: fx2GotData_in to fx2Read_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.648  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I2->O            2   0.235   0.725  comm_fpga_fx2/Mmux_state[3]_GND_6_o_Mux_44_o11 (fx2Read_out_OBUFT)
     OBUFT:I->O                2.912          fx2Read_out_OBUFT (fx2Read_out)
    ----------------------------------------
    Total                      6.848ns (4.475ns logic, 2.373ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_4_o_GND_4_o_OR_112_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |         |         |    8.827|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f2hData_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |         |         |    9.763|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f2hData_1_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |         |         |    9.763|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.24 secs
 
--> 


Total memory usage is 405272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :    1 (   0 filtered)

