Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 23:39:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.183        0.000                      0                 1561        0.034        0.000                      0                 1561       48.750        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.183        0.000                      0                 1557        0.034        0.000                      0                 1557       48.750        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.562        0.000                      0                    4        1.059        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.710ns  (logic 4.209ns (16.371%)  route 21.501ns (83.629%))
  Logic Levels:           22  (LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.291    28.372    sm/M_alum_out[0]
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    28.496 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.311    28.807    sm/D_states_q[3]_i_9_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124    28.931 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           1.211    30.142    sm/D_states_q[3]_i_2_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124    30.266 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.926    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.513   104.918    sm/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)       -0.047   105.109    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.109    
                         arrival time                         -30.926    
  -------------------------------------------------------------------
                         slack                                 74.183    

Slack (MET) :             74.282ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.611ns  (logic 4.209ns (16.434%)  route 21.402ns (83.566%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.497    28.578    sm/M_alum_out[0]
    SLICE_X60Y36         LUT4 (Prop_lut4_I1_O)        0.124    28.702 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.520    29.222    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    29.346 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.886    30.232    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    30.356 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471    30.827    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.513   104.918    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X61Y36         FDSE (Setup_fdse_C_D)       -0.047   105.109    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.109    
                         arrival time                         -30.827    
  -------------------------------------------------------------------
                         slack                                 74.282    

Slack (MET) :             74.659ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.310ns  (logic 4.209ns (16.630%)  route 21.101ns (83.370%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.497    28.578    sm/M_alum_out[0]
    SLICE_X60Y36         LUT4 (Prop_lut4_I1_O)        0.124    28.702 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.520    29.222    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    29.346 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.056    30.402    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    30.526 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.526    sm/D_states_d__0[1]
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.513   104.918    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X61Y36         FDSE (Setup_fdse_C_D)        0.029   105.185    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.185    
                         arrival time                         -30.526    
  -------------------------------------------------------------------
                         slack                                 74.659    

Slack (MET) :             74.659ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.312ns  (logic 4.209ns (16.629%)  route 21.103ns (83.371%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.497    28.578    sm/M_alum_out[0]
    SLICE_X60Y36         LUT4 (Prop_lut4_I1_O)        0.124    28.702 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.520    29.222    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    29.346 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.058    30.404    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    30.528 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.528    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.513   104.918    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X61Y36         FDSE (Setup_fdse_C_D)        0.031   105.187    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.187    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 74.659    

Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.953ns  (logic 3.979ns (15.946%)  route 20.974ns (84.054%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.615    17.839    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.326    18.165 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.578    18.743    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.867 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.495    19.362    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    19.486 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.424    19.911    sm/D_registers_q[7][22]_i_27_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    20.035 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.341    20.375    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.499 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.500    20.999    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.123 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.523    21.646    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.124    21.770 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.305    22.076    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.469    22.669    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.119    22.788 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.635    23.423    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.332    23.755 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.437    24.193    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124    24.317 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.640    24.957    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    25.081 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.677    25.757    sm/M_alum_out[24]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.881 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.581    26.463    sm/D_states_q[7]_i_58_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    26.587 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.901    27.488    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    27.612 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.771    28.383    sm/accel_edge/D_states_q_reg[3]_rep__1_5
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.507 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.567    29.074    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.198 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.971    30.169    sm/accel_edge_n_0
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.938    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.169    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.953ns  (logic 3.979ns (15.946%)  route 20.974ns (84.054%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.615    17.839    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.326    18.165 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.578    18.743    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.867 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.495    19.362    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    19.486 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.424    19.911    sm/D_registers_q[7][22]_i_27_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    20.035 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.341    20.375    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.499 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.500    20.999    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.123 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.523    21.646    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.124    21.770 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.305    22.076    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.469    22.669    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.119    22.788 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.635    23.423    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.332    23.755 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.437    24.193    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124    24.317 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.640    24.957    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    25.081 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.677    25.757    sm/M_alum_out[24]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.881 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.581    26.463    sm/D_states_q[7]_i_58_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    26.587 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.901    27.488    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    27.612 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.771    28.383    sm/accel_edge/D_states_q_reg[3]_rep__1_5
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.507 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.567    29.074    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.198 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.971    30.169    sm/accel_edge_n_0
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.938    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.169    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.953ns  (logic 3.979ns (15.946%)  route 20.974ns (84.054%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.615    17.839    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.326    18.165 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.578    18.743    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.867 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.495    19.362    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    19.486 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.424    19.911    sm/D_registers_q[7][22]_i_27_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    20.035 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.341    20.375    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.499 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.500    20.999    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.123 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.523    21.646    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.124    21.770 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.305    22.076    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.469    22.669    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.119    22.788 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.635    23.423    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.332    23.755 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.437    24.193    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124    24.317 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.640    24.957    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    25.081 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.677    25.757    sm/M_alum_out[24]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.881 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.581    26.463    sm/D_states_q[7]_i_58_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    26.587 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.901    27.488    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    27.612 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.771    28.383    sm/accel_edge/D_states_q_reg[3]_rep__1_5
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.507 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.567    29.074    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.198 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.971    30.169    sm/accel_edge_n_0
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y36         FDRE (Setup_fdre_C_CE)      -0.205   104.938    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.169    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.774ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.183ns  (logic 4.435ns (17.611%)  route 20.748ns (82.389%))
  Logic Levels:           22  (LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.497    28.578    sm/M_alum_out[0]
    SLICE_X60Y36         LUT5 (Prop_lut5_I1_O)        0.146    28.724 r  sm/D_states_q[4]_i_2/O
                         net (fo=5, routed)           0.617    29.342    sm/D_states_q[4]_i_2_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.328    29.670 r  sm/D_states_q[5]_i_3/O
                         net (fo=4, routed)           0.606    30.276    sm/D_states_q[5]_i_3_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124    30.400 r  sm/D_states_q[5]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.400    sm/D_states_q[5]_rep__1_i_1_n_0
    SLICE_X62Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X62Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X62Y36         FDSE (Setup_fdse_C_D)        0.031   105.174    sm/D_states_q_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                         -30.400    
  -------------------------------------------------------------------
                         slack                                 74.774    

Slack (MET) :             74.780ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.179ns  (logic 4.435ns (17.614%)  route 20.744ns (82.386%))
  Logic Levels:           22  (LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.610    17.835    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326    18.161 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.910    19.071    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.152    19.223 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.434    19.657    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.321    19.978 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.570    20.548    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.332    20.880 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.530    21.409    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.533 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.795    22.329    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.453 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.340    22.793    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    22.917 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.428    23.345    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    23.469 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.435    23.904    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.028 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.300    24.328    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.452 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.494    24.946    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.070 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.577    25.647    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.771 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.487    26.258    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    26.382 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.575    26.957    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.081 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.497    28.578    sm/M_alum_out[0]
    SLICE_X60Y36         LUT5 (Prop_lut5_I1_O)        0.146    28.724 r  sm/D_states_q[4]_i_2/O
                         net (fo=5, routed)           0.617    29.342    sm/D_states_q[4]_i_2_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.328    29.670 r  sm/D_states_q[5]_i_3/O
                         net (fo=4, routed)           0.602    30.271    sm/D_states_q[5]_i_3_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124    30.395 r  sm/D_states_q[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.395    sm/D_states_q[5]_rep_i_1_n_0
    SLICE_X62Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X62Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X62Y36         FDSE (Setup_fdse_C_D)        0.032   105.175    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        105.175    
                         arrival time                         -30.395    
  -------------------------------------------------------------------
                         slack                                 74.780    

Slack (MET) :             74.799ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.922ns  (logic 3.979ns (15.966%)  route 20.943ns (84.034%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X59Y36         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDSE (Prop_fdse_C_Q)         0.419     5.635 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         3.476     9.111    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.299     9.410 f  sm/D_registers_q[7][28]_i_17/O
                         net (fo=1, routed)           0.658    10.068    sm/D_registers_q[7][28]_i_17_n_0
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          4.499    14.692    sm/M_sm_bsel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.816 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    14.816    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.025 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.909    16.934    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.291    17.225 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.615    17.839    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.326    18.165 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.578    18.743    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.867 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.495    19.362    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    19.486 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.424    19.911    sm/D_registers_q[7][22]_i_27_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    20.035 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.341    20.375    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.499 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.500    20.999    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.123 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.523    21.646    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.124    21.770 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.305    22.076    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.469    22.669    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.119    22.788 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.635    23.423    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.332    23.755 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.437    24.193    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124    24.317 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.640    24.957    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    25.081 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.677    25.757    sm/M_alum_out[24]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.881 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.581    26.463    sm/D_states_q[7]_i_58_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    26.587 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.901    27.488    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    27.612 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.771    28.383    sm/accel_edge/D_states_q_reg[3]_rep__1_5
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.507 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.567    29.074    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.198 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.941    30.139    sm/accel_edge_n_0
    SLICE_X63Y35         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.514   104.919    sm/clk_IBUF_BUFG
    SLICE_X63Y35         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y35         FDSE (Setup_fdse_C_CE)      -0.205   104.938    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.139    
  -------------------------------------------------------------------
                         slack                                 74.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.862    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.862    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.862    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.862    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.568     1.512    sr3/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X56Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.568     1.512    sr3/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X56Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y11   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y37   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y42   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y44   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.932ns (15.513%)  route 5.076ns (84.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.633     5.217    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.288     8.961    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          0.905    10.016    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.883    11.225    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X61Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   104.787    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.787    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 93.562    

Slack (MET) :             93.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.932ns (15.513%)  route 5.076ns (84.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.633     5.217    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.288     8.961    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          0.905    10.016    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.883    11.225    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X61Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   104.787    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.787    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 93.562    

Slack (MET) :             93.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.932ns (15.513%)  route 5.076ns (84.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.633     5.217    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.288     8.961    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          0.905    10.016    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.883    11.225    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X61Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   104.787    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.787    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 93.562    

Slack (MET) :             93.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.932ns (15.513%)  route 5.076ns (84.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.633     5.217    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.288     8.961    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          0.905    10.016    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.883    11.225    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X61Y41         FDPE (Recov_fdpe_C_PRE)     -0.359   104.787    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.787    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 93.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.254%)  route 0.774ns (78.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.443     2.141    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.331     2.517    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X61Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.254%)  route 0.774ns (78.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.443     2.141    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.331     2.517    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X61Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.254%)  route 0.774ns (78.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.443     2.141    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.331     2.517    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X61Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.254%)  route 0.774ns (78.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.443     2.141    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.331     2.517    fifo_reset_cond/AS[0]
    SLICE_X61Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X61Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.059    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.208ns  (logic 11.614ns (32.075%)  route 24.594ns (67.925%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.639    32.038    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.162 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.768    32.929    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    33.053 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.767    33.820    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124    33.944 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.867    37.812    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    41.355 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.355    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.115ns  (logic 11.879ns (32.893%)  route 24.236ns (67.107%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.639    32.038    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.162 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.768    32.929    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    33.053 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.970    34.024    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.152    34.176 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.306    37.481    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    41.263 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.263    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.033ns  (logic 11.617ns (32.240%)  route 24.416ns (67.760%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.309    31.708    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.124    31.832 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.852    32.684    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    32.808 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.851    33.658    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.782 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.851    37.633    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.180 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.180    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.009ns  (logic 11.644ns (32.336%)  route 24.365ns (67.664%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.639    32.038    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.162 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.768    32.929    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    33.053 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.970    34.024    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124    34.148 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.435    37.583    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    41.157 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.157    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.922ns  (logic 12.362ns (34.415%)  route 23.559ns (65.585%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.370     7.037    L_reg/M_sm_pbc[12]
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.148     7.185 f  L_reg/L_1c0feeda_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.838     8.022    L_reg/L_1c0feeda_remainder0_carry_i_23__0_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.328     8.350 f  L_reg/L_1c0feeda_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.187    L_reg/L_1c0feeda_remainder0_carry_i_12__0_n_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     9.339 f  L_reg/L_1c0feeda_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.021    L_reg/L_1c0feeda_remainder0_carry_i_20__0_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.360    10.381 r  L_reg/L_1c0feeda_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.608    10.989    L_reg/L_1c0feeda_remainder0_carry_i_10__0_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.326    11.315 r  L_reg/L_1c0feeda_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.315    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.865 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.865    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.087 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.962    13.049    L_reg/L_1c0feeda_remainder0_1[4]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.325    13.374 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.179    14.553    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.326    14.879 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.140    16.019    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.148    16.167 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.043    17.209    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.356    17.565 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.413    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    18.767 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.967    19.734    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.332    20.066 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.628    20.694    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.201 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.315 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.315    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.978    22.627    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.303    22.930 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.363    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.487 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.283    24.770    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    25.735    L_reg/i__carry_i_13__1_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.887 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.652    26.539    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    26.865 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.692    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.153    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.805    28.650    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.331    28.981 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.981    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.531 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.531    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.645 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.645    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.867 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.727    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.299    31.026 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.649    31.675    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.799 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    32.626    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.124    32.750 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.406    33.156    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.280 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.176    34.457    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I3_O)        0.152    34.609 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.721    37.330    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    41.070 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.070    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.890ns  (logic 12.366ns (34.457%)  route 23.523ns (65.543%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.370     7.037    L_reg/M_sm_pbc[12]
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.148     7.185 f  L_reg/L_1c0feeda_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.838     8.022    L_reg/L_1c0feeda_remainder0_carry_i_23__0_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.328     8.350 f  L_reg/L_1c0feeda_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.187    L_reg/L_1c0feeda_remainder0_carry_i_12__0_n_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     9.339 f  L_reg/L_1c0feeda_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.021    L_reg/L_1c0feeda_remainder0_carry_i_20__0_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.360    10.381 r  L_reg/L_1c0feeda_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.608    10.989    L_reg/L_1c0feeda_remainder0_carry_i_10__0_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.326    11.315 r  L_reg/L_1c0feeda_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.315    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.865 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.865    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.087 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.962    13.049    L_reg/L_1c0feeda_remainder0_1[4]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.325    13.374 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.179    14.553    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.326    14.879 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.140    16.019    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.148    16.167 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.043    17.209    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.356    17.565 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.413    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    18.767 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.967    19.734    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.332    20.066 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.628    20.694    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.201 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.315 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.315    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.978    22.627    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.303    22.930 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.363    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.487 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.283    24.770    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    25.735    L_reg/i__carry_i_13__1_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.887 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.652    26.539    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    26.865 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.692    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.153    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.805    28.650    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.331    28.981 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.981    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.531 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.531    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.645 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.645    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.867 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.727    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.299    31.026 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.649    31.675    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.799 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    32.633    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.124    32.757 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.981    34.547    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I1_O)        0.152    34.699 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.595    37.294    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    41.038 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.038    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.832ns  (logic 11.596ns (32.362%)  route 24.236ns (67.638%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.639    32.038    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.162 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.768    32.929    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    33.053 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.579    33.633    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124    33.757 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.697    37.453    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.979 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.979    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.750ns  (logic 12.138ns (33.953%)  route 23.612ns (66.047%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.370     7.037    L_reg/M_sm_pbc[12]
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.148     7.185 f  L_reg/L_1c0feeda_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.838     8.022    L_reg/L_1c0feeda_remainder0_carry_i_23__0_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.328     8.350 f  L_reg/L_1c0feeda_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.187    L_reg/L_1c0feeda_remainder0_carry_i_12__0_n_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     9.339 f  L_reg/L_1c0feeda_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.021    L_reg/L_1c0feeda_remainder0_carry_i_20__0_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.360    10.381 r  L_reg/L_1c0feeda_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.608    10.989    L_reg/L_1c0feeda_remainder0_carry_i_10__0_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.326    11.315 r  L_reg/L_1c0feeda_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.315    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.865 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.865    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.087 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.962    13.049    L_reg/L_1c0feeda_remainder0_1[4]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.325    13.374 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.179    14.553    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.326    14.879 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.140    16.019    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.148    16.167 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.043    17.209    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.356    17.565 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.413    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    18.767 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.967    19.734    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.332    20.066 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.628    20.694    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.201 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.315 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.315    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.978    22.627    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.303    22.930 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.363    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.487 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.283    24.770    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    25.735    L_reg/i__carry_i_13__1_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.887 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.652    26.539    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    26.865 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.692    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.153    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.805    28.650    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.331    28.981 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.981    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.531 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.531    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.645 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.645    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.867 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.727    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.299    31.026 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.649    31.675    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.799 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.628    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    32.752 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.633    33.385    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.509 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.959    34.468    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124    34.592 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.762    37.354    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.898 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.898    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.742ns  (logic 12.360ns (34.581%)  route 23.382ns (65.419%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.370     7.037    L_reg/M_sm_pbc[12]
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.148     7.185 f  L_reg/L_1c0feeda_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.838     8.022    L_reg/L_1c0feeda_remainder0_carry_i_23__0_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.328     8.350 f  L_reg/L_1c0feeda_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.836     9.187    L_reg/L_1c0feeda_remainder0_carry_i_12__0_n_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     9.339 f  L_reg/L_1c0feeda_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.021    L_reg/L_1c0feeda_remainder0_carry_i_20__0_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.360    10.381 r  L_reg/L_1c0feeda_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.608    10.989    L_reg/L_1c0feeda_remainder0_carry_i_10__0_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.326    11.315 r  L_reg/L_1c0feeda_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.315    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.865 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.865    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.087 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.962    13.049    L_reg/L_1c0feeda_remainder0_1[4]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.325    13.374 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.179    14.553    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.326    14.879 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.140    16.019    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.148    16.167 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.043    17.209    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.356    17.565 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.413    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    18.767 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.967    19.734    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.332    20.066 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.628    20.694    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.201 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.315 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.315    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.978    22.627    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.303    22.930 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.363    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.487 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.283    24.770    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    25.735    L_reg/i__carry_i_13__1_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.887 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.652    26.539    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326    26.865 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.692    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.153    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.805    28.650    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.331    28.981 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.981    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.531 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.531    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.645 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.645    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.867 r  bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.727    bseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.299    31.026 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.649    31.675    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.799 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.628    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    32.752 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.633    33.385    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.509 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.959    34.468    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.153    34.621 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.532    37.153    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.890 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.890    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.717ns  (logic 11.792ns (33.015%)  route 23.925ns (66.985%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.573     7.238    L_reg/M_sm_timer[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.152     7.390 r  L_reg/L_1c0feeda_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.655    L_reg/L_1c0feeda_remainder0_carry_i_27__1_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332     7.987 f  L_reg/L_1c0feeda_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.592     9.580    L_reg/L_1c0feeda_remainder0_carry_i_13__1_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.732 f  L_reg/L_1c0feeda_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.652    10.384    L_reg/L_1c0feeda_remainder0_carry_i_19__1_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.332    10.716 r  L_reg/L_1c0feeda_remainder0_carry__0_i_10__1/O
                         net (fo=4, routed)           1.282    11.998    L_reg/L_1c0feeda_remainder0_carry__0_i_10__1_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.122 r  L_reg/L_1c0feeda_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.122    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.669 f  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.028    13.697    L_reg/L_1c0feeda_remainder0_3[10]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.302    13.999 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.982    14.981    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.992    16.097    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.221 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.973    17.194    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.346 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    18.046    L_reg/i__carry_i_20__4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.406 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.089    19.496    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.822 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.312    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.949 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.949    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.272 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.102    22.375    L_reg/L_1c0feeda_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.306    22.681 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    22.960    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.084 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.930    24.014    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.163 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.622    24.784    L_reg/i__carry_i_13__3_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.381    25.165 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.873    26.038    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.326    26.364 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.511    26.875    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.027 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.809    27.836    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y47         LUT5 (Prop_lut5_I0_O)        0.332    28.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.718 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.718    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    28.946    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.168 r  timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.996    30.164    timerseg_driver/decimal_renderer/L_1c0feeda_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.275    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.399 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.639    32.038    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.162 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.768    32.929    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    33.053 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.767    33.820    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.120    33.940 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.198    37.138    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    40.864 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.864    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.373ns (76.987%)  route 0.410ns (23.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.087    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.319 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.319    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_768737139[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.415ns (77.139%)  route 0.419ns (22.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_768737139[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.746    forLoop_idx_0_768737139[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.351     2.142    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.372 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_768737139[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.444ns (73.808%)  route 0.512ns (26.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_768737139[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.860    forLoop_idx_0_768737139[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.353     2.258    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.493 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.493    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.461ns (69.422%)  route 0.643ns (30.578%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.779    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.824 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=15, routed)          0.116     1.940    cond_butt_next_play/sel
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.985 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.428     2.413    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.643 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.643    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.383ns (59.183%)  route 0.954ns (40.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.954     2.595    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.837 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.837    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.386ns (59.022%)  route 0.962ns (40.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.962     2.603    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.847 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.847    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.625ns (32.366%)  route 3.395ns (67.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.876     4.377    forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.501 r  forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.519     5.020    forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.520     4.925    forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  forLoop_idx_0_1867746291[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.619ns (35.939%)  route 2.885ns (64.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.262     3.756    forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.880 r  forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.623     4.504    forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443     4.847    forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.617ns (35.979%)  route 2.878ns (64.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.385     3.878    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.002 r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.493     4.495    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.509     4.913    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 1.615ns (35.962%)  route 2.876ns (64.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253     3.744    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.868 r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.623     4.491    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443     4.847    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 1.651ns (37.474%)  route 2.756ns (62.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.214     3.713    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.153     3.866 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.541     4.407    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.520     4.925    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.628ns (40.925%)  route 2.350ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.813     3.317    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.441 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.977    reset_cond/M_reset_cond_in
    SLICE_X60Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.628ns (40.925%)  route 2.350ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.813     3.317    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.441 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.977    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.628ns (40.925%)  route 2.350ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.813     3.317    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.441 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.977    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.628ns (40.925%)  route 2.350ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.813     3.317    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.441 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.977    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.628ns (40.925%)  route 2.350ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.813     3.317    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.441 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.977    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.307ns (34.853%)  route 0.574ns (65.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.464     0.726    forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.771 r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.110     0.881    forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_768737139[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.300ns (30.685%)  route 0.677ns (69.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.568     0.822    forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.867 r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.109     0.976    forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_768737139[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.316ns (26.585%)  route 0.874ns (73.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.963    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.008 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.190    reset_cond/M_reset_cond_in
    SLICE_X60Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.316ns (26.585%)  route 0.874ns (73.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.963    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.008 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.190    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.316ns (26.585%)  route 0.874ns (73.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.963    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.008 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.190    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.316ns (26.585%)  route 0.874ns (73.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.963    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.008 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.190    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.316ns (26.585%)  route 0.874ns (73.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.963    reset_cond/butt_reset_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.008 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.190    reset_cond/M_reset_cond_in
    SLICE_X61Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.306ns (21.940%)  route 1.089ns (78.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.921     1.182    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.227 r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.168     1.395    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.052    forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1867746291[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.308ns (20.812%)  route 1.173ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.237    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.042     1.279 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.201     1.481    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.867     2.057    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.304ns (20.025%)  route 1.213ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.924     1.183    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.228 r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.289     1.517    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.834     2.024    forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRLC32E                                      r  forLoop_idx_0_1867746291[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





