Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 10:02:38 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_146_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.997ns (28.798%)  route 2.465ns (71.202%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 6.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.167ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.060ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=23234, routed)       2.231     3.168    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X103Y451       FDCE                                         r  Delay1No17_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y451       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.247 r  Delay1No17_instance/Y_reg[25]/Q
                         net (fo=6, routed)           1.125     4.372    Delay1No16_instance/Delay1No17_out[24]
    SLICE_X100Y359       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.472 r  Delay1No16_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.014     4.486    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X100Y359       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.642 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.668    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X100Y360       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.720 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.259     4.979    Delay1No17_instance/CO[0]
    SLICE_X101Y363       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     5.044 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.248     5.292    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X101Y357       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.441 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.059     5.500    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X101Y357       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     5.624 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.323     5.947    Delay1No17_instance/Y_reg[23]_0
    SLICE_X98Y354        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     6.096 r  Delay1No17_instance/shiftedFracY_d1[45]_i_2__0/O
                         net (fo=4, routed)           0.164     6.260    Delay1No16_instance/level2[12]
    SLICE_X99Y356        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     6.383 r  Delay1No16_instance/shiftedFracY_d1[41]_i_1__0/O
                         net (fo=2, routed)           0.247     6.630    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[18]
    SLICE_X99Y355        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=23234, routed)       1.917     6.564    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X99Y355        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/C
                         clock pessimism              0.398     6.961    
                         clock uncertainty           -0.035     6.926    
    SLICE_X99Y355        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.951    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.321    




