Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 12 02:08:02 2025
| Host         : Anzars-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             148 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             194 |           25 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+--------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | core/inp0             | core/stop_sync2          |                2 |              8 |
|  clk_IBUF_BUFG | core/inp1[3]_i_1_n_0  | core/stop_sync2          |                2 |              8 |
|  clk_IBUF_BUFG | core/pass0[3]_i_1_n_0 |                          |                3 |             16 |
|  clk_IBUF_BUFG | core/led[15]_i_1_n_0  | core/stop_sync2          |                4 |             32 |
|  clk_IBUF_BUFG |                       | core/buzz_cnt_reg[16]    |                5 |             34 |
|  clk_IBUF_BUFG |                       | d0/counter[0]_i_1_n_0    |                5 |             40 |
|  clk_IBUF_BUFG |                       | d1/counter[0]_i_1__0_n_0 |                5 |             40 |
|  clk_IBUF_BUFG |                       | d2/counter[0]_i_1__1_n_0 |                5 |             40 |
|  clk_IBUF_BUFG |                       | d3/counter[0]_i_1__2_n_0 |                5 |             40 |
|  clk_IBUF_BUFG |                       |                          |               26 |            148 |
+----------------+-----------------------+--------------------------+------------------+----------------+


