m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/dec2to4
venc4to2
!s110 1598941202
!i10b 1
!s100 nQFzSXD<eDeShjQIDCAej3
IzhlCWn;bjN`mYh=D8jSe63
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/enc4to2
w1598941171
8/home/sriram/Documents/Verilog/enc4to2/enc4to2.v
F/home/sriram/Documents/Verilog/enc4to2/enc4to2.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1598941202.000000
!s107 /home/sriram/Documents/Verilog/enc4to2/enc4to2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/enc4to2/enc4to2.v|
!i113 1
o-work work
tCvgOpt 0
