$date
	Wed Mar 23 21:08:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testPC $end
$var wire 32 ! ADDR_OUT_ROM [31:0] $end
$var reg 32 " ADDR_IN_ROM [31:0] $end
$var reg 1 # CLK $end
$var reg 1 $ CNTEN $end
$var reg 1 % LDB $end
$var reg 1 & RSTB $end
$scope module PC $end
$var wire 1 # CLK $end
$var wire 1 $ CNTEN $end
$var wire 1 % LDB $end
$var wire 32 ' PCIN [31:0] $end
$var wire 1 & RSTB $end
$var reg 32 ( ADDR_OUT_ROM [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
1%
0$
0#
bx "
bx !
$end
#10
b0 !
b0 (
0&
1#
#20
1$
1&
0#
#30
b1 !
b1 (
1#
#40
0#
#50
b10 !
b10 (
1#
#60
0#
#70
b11 !
b11 (
1#
#80
0#
#90
b100 !
b100 (
1#
#100
0#
#110
b101 !
b101 (
1#
#120
0#
#130
b110 !
b110 (
1#
#140
0#
#150
b111 !
b111 (
1#
#160
0#
#170
b1000 !
b1000 (
1#
#180
0#
#190
b1001 !
b1001 (
1#
#200
0#
#210
b1010 !
b1010 (
1#
#220
0#
#230
b1011 !
b1011 (
1#
#240
0#
#250
b1100 !
b1100 (
1#
#260
0#
#270
b1101 !
b1101 (
1#
#280
0#
#290
b1110 !
b1110 (
1#
#300
0#
#310
b1111 !
b1111 (
1#
#320
0#
#330
b10000 !
b10000 (
1#
#340
0#
#350
b10001 !
b10001 (
1#
#360
0#
#370
b10010 !
b10010 (
1#
#380
0#
#390
b10011 !
b10011 (
1#
#400
0#
#410
b10100 !
b10100 (
1#
#420
0#
#430
b10101 !
b10101 (
1#
#440
0#
#450
b10110 !
b10110 (
1#
#460
0#
#470
b10111 !
b10111 (
1#
#480
0#
#490
b11000 !
b11000 (
1#
#500
0#
#510
b11001 !
b11001 (
1#
#520
0#
