Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec  3 02:49:37 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 com_sprite_m/vcount_pipe_reg[3][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.059ns  (logic 3.580ns (29.687%)  route 8.479ns (70.313%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 11.920 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=680, estimated)      1.619    -0.971    com_sprite_m/clk_pixel
    SLICE_X6Y23          FDRE                                         r  com_sprite_m/vcount_pipe_reg[3][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.493 r  com_sprite_m/vcount_pipe_reg[3][5]__0/Q
                         net (fo=3, estimated)        1.184     0.691    com_sprite_m/vcount_pipe_reg[3][5]__0_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.301     0.992 r  com_sprite_m/tmds_out[5]_i_40/O
                         net (fo=1, routed)           0.000     0.992    com_sprite_m/tmds_out[5]_i_40_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.525 f  com_sprite_m/tmds_out_reg[5]_i_16/CO[3]
                         net (fo=1, estimated)        1.242     2.767    com_sprite_m/red_out40_out
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     2.891 r  com_sprite_m/tmds_out[5]_i_9/O
                         net (fo=21, estimated)       0.853     3.744    com_sprite_m/paletteBROM/tmds_out_reg[2]_1
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.152     3.896 r  com_sprite_m/paletteBROM/tmds_out[6]_i_5/O
                         net (fo=6, estimated)        0.836     4.732    com_sprite_m/paletteBROM/img_green[6]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.352     5.084 r  com_sprite_m/paletteBROM/tally[2]_i_8/O
                         net (fo=1, estimated)        0.785     5.869    com_sprite_m/paletteBROM/tally[2]_i_8_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.326     6.195 r  com_sprite_m/paletteBROM/tally[2]_i_5/O
                         net (fo=25, estimated)       0.641     6.836    com_sprite_m/paletteBROM/tally[2]_i_5_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.150     6.986 r  com_sprite_m/paletteBROM/tally[2]_i_13/O
                         net (fo=2, estimated)        0.588     7.574    com_sprite_m/paletteBROM/tally[2]_i_13_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.352     7.926 f  com_sprite_m/paletteBROM/tally[2]_i_6/O
                         net (fo=8, estimated)        0.691     8.617    com_sprite_m/paletteBROM/tmds_green/q_ones[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.361     8.978 r  com_sprite_m/paletteBROM/tally[4]_i_8__0/O
                         net (fo=1, estimated)        0.830     9.808    com_sprite_m/paletteBROM/tally[4]_i_8__0_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.327    10.135 r  com_sprite_m/paletteBROM/tally[4]_i_3/O
                         net (fo=1, estimated)        0.829    10.964    com_sprite_m/paletteBROM/tally[4]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.088 r  com_sprite_m/paletteBROM/tally[4]_i_1/O
                         net (fo=1, routed)           0.000    11.088    tmds_green/D[3]
    SLICE_X1Y16          FDRE                                         r  tmds_green/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=680, estimated)      1.515    11.920    tmds_green/clk_pixel
    SLICE_X1Y16          FDRE                                         r  tmds_green/tally_reg[4]/C
                         clock pessimism              0.553    12.472    
                         clock uncertainty           -0.168    12.304    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.031    12.335    tmds_green/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.247    




