{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686591241910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686591241910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:34:01 2023 " "Processing started: Mon Jun 12 14:34:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686591241910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686591241910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686591241910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686591242269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686591242269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificacao " "Found entity 1: decodificacao" {  } { { "decodificacao.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/decodificacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lerinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file lerinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 lerinstrucao " "Found entity 1: lerinstrucao" {  } { { "lerinstrucao.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/lerinstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinaisdecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file sinaisdecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinaisdecontrole " "Found entity 1: sinaisdecontrole" {  } { { "sinaisdecontrole.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/sinaisdecontrole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somapc.v 1 1 " "Found 1 design units, including 1 entities, in source file somapc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somapc " "Found entity 1: somapc" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686591255090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686591255132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somapc somapc:somapc " "Elaborating entity \"somapc\" for hierarchy \"somapc:somapc\"" {  } { { "main.v" "somapc" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686591255139 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "somapc.v(14) " "Verilog HDL Conditional Statement error at somapc.v(14): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 14 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1686591255139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc somapc.v(10) " "Verilog HDL Always Construct warning at somapc.v(10): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] somapc.v(10) " "Inferred latch for \"pc\[0\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] somapc.v(10) " "Inferred latch for \"pc\[1\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] somapc.v(10) " "Inferred latch for \"pc\[2\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] somapc.v(10) " "Inferred latch for \"pc\[3\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] somapc.v(10) " "Inferred latch for \"pc\[4\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] somapc.v(10) " "Inferred latch for \"pc\[5\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] somapc.v(10) " "Inferred latch for \"pc\[6\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] somapc.v(10) " "Inferred latch for \"pc\[7\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255139 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] somapc.v(10) " "Inferred latch for \"pc\[8\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] somapc.v(10) " "Inferred latch for \"pc\[9\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] somapc.v(10) " "Inferred latch for \"pc\[10\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] somapc.v(10) " "Inferred latch for \"pc\[11\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] somapc.v(10) " "Inferred latch for \"pc\[12\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] somapc.v(10) " "Inferred latch for \"pc\[13\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] somapc.v(10) " "Inferred latch for \"pc\[14\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] somapc.v(10) " "Inferred latch for \"pc\[15\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] somapc.v(10) " "Inferred latch for \"pc\[16\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] somapc.v(10) " "Inferred latch for \"pc\[17\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] somapc.v(10) " "Inferred latch for \"pc\[18\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] somapc.v(10) " "Inferred latch for \"pc\[19\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] somapc.v(10) " "Inferred latch for \"pc\[20\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] somapc.v(10) " "Inferred latch for \"pc\[21\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] somapc.v(10) " "Inferred latch for \"pc\[22\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] somapc.v(10) " "Inferred latch for \"pc\[23\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] somapc.v(10) " "Inferred latch for \"pc\[24\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] somapc.v(10) " "Inferred latch for \"pc\[25\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] somapc.v(10) " "Inferred latch for \"pc\[26\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] somapc.v(10) " "Inferred latch for \"pc\[27\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] somapc.v(10) " "Inferred latch for \"pc\[28\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] somapc.v(10) " "Inferred latch for \"pc\[29\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] somapc.v(10) " "Inferred latch for \"pc\[30\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] somapc.v(10) " "Inferred latch for \"pc\[31\]\" at somapc.v(10)" {  } { { "somapc.v" "" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686591255148 "|main|somapc:somapc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "somapc:somapc " "Can't elaborate user hierarchy \"somapc:somapc\"" {  } { { "main.v" "somapc" { Text "C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v" 77 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1686591255148 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686591255178 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 14:34:15 2023 " "Processing ended: Mon Jun 12 14:34:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686591255178 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686591255178 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686591255178 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686591255178 ""}
