// Seed: 51401471
module module_0 #(
    parameter id_2 = 32'd87
) ();
  logic [1 : ""] id_1;
  assign module_1.id_2 = 0;
  uwire _id_2, id_3, id_4;
  logic [1 'b0 ==  (  1  ) : -1] id_5;
  int [1 : id_2] id_6;
  assign id_1 = 1;
  assign id_4 = -1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    output supply1 id_0,
    input tri1 _id_1,
    input wor id_2
    , id_4
);
  assign id_4[1] = id_4[id_1 :-1];
  module_0 modCall_1 ();
endmodule
