<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Third-Party Simulators</title><link rel="Prev" href="Timing_Simulation_FPGA_Process_Flow.htm" title="Previous" /><link rel="Next" href="Simulation_Library_Files.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pUj_002f1tfsKFl4QLy1Ktka9mw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Third_Party_Simulators.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1028923">Simulating the Design</a> &gt; Third-Party Simulators</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1028923" class="Heading1"><span></span>Third-Party Simulators</h2><p id="ww1024735" class="BodyAfterHead"><span></span>This section explains how to use Aldec Active-HDL, Aldec Riviera Pro, Cadence NC-Verilog, Cadence NC-VHDL, Cadence NCSim, Mentor Graphics ModelSim / Questa, and Synopsys VCS software to simulate designs that target Lattice Semiconductor FPGAs. It shows you how to use these simulators to perform functional register-transfer-level (RTL) simulation, post-map simulation, and place-and-route gate-level simulation with and without timing simulation.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1024738" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1024740" class="CellBody"><span></span>Lattice Semiconductor does not supply the Synopsys VCS, Cadence NC-Verilog, Cadence NC-VHDL, Cadence NCSim, Aldec Riviera Pro, or Mentor Graphics ModelSim / Questa simulators. You must obtain them independently.</div></td></tr></table></div><h5 id="ww1028999" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1029014" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Simulation_Library_Files.htm#ww1024755" title="Simulation Library Files">Simulation Library Files</a></span></div><div id="ww1029085" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Aldec_Riviera_Pro.htm#ww1025018" title="Performing Simulation with Aldec Riviera Pro">Performing Simulation with Aldec Riviera Pro</a></span></div><div id="ww1029093" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Aldec_Active_HDL.htm#ww1029228" title="Performing Simulation with Aldec Active-HDL">Performing Simulation with Aldec Active-HDL</a></span></div><div id="ww1029102" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_Verilog.htm#ww1025268" title="Performing Simulation with Cadence NC-Verilog">Performing Simulation with Cadence NC-Verilog</a></span></div><div id="ww1029111" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025363" title="Performing Simulation with Cadence NC-VHDL">Performing Simulation with Cadence NC-VHDL</a></span></div><div id="ww1029119" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing%20Mixed-Language_with_Cadence_NC_Sim.htm#ww1025487" title="Performing Mixed-Language (Verilog and VHDL) Simulation with Cadence NCSim">Performing Mixed-Language (Verilog and VHDL) Simulation with Cadence NCSim</a></span></div><div id="ww1029128" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_ModelSim_Questa.htm#ww1025524" title="Performing Simulation with Mentor Graphics ModelSim / Questa">Performing Simulation with Mentor Graphics ModelSim / Questa</a></span></div><div id="ww1029136" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Synopsys_VCS.htm#ww1025714" title="Performing Simulation with Synopsys VCS">Performing Simulation with Synopsys VCS</a></span></div><div id="ww1029147" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing%20Mixed_with_Synopsys_VCS_MX.htm#ww1025733" title="Performing Mixed-Language (Verilog and VHDL) Simulation with Synopsys VCS-MX">Performing Mixed-Language (Verilog and VHDL) Simulation with Synopsys VCS-MX</a></span></div><div id="ww1030093" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Mixed_with%20Synopsys_VCSMX.htm#ww1029926" title="Performing Mixed-Language (Verilog and SystemVerilog) Simulation with Synopsys VCS-MX">Performing Mixed-Language (Verilog and SystemVerilog) Simulation with Synopsys VCS-MX</a></span></div><div id="ww1029156" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Referencing_Black_Box_Models.htm#ww1025763" title="Referencing Black-Box Models">Referencing Black-Box Models</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>