Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 14:01:13 2025
| Host         : DESKTOP-NTKK649 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_timing_summary_routed.rpt -pb bcd_timing_summary_routed.pb -rpx bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Val_in[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Val_in[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Val_in[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Val_in[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reset_in (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: select_in (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: out_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.374        0.000                      0                   29        0.311        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.374        0.000                      0                   29        0.311        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.663ns (48.831%)  route 2.790ns (51.169%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    counter_clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  n_reg[0]/Q
                         net (fo=2, routed)           0.654     6.316    n_reg_n_0_[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  n_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    n_reg[4]_i_2_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  n_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.010    n_reg[8]_i_2_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  n_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    n_reg[12]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  n_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.238    n_reg[16]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  n_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.352    n_reg[20]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  n_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.466    n_reg[24]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 f  n_reg[26]_i_3/O[1]
                         net (fo=4, routed)           0.742     8.542    n_reg[26]_i_3_n_6
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.329     8.871 f  out_div_i_3/O
                         net (fo=1, routed)           0.797     9.668    out_div_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.332    10.000 r  out_div_i_1/O
                         net (fo=2, routed)           0.598    10.598    p_0_in
    SLICE_X62Y18         FDCE                                         r  out_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)       -0.103    14.972    out_div_reg
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.663ns (48.932%)  route 2.779ns (51.068%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    counter_clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  n_reg[0]/Q
                         net (fo=2, routed)           0.654     6.316    n_reg_n_0_[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  n_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    n_reg[4]_i_2_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  n_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.010    n_reg[8]_i_2_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  n_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    n_reg[12]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  n_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.238    n_reg[16]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  n_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.352    n_reg[20]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  n_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.466    n_reg[24]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 f  n_reg[26]_i_3/O[1]
                         net (fo=4, routed)           0.742     8.542    n_reg[26]_i_3_n_6
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.329     8.871 f  out_div_i_3/O
                         net (fo=1, routed)           0.797     9.668    out_div_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.332    10.000 r  out_div_i_1/O
                         net (fo=2, routed)           0.586    10.587    p_0_in
    SLICE_X62Y18         FDCE                                         r  out_div_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)       -0.103    14.972    out_div_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.995ns (27.292%)  route 2.651ns (72.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          0.706     8.448    n[26]_i_2_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.153     8.601 r  n[0]_i_1/O
                         net (fo=1, routed)           0.193     8.794    p_0_out[0]
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    counter_clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)       -0.234    14.838    n_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 2.333ns (59.151%)  route 1.611ns (40.849%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.623     5.144    counter_clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  n_reg[0]/Q
                         net (fo=2, routed)           0.654     6.316    n_reg_n_0_[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  n_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    n_reg[4]_i_2_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  n_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.010    n_reg[8]_i_2_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  n_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    n_reg[12]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  n_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.238    n_reg[16]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  n_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.352    n_reg[20]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  n_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.466    n_reg[24]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 r  n_reg[26]_i_3/O[1]
                         net (fo=4, routed)           0.957     8.757    n_reg[26]_i_3_n_6
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.331     9.088 r  n[26]_i_1/O
                         net (fo=1, routed)           0.000     9.088    p_0_out[26]
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
                         clock pessimism              0.275    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    n_reg[26]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.966ns (25.027%)  route 2.894ns (74.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.142     8.884    n[26]_i_2_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.008 r  n[21]_i_1/O
                         net (fo=1, routed)           0.000     9.008    p_0_out[21]
    SLICE_X61Y22         FDCE                                         r  n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.504    14.845    counter_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  n_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.099    n_reg[21]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.994ns (25.566%)  route 2.894ns (74.434%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.142     8.884    n[26]_i_2_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     9.036 r  n[23]_i_1/O
                         net (fo=1, routed)           0.000     9.036    p_0_out[23]
    SLICE_X61Y22         FDCE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.504    14.845    counter_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  n_reg[23]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.075    15.145    n_reg[23]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.966ns (25.531%)  route 2.818ns (74.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.066     8.808    n[26]_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.932 r  n[13]_i_1/O
                         net (fo=1, routed)           0.000     8.932    p_0_out[13]
    SLICE_X63Y20         FDCE                                         r  n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    counter_clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  n_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    n_reg[13]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.994ns (26.078%)  route 2.818ns (73.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.066     8.808    n[26]_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  n[15]_i_1/O
                         net (fo=1, routed)           0.000     8.960    p_0_out[15]
    SLICE_X63Y20         FDCE                                         r  n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    counter_clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  n_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    n_reg[15]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.966ns (25.944%)  route 2.757ns (74.056%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.006     8.748    n[26]_i_2_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.872 r  n[22]_i_1/O
                         net (fo=1, routed)           0.000     8.872    p_0_out[22]
    SLICE_X63Y22         FDCE                                         r  n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.846    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[22]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.031    15.116    n_reg[22]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.966ns (25.958%)  route 2.755ns (74.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  n_reg[8]/Q
                         net (fo=2, routed)           0.952     6.520    n_reg_n_0_[8]
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.299     6.819 f  n[26]_i_5/O
                         net (fo=1, routed)           0.800     7.618    n[26]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.742 f  n[26]_i_2/O
                         net (fo=28, routed)          1.004     8.746    n[26]_i_2_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.870 r  n[17]_i_1/O
                         net (fo=1, routed)           0.000     8.870    p_0_out[17]
    SLICE_X63Y22         FDCE                                         r  n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  counter_clk (IN)
                         net (fo=0)                   0.000    10.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.846    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.029    15.114    n_reg[17]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.229ns (50.581%)  route 0.224ns (49.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.224     1.819    n_reg_n_0_[26]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.101     1.920 r  n[19]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_0_out[19]
    SLICE_X63Y22         FDCE                                         r  n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[19]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.609    n_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.230ns (50.578%)  route 0.225ns (49.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.225     1.820    n_reg_n_0_[26]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.102     1.922 r  n[24]_i_1/O
                         net (fo=1, routed)           0.000     1.922    p_0_out[24]
    SLICE_X63Y22         FDCE                                         r  n_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[24]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.609    n_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.189ns (41.113%)  route 0.271ns (58.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  n_reg[25]/Q
                         net (fo=29, routed)          0.271     1.879    n_reg_n_0_[25]
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.048     1.927 r  n[15]_i_1/O
                         net (fo=1, routed)           0.000     1.927    p_0_out[15]
    SLICE_X63Y20         FDCE                                         r  n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    counter_clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  n_reg[15]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.107     1.611    n_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.229ns (53.722%)  route 0.197ns (46.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.197     1.792    n_reg_n_0_[26]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.101     1.893 r  n[16]_i_1/O
                         net (fo=1, routed)           0.000     1.893    p_0_out[16]
    SLICE_X61Y21         FDCE                                         r  n_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[16]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    n_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.705%)  route 0.198ns (46.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.198     1.793    n_reg_n_0_[26]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.102     1.895 r  n[26]_i_1/O
                         net (fo=1, routed)           0.000     1.895    p_0_out[26]
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    n_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.226ns (50.139%)  route 0.225ns (49.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.225     1.820    n_reg_n_0_[26]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.098     1.918 r  n[22]_i_1/O
                         net (fo=1, routed)           0.000     1.918    p_0_out[22]
    SLICE_X63Y22         FDCE                                         r  n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[22]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.594    n_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.251%)  route 0.224ns (49.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.224     1.819    n_reg_n_0_[26]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.098     1.917 r  n[17]_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_out[17]
    SLICE_X63Y22         FDCE                                         r  n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[17]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.593    n_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.727%)  route 0.271ns (59.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  n_reg[25]/Q
                         net (fo=29, routed)          0.271     1.879    n_reg_n_0_[25]
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  n[13]_i_1/O
                         net (fo=1, routed)           0.000     1.924    p_0_out[13]
    SLICE_X63Y20         FDCE                                         r  n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    counter_clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  n_reg[13]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.091     1.595    n_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.183ns (40.617%)  route 0.268ns (59.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  n_reg[25]/Q
                         net (fo=29, routed)          0.268     1.876    n_reg_n_0_[25]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.042     1.918 r  n[23]_i_1/O
                         net (fo=1, routed)           0.000     1.918    p_0_out[23]
    SLICE_X61Y22         FDCE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.978    counter_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  n_reg[23]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.107     1.587    n_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.268%)  route 0.198ns (46.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  n_reg[26]/Q
                         net (fo=30, routed)          0.198     1.793    n_reg_n_0_[26]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.098     1.891 r  n[25]_i_1/O
                         net (fo=1, routed)           0.000     1.891    p_0_out[25]
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.092     1.559    n_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { counter_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  counter_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   n_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   n_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   n_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   n_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   n_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   n_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   n_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   n_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   n_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   n_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   n_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   n_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   n_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   n_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 4.473ns (53.845%)  route 3.834ns (46.155%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a_reg[1]_C/Q
                         net (fo=1, routed)           0.900     1.356    a_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.480 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          1.074     2.554    p_0_in5_in
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.150     2.704 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.564    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     8.307 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.307    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.235ns (53.358%)  route 3.702ns (46.642%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a_reg[1]_C/Q
                         net (fo=1, routed)           0.900     1.356    a_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.480 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          0.880     2.360    p_0_in5_in
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.484 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.406    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.938 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.938    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 4.208ns (53.346%)  route 3.681ns (46.654%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a_reg[1]_C/Q
                         net (fo=1, routed)           0.900     1.356    a_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.480 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          0.875     2.355    p_0_in5_in
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.479 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.385    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.889 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.889    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 4.461ns (58.025%)  route 3.227ns (41.975%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a_reg[1]_C/Q
                         net (fo=1, routed)           0.900     1.356    a_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.480 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          0.611     2.091    p_0_in5_in
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     2.241 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.957    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     7.688 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.688    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.277ns (55.729%)  route 3.397ns (44.271%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  a_reg[2]_C/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  a_reg[2]_C/Q
                         net (fo=4, routed)           0.817     1.335    a_reg[2]_C_n_0
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.459 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=8, routed)           0.774     2.233    p_1_in3_in
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.357 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.163    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.674 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.674    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.302ns (56.921%)  route 3.255ns (43.079%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  a_reg[2]_C/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  a_reg[2]_C/Q
                         net (fo=4, routed)           0.817     1.335    a_reg[2]_C_n_0
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.459 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=8, routed)           0.772     2.231    p_1_in3_in
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.355 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.021    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.557 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.557    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.224ns (57.060%)  route 3.179ns (42.940%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  a_reg[1]_C/Q
                         net (fo=1, routed)           0.900     1.356    a_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.480 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          0.611     2.091    p_0_in5_in
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     2.215 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.883    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.402 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.402    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Val_in[3]
                            (input port)
  Destination:            a_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 1.572ns (25.419%)  route 4.614ns (74.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Val_in[3] (IN)
                         net (fo=0)                   0.000     0.000    Val_in[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Val_in_IBUF[3]_inst/O
                         net (fo=2, routed)           3.536     4.984    Val_in_IBUF[3]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.108 f  a_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.078     6.186    a_reg[3]_LDC_i_2_n_0
    SLICE_X64Y23         FDCE                                         f  a_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Val_in[3]
                            (input port)
  Destination:            a_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 1.572ns (26.672%)  route 4.323ns (73.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Val_in[3] (IN)
                         net (fo=0)                   0.000     0.000    Val_in[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Val_in_IBUF[3]_inst/O
                         net (fo=2, routed)           3.536     4.984    Val_in_IBUF[3]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.108 f  a_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.787     5.896    a_reg[3]_LDC_i_2_n_0
    SLICE_X65Y22         LDCE                                         f  a_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Val_in[1]
                            (input port)
  Destination:            a_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 1.585ns (27.476%)  route 4.184ns (72.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Val_in[1] (IN)
                         net (fo=0)                   0.000     0.000    Val_in[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Val_in_IBUF[1]_inst/O
                         net (fo=2, routed)           3.249     4.710    Val_in_IBUF[1]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.834 f  a_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.936     5.770    a_reg[1]_LDC_i_2_n_0
    SLICE_X65Y21         LDCE                                         f  a_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.206ns (58.289%)  route 0.147ns (41.711%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X61Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a_reg[0]_LDC/Q
                         net (fo=2, routed)           0.147     0.305    a_reg[0]_LDC_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.048     0.353 r  a[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.353    a[0]_C_i_1_n_0
    SLICE_X64Y20         FDPE                                         r  a_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.209ns (42.206%)  route 0.286ns (57.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  a_reg[3]_C/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[3]_C/Q
                         net (fo=7, routed)           0.162     0.326    a_reg[3]_C_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  a[3]_C_i_1/O
                         net (fo=2, routed)           0.124     0.495    a[3]_C_i_1_n_0
    SLICE_X64Y22         FDPE                                         r  a_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.206ns (37.653%)  route 0.341ns (62.347%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X61Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a_reg[0]_LDC/Q
                         net (fo=2, routed)           0.147     0.305    a_reg[0]_LDC_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.048     0.353 r  a[0]_C_i_1/O
                         net (fo=2, routed)           0.194     0.547    a[0]_C_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  a_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.209ns (37.762%)  route 0.344ns (62.238%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  a_reg[3]_C/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[3]_C/Q
                         net (fo=7, routed)           0.162     0.326    a_reg[3]_C_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  a[3]_C_i_1/O
                         net (fo=2, routed)           0.182     0.553    a[3]_C_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  a_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.209ns (36.890%)  route 0.358ns (63.110%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  a_reg[3]_C/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  a_reg[3]_C/Q
                         net (fo=7, routed)           0.164     0.328    a_reg[3]_C_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  a[1]_C_i_1/O
                         net (fo=2, routed)           0.193     0.567    a[1]_C_i_1_n_0
    SLICE_X64Y21         FDPE                                         r  a_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.209ns (33.741%)  route 0.410ns (66.259%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  a_reg[3]_C/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  a_reg[3]_C/Q
                         net (fo=7, routed)           0.164     0.328    a_reg[3]_C_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  a[1]_C_i_1/O
                         net (fo=2, routed)           0.246     0.619    a[1]_C_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  a_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.248ns (30.435%)  route 0.567ns (69.565%))
  Logic Levels:           3  (LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X61Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a_reg[0]_LDC/Q
                         net (fo=2, routed)           0.147     0.305    a_reg[0]_LDC_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.350 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=11, routed)          0.237     0.588    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.633 r  a[2]_C_i_1/O
                         net (fo=2, routed)           0.182     0.815    a[2]_C_i_1_n_0
    SLICE_X64Y18         FDPE                                         r  a_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.248ns (25.500%)  route 0.725ns (74.500%))
  Logic Levels:           3  (LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X61Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a_reg[0]_LDC/Q
                         net (fo=2, routed)           0.147     0.305    a_reg[0]_LDC_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.350 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=11, routed)          0.237     0.588    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.633 r  a[2]_C_i_1/O
                         net (fo=2, routed)           0.340     0.973    a[2]_C_i_1_n_0
    SLICE_X64Y19         FDCE                                         r  a_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            a_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.272ns (22.974%)  route 0.913ns (77.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_in_IBUF_inst/O
                         net (fo=37, routed)          0.719     0.943    reset_in_IBUF
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.048     0.991 f  a_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.194     1.185    a_reg[3]_LDC_i_1_n_0
    SLICE_X64Y22         FDPE                                         f  a_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_in
                            (input port)
  Destination:            a_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.271ns (22.282%)  route 0.946ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  select_in (IN)
                         net (fo=0)                   0.000     0.000    select_in
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  select_in_IBUF_inst/O
                         net (fo=8, routed)           0.756     0.979    select_in_IBUF
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.048     1.027 f  a_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     1.218    a_reg[1]_LDC_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  a_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_div_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 3.960ns (49.485%)  route 4.042ns (50.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  out_div_reg_lopt_replica/Q
                         net (fo=1, routed)           4.042     9.647    out_div_reg_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.151 r  out_div_OBUF_inst/O
                         net (fo=0)                   0.000    13.151    out_div
    V13                                                               r  out_div (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_div_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.346ns (46.716%)  route 1.535ns (53.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.471    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  out_div_reg_lopt_replica/Q
                         net (fo=1, routed)           1.535     3.148    out_div_reg_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.353 r  out_div_OBUF_inst/O
                         net (fo=0)                   0.000     4.353    out_div
    V13                                                               r  out_div (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            out_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 1.456ns (33.061%)  route 2.948ns (66.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.948     4.405    reset_in_IBUF
    SLICE_X62Y18         FDCE                                         f  out_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            out_div_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 1.456ns (33.061%)  route 2.948ns (66.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.948     4.405    reset_in_IBUF
    SLICE_X62Y18         FDCE                                         f  out_div_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  out_div_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[1]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[2]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[3]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[4]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[5]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[6]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[7]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.456ns (33.093%)  route 2.944ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          2.944     4.400    reset_in_IBUF
    SLICE_X63Y18         FDCE                                         f  n_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509     4.850    counter_clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  n_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.224ns (21.808%)  route 0.804ns (78.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          0.804     1.028    reset_in_IBUF
    SLICE_X63Y21         FDCE                                         f  n_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.854     1.981    counter_clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  n_reg[18]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.224ns (21.808%)  route 0.804ns (78.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          0.804     1.028    reset_in_IBUF
    SLICE_X63Y21         FDCE                                         f  n_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.854     1.981    counter_clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  n_reg[20]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.224ns (19.046%)  route 0.953ns (80.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          0.953     1.177    reset_in_IBUF
    SLICE_X61Y22         FDCE                                         f  n_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.978    counter_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  n_reg[21]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.224ns (19.046%)  route 0.953ns (80.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          0.953     1.177    reset_in_IBUF
    SLICE_X61Y22         FDCE                                         f  n_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.978    counter_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  n_reg[23]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.224ns (17.910%)  route 1.028ns (82.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.028     1.252    reset_in_IBUF
    SLICE_X60Y21         FDCE                                         f  n_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  n_reg[0]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.224ns (17.910%)  route 1.028ns (82.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.028     1.252    reset_in_IBUF
    SLICE_X61Y21         FDCE                                         f  n_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[14]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.224ns (17.910%)  route 1.028ns (82.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.028     1.252    reset_in_IBUF
    SLICE_X61Y21         FDCE                                         f  n_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[16]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.224ns (17.910%)  route 1.028ns (82.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.028     1.252    reset_in_IBUF
    SLICE_X61Y21         FDCE                                         f  n_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[25]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.224ns (17.910%)  route 1.028ns (82.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.028     1.252    reset_in_IBUF
    SLICE_X61Y21         FDCE                                         f  n_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    counter_clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  n_reg[26]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            n_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.224ns (17.631%)  route 1.048ns (82.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_in_IBUF_inst/O
                         net (fo=37, routed)          1.048     1.272    reset_in_IBUF
    SLICE_X63Y22         FDCE                                         f  n_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  counter_clk (IN)
                         net (fo=0)                   0.000     0.000    counter_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  counter_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    counter_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  counter_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    counter_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  n_reg[17]/C





