
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000066    0.692970 v _254_/B (sg13g2_nor3_1)
     1    0.003639    0.091470    0.118930    0.811900 ^ _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.091470    0.000009    0.811909 ^ _255_/D (sg13g2_nor4_1)
     1    0.003254    0.040682    0.056599    0.868508 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.040682    0.000003    0.868512 v _256_/B2 (sg13g2_a22oi_1)
     1    0.056360    0.490191    0.380593    1.249104 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.490195    0.001239    1.250343 ^ sine_out[0] (out)
                                              1.250343   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.250343   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599657   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000199    0.555405 v _259_/B (sg13g2_or2_1)
     1    0.003284    0.030921    0.129866    0.685271 v _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.030921    0.000002    0.685273 v _260_/B1 (sg13g2_o21ai_1)
     1    0.003078    0.084799    0.037460    0.722733 ^ _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.084799    0.000001    0.722735 ^ _261_/B1 (sg13g2_a21oi_1)
     1    0.002914    0.044447    0.046972    0.769707 v _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.044447    0.000000    0.769708 v _262_/B (sg13g2_nor2_1)
     1    0.003261    0.050567    0.056806    0.826514 ^ _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.050567    0.000003    0.826517 ^ _265_/B (sg13g2_nor3_1)
     1    0.003451    0.032001    0.045142    0.871658 v _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.032001    0.000005    0.871663 v _274_/A2 (sg13g2_a22oi_1)
     1    0.054556    0.475354    0.376585    1.248248 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.475356    0.000854    1.249102 ^ sine_out[1] (out)
                                              1.249102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.249102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600898   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000223    0.693128 v _189_/A2 (sg13g2_o21ai_1)
     1    0.053145    0.538929    0.454639    1.147767 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.538930    0.000582    1.148350 ^ sine_out[32] (out)
                                              1.148350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.148350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.701650   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053635    0.000306    0.504033 ^ _152_/A (sg13g2_nor2_2)
     4    0.022383    0.066659    0.067700    0.571733 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066659    0.000076    0.571809 v _155_/B1 (sg13g2_a221oi_1)
     1    0.052994    0.703074    0.575492    1.147301 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.703074    0.000554    1.147855 ^ sine_out[17] (out)
                                              1.147855   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.147855   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702145   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000093    0.250926 v fanout68/A (sg13g2_buf_1)
     5    0.021597    0.075337    0.124904    0.375831 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075337    0.000019    0.375850 v fanout67/A (sg13g2_buf_4)
     8    0.029656    0.037496    0.109696    0.485546 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.037496    0.000134    0.485680 v _156_/A_N (sg13g2_nand2b_2)
     2    0.011484    0.059175    0.117243    0.602922 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.059175    0.000087    0.603009 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052719    0.534806    0.436447    1.039456 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.534806    0.000496    1.039952 ^ sine_out[27] (out)
                                              1.039952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.039952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.810048   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000065    0.555271 v _187_/A2 (sg13g2_o21ai_1)
     1    0.053739    0.544886    0.468641    1.023912 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.544887    0.000703    1.024616 ^ sine_out[31] (out)
                                              1.024616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.024616   data arrival time
---------------------------------------------------------------------------------------------
                                              1.825385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000188    0.700954 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.052409    0.208496    0.274557    0.975511 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.208496    0.000436    0.975947 v sine_out[29] (out)
                                              0.975947   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.975947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.874053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000182    0.700948 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053662    0.196557    0.267513    0.968460 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.196557    0.000688    0.969148 v sine_out[21] (out)
                                              0.969148   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.969148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880852   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000068    0.700834 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.053004    0.194765    0.266042    0.966875 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.194765    0.000555    0.967431 v sine_out[10] (out)
                                              0.967431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.967431   data arrival time
---------------------------------------------------------------------------------------------
                                              1.882569   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251429    0.000515    0.948804 ^ sine_out[2] (out)
                                              0.948804   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.948804   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901196   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _147_/A (sg13g2_nand2_2)
     2    0.011004    0.070799    0.070203    0.721391 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.070799    0.000000    0.721392 v _275_/B (sg13g2_nor2_2)
     1    0.052452    0.228395    0.207228    0.928620 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.228396    0.000446    0.929066 ^ sine_out[3] (out)
                                              0.929066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.929066   data arrival time
---------------------------------------------------------------------------------------------
                                              1.920935   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000230    0.693134 v _186_/A2 (sg13g2_a21oi_2)
     1    0.052554    0.235578    0.233418    0.926553 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.235579    0.000465    0.927018 ^ sine_out[30] (out)
                                              0.927018   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.927018   data arrival time
---------------------------------------------------------------------------------------------
                                              1.922982   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053635    0.000282    0.504009 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.027808    0.174577    0.161345    0.665354 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174577    0.000063    0.665417 v _276_/B (sg13g2_nor2_2)
     1    0.052778    0.239901    0.253623    0.919040 ^ _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.239903    0.000512    0.919552 ^ sine_out[4] (out)
                                              0.919552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.919552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930448   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053634    0.000071    0.503799 ^ _161_/A (sg13g2_nand2_2)
     3    0.018112    0.069911    0.078223    0.582022 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.069911    0.000002    0.582024 v _177_/B (sg13g2_nand2_2)
     3    0.012389    0.047523    0.059957    0.641981 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.047523    0.000007    0.641988 ^ _179_/A (sg13g2_nand2_2)
     2    0.012242    0.052292    0.062076    0.704064 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.052292    0.000046    0.704109 v _281_/B (sg13g2_nor2_2)
     1    0.056785    0.245470    0.210874    0.914983 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.245481    0.001334    0.916317 ^ sine_out[8] (out)
                                              0.916317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.916317   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933683   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000006    0.692910 v _278_/B (sg13g2_nor2_2)
     1    0.053254    0.232176    0.219181    0.912091 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.232178    0.000608    0.912700 ^ sine_out[6] (out)
                                              0.912700   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.912700   data arrival time
---------------------------------------------------------------------------------------------
                                              1.937300   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000025    0.575106 v _138_/B (sg13g2_nor2_2)
     2    0.013108    0.097483    0.119678    0.694784 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.097483    0.000049    0.694833 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.052805    0.165954    0.187782    0.882615 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.166003    0.000516    0.883131 v sine_out[13] (out)
                                              0.883131   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.883131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.966869   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000103    0.579805 ^ _168_/B (sg13g2_nor2_1)
     2    0.006317    0.050316    0.072245    0.652051 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.050316    0.000008    0.652058 v _171_/B (sg13g2_nand2_1)
     1    0.006015    0.057507    0.052817    0.704876 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.057507    0.000001    0.704877 ^ _172_/B (sg13g2_nand2_2)
     1    0.053249    0.166040    0.164991    0.869868 v _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.166043    0.000608    0.870476 v sine_out[25] (out)
                                              0.870476   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.870476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.979524   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000223    0.579926 ^ _143_/B (sg13g2_nor2_2)
     2    0.011253    0.048914    0.071920    0.651846 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.048914    0.000008    0.651854 v _147_/A (sg13g2_nand2_2)
     2    0.011776    0.058984    0.045439    0.697293 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.058984    0.000000    0.697294 ^ _149_/B (sg13g2_nand2_2)
     1    0.054142    0.182410    0.167476    0.864770 v _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.182411    0.000791    0.865561 v sine_out[15] (out)
                                              0.865561   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.865561   data arrival time
---------------------------------------------------------------------------------------------
                                              1.984439   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000103    0.579805 ^ _168_/B (sg13g2_nor2_1)
     2    0.006317    0.050316    0.072245    0.652051 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.050316    0.000011    0.652061 v _169_/B (sg13g2_nand2_1)
     1    0.006036    0.043694    0.052883    0.704945 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.043694    0.000002    0.704947 ^ _170_/B (sg13g2_nand2_2)
     1    0.053322    0.166251    0.158562    0.863509 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.166254    0.000623    0.864132 v sine_out[24] (out)
                                              0.864132   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.864132   data arrival time
---------------------------------------------------------------------------------------------
                                              1.985868   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000223    0.579926 ^ _143_/B (sg13g2_nor2_2)
     2    0.011253    0.048914    0.071920    0.651846 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.048914    0.000007    0.651854 v _144_/B (sg13g2_nand2_2)
     2    0.011846    0.042667    0.051314    0.703168 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.042667    0.000003    0.703172 ^ _145_/B (sg13g2_nand2_2)
     1    0.053991    0.181991    0.159407    0.862579 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.181992    0.000758    0.863337 v sine_out[14] (out)
                                              0.863337   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.863337   data arrival time
---------------------------------------------------------------------------------------------
                                              1.986663   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000099    0.265455 ^ fanout68/A (sg13g2_buf_1)
     5    0.022067    0.097474    0.142656    0.408111 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.097474    0.000020    0.408131 ^ fanout67/A (sg13g2_buf_4)
     8    0.030402    0.047879    0.137241    0.545372 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.047879    0.000070    0.545442 ^ _150_/B (sg13g2_and2_2)
     3    0.019004    0.055425    0.129681    0.675123 ^ _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.055425    0.000035    0.675158 ^ _162_/A1 (sg13g2_a21oi_2)
     1    0.053424    0.166992    0.166718    0.841876 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.166995    0.000633    0.842509 v sine_out[20] (out)
                                              0.842509   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.842509   data arrival time
---------------------------------------------------------------------------------------------
                                              2.007491   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000099    0.265455 ^ fanout68/A (sg13g2_buf_1)
     5    0.022067    0.097474    0.142656    0.408111 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.097474    0.000020    0.408131 ^ fanout67/A (sg13g2_buf_4)
     8    0.030402    0.047879    0.137241    0.545372 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.047879    0.000070    0.545442 ^ _150_/B (sg13g2_and2_2)
     3    0.019004    0.055425    0.129681    0.675123 ^ _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.055425    0.000045    0.675169 ^ _165_/A1 (sg13g2_a21oi_2)
     1    0.052585    0.167059    0.165094    0.840262 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.167059    0.000472    0.840734 v sine_out[22] (out)
                                              0.840734   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.840734   data arrival time
---------------------------------------------------------------------------------------------
                                              2.009266   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002711    0.023726    0.152851    0.153393 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023726    0.000000    0.153394 ^ fanout71/A (sg13g2_buf_2)
     5    0.022425    0.055295    0.091312    0.244706 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.055295    0.000109    0.244815 ^ fanout70/A (sg13g2_buf_4)
     8    0.030164    0.046309    0.114361    0.359176 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.046309    0.000049    0.359225 ^ _125_/A (sg13g2_inv_1)
     3    0.009173    0.039099    0.049345    0.408571 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.039099    0.000003    0.408573 v fanout53/A (sg13g2_buf_4)
     8    0.037624    0.042425    0.097646    0.506219 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.042425    0.000070    0.506289 v _161_/A (sg13g2_nand2_2)
     3    0.018955    0.053939    0.054965    0.561254 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.053939    0.000003    0.561256 ^ _177_/B (sg13g2_nand2_2)
     3    0.011909    0.052009    0.069484    0.630741 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.052009    0.000007    0.630747 v _179_/A (sg13g2_nand2_2)
     2    0.013014    0.046547    0.048445    0.679193 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.046547    0.000053    0.679245 ^ _180_/B (sg13g2_nand2_2)
     1    0.052998    0.165695    0.159282    0.838528 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.165698    0.000546    0.839074 v sine_out[28] (out)
                                              0.839074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.839074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.010926   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000093    0.250926 v fanout68/A (sg13g2_buf_1)
     5    0.021597    0.075337    0.124904    0.375831 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075337    0.000019    0.375850 v fanout67/A (sg13g2_buf_4)
     8    0.029656    0.037496    0.109696    0.485546 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.037496    0.000134    0.485680 v _156_/A_N (sg13g2_nand2b_2)
     2    0.011484    0.059175    0.117243    0.602922 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.059175    0.000090    0.603012 v _157_/A2 (sg13g2_a21oi_2)
     1    0.054232    0.242398    0.223965    0.826977 ^ _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.242402    0.000806    0.827784 ^ sine_out[18] (out)
                                              0.827784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.827784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.022216   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000025    0.575106 v _138_/B (sg13g2_nor2_2)
     2    0.013108    0.097483    0.119678    0.694784 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.097483    0.000044    0.694828 ^ _279_/B (sg13g2_nor2_2)
     1    0.052952    0.097681    0.127025    0.821853 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.097682    0.000546    0.822399 v sine_out[7] (out)
                                              0.822399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.822399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.027601   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002711    0.023726    0.152851    0.153393 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023726    0.000000    0.153394 ^ fanout71/A (sg13g2_buf_2)
     5    0.022425    0.055295    0.091312    0.244706 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.055295    0.000109    0.244815 ^ fanout70/A (sg13g2_buf_4)
     8    0.030164    0.046309    0.114361    0.359176 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.046309    0.000049    0.359225 ^ _125_/A (sg13g2_inv_1)
     3    0.009173    0.039099    0.049345    0.408571 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.039099    0.000003    0.408573 v fanout53/A (sg13g2_buf_4)
     8    0.037624    0.042425    0.097646    0.506219 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.042426    0.000305    0.506523 v _152_/A (sg13g2_nor2_2)
     4    0.023024    0.111983    0.114382    0.620905 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.111983    0.000077    0.620982 ^ _283_/A2 (sg13g2_a21oi_2)
     1    0.053948    0.170753    0.196158    0.817140 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.170807    0.000750    0.817891 v sine_out[11] (out)
                                              0.817891   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.817891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.032110   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000021    0.575102 v _166_/A (sg13g2_nor2_1)
     1    0.006204    0.088146    0.116868    0.691970 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088146    0.000010    0.691979 ^ _167_/B (sg13g2_nor2_2)
     1    0.053713    0.097293    0.122424    0.814403 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.097297    0.000698    0.815102 v sine_out[23] (out)
                                              0.815102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.815102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.034898   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053634    0.000071    0.503799 ^ _161_/A (sg13g2_nand2_2)
     3    0.018112    0.069911    0.078223    0.582022 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.069911    0.000014    0.582035 v _280_/A2 (sg13g2_a21oi_2)
     1    0.055035    0.249358    0.230754    0.812790 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.249363    0.000968    0.813757 ^ sine_out[9] (out)
                                              0.813757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.813757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.036243   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000126    0.555332 v _148_/A2 (sg13g2_a21oi_2)
     1    0.052594    0.236857    0.241719    0.797051 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.236858    0.000474    0.797525 ^ sine_out[16] (out)
                                              0.797525   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.797525   data arrival time
---------------------------------------------------------------------------------------------
                                              2.052476   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000021    0.157700 v fanout61/A (sg13g2_buf_1)
     4    0.016863    0.060430    0.095375    0.253075 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.060430    0.000201    0.253276 v fanout60/A (sg13g2_buf_4)
     8    0.036954    0.042414    0.107546    0.360822 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.042414    0.000142    0.360964 v _130_/A (sg13g2_nor2_1)
     2    0.009470    0.098207    0.099558    0.460522 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098207    0.000017    0.460539 ^ _136_/B (sg13g2_nand2b_2)
     4    0.024616    0.094082    0.111819    0.572358 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.094082    0.000080    0.572439 v _277_/A (sg13g2_nor2_2)
     1    0.053509    0.232558    0.223803    0.796241 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.232560    0.000660    0.796902 ^ sine_out[5] (out)
                                              0.796902   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.796902   data arrival time
---------------------------------------------------------------------------------------------
                                              2.053098   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000037    0.326593 v _141_/A (sg13g2_or2_1)
     3    0.009306    0.046458    0.129290    0.455882 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.046458    0.000011    0.455894 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008077    0.118063    0.119569    0.575463 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118063    0.000031    0.575494 ^ _174_/B (sg13g2_nand2_1)
     1    0.005886    0.056109    0.087665    0.663159 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.056109    0.000008    0.663167 v _175_/B (sg13g2_nand2_2)
     1    0.053579    0.121285    0.120263    0.783431 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.121291    0.000661    0.784091 ^ sine_out[26] (out)
                                              0.784091   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.784091   data arrival time
---------------------------------------------------------------------------------------------
                                              2.065909   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036561    0.000258    0.334454 v _158_/A (sg13g2_nor2_1)
     3    0.012023    0.118299    0.112693    0.447147 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.118299    0.000013    0.447160 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005733    0.068064    0.100401    0.547561 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068064    0.000005    0.547566 v _160_/B (sg13g2_nor2_2)
     1    0.053381    0.232076    0.208571    0.756137 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.232078    0.000631    0.756768 ^ sine_out[19] (out)
                                              0.756768   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.756768   data arrival time
---------------------------------------------------------------------------------------------
                                              2.093232   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000069    0.265425 ^ fanout66/A (sg13g2_buf_4)
     8    0.032824    0.049845    0.135659    0.401085 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.049846    0.000271    0.401356 ^ _215_/A (sg13g2_nand3_1)
     2    0.006959    0.085535    0.091616    0.492972 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085535    0.000022    0.492994 v _284_/B (sg13g2_and2_2)
     1    0.054449    0.094377    0.182102    0.675095 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.094383    0.000838    0.675933 v sine_out[12] (out)
                                              0.675933   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.675933   data arrival time
---------------------------------------------------------------------------------------------
                                              2.174067   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081564    0.170965    0.279119    0.279792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170965    0.000206    0.279998 ^ _127_/A (sg13g2_inv_8)
     1    0.054439    0.050778    0.070046    0.350044 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.050817    0.000835    0.350879 v signB (out)
                                              0.350879   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.350879   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499121   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081564    0.170965    0.279119    0.279792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170965    0.000627    0.280418 ^ sign (out)
                                              0.280418   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.280418   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569582   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251428    0.000040    0.948329 ^ _213_/C (sg13g2_nand3_1)
     2    0.008911    0.115542    0.168460    1.116789 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115542    0.000015    1.116805 v _214_/B (sg13g2_xnor2_1)
     1    0.002043    0.048014    0.113421    1.230225 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.048014    0.000004    1.230229 v _300_/D (sg13g2_dfrbpq_2)
                                              1.230229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    5.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850672   clock uncertainty
                                  0.000000    4.850672   clock reconvergence pessimism
                                 -0.127476    4.723196   library setup time
                                              4.723196   data required time
---------------------------------------------------------------------------------------------
                                              4.723196   data required time
                                             -1.230229   data arrival time
---------------------------------------------------------------------------------------------
                                              3.492967   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251428    0.000040    0.948329 ^ _213_/C (sg13g2_nand3_1)
     2    0.008911    0.115542    0.168460    1.116789 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115542    0.000003    1.116792 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003204    0.070081    0.063197    1.179989 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070081    0.000003    1.179993 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.022595    0.035660    1.215652 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022595    0.000003    1.215655 v _301_/D (sg13g2_dfrbpq_1)
                                              1.215655   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000675    5.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850676   clock uncertainty
                                  0.000000    4.850676   clock reconvergence pessimism
                                 -0.118325    4.732350   library setup time
                                              4.732350   data required time
---------------------------------------------------------------------------------------------
                                              4.732350   data required time
                                             -1.215655   data arrival time
---------------------------------------------------------------------------------------------
                                              3.516695   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008864    0.083183    0.119918    0.890613 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083183    0.000016    0.890630 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005901    0.102094    0.118510    1.009139 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102094    0.000005    1.009145 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001794    0.055409    0.107862    1.117007 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055409    0.000002    1.117009 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.117009   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    5.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850333   clock uncertainty
                                  0.000000    4.850333   clock reconvergence pessimism
                                 -0.127093    4.723240   library setup time
                                              4.723240   data required time
---------------------------------------------------------------------------------------------
                                              4.723240   data required time
                                             -1.117009   data arrival time
---------------------------------------------------------------------------------------------
                                              3.606231   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008864    0.083183    0.119918    0.890613 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083183    0.000018    0.890631 v _208_/B (sg13g2_xor2_1)
     1    0.001740    0.048053    0.108860    0.999492 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048053    0.000002    0.999493 v _298_/D (sg13g2_dfrbpq_1)
                                              0.999493   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    5.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850359   clock uncertainty
                                  0.000000    4.850359   clock reconvergence pessimism
                                 -0.127650    4.722709   library setup time
                                              4.722709   data required time
---------------------------------------------------------------------------------------------
                                              4.722709   data required time
                                             -0.999493   data arrival time
---------------------------------------------------------------------------------------------
                                              3.723216   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _204_/B (sg13g2_xor2_1)
     1    0.001570    0.048001    0.119602    0.890297 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048001    0.000000    0.890298 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.890298   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    5.000412 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850411   clock uncertainty
                                  0.000000    4.850411   clock reconvergence pessimism
                                 -0.124653    4.725758   library setup time
                                              4.725758   data required time
---------------------------------------------------------------------------------------------
                                              4.725758   data required time
                                             -0.890298   data arrival time
---------------------------------------------------------------------------------------------
                                              3.835460   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000012    0.615884 v _200_/A (sg13g2_xor2_1)
     1    0.001904    0.049327    0.118182    0.734066 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049327    0.000003    0.734069 v _296_/D (sg13g2_dfrbpq_1)
                                              0.734069   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    5.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850543   clock uncertainty
                                  0.000000    4.850543   clock reconvergence pessimism
                                 -0.128015    4.722528   library setup time
                                              4.722528   data required time
---------------------------------------------------------------------------------------------
                                              4.722528   data required time
                                             -0.734069   data arrival time
---------------------------------------------------------------------------------------------
                                              3.988459   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000039    0.235447 v _191_/A (sg13g2_xnor2_1)
     2    0.008593    0.071472    0.110844    0.346291 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071472    0.000005    0.346296 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010076    0.139207    0.144101    0.490397 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139207    0.000028    0.490425 ^ _196_/A (sg13g2_xor2_1)
     1    0.001883    0.054050    0.127651    0.618076 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054050    0.000003    0.618079 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.618079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    5.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850576   clock uncertainty
                                  0.000000    4.850576   clock reconvergence pessimism
                                 -0.126578    4.723998   library setup time
                                              4.723998   data required time
---------------------------------------------------------------------------------------------
                                              4.723998   data required time
                                             -0.618079   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000041    0.255762 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009010    0.106339    0.110618    0.366381 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.106339    0.000008    0.366388 ^ _192_/B (sg13g2_xnor2_1)
     1    0.003100    0.069230    0.109432    0.475821 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.069230    0.000014    0.475835 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.475835   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000651    5.000651 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850652   clock uncertainty
                                  0.000000    4.850652   clock reconvergence pessimism
                                 -0.131507    4.719144   library setup time
                                              4.719144   data required time
---------------------------------------------------------------------------------------------
                                              4.719144   data required time
                                             -0.475835   data arrival time
---------------------------------------------------------------------------------------------
                                              4.243309   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004103    0.029067    0.156979    0.157609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029067    0.000004    0.157612 ^ fanout78/A (sg13g2_buf_4)
     7    0.037261    0.052146    0.106082    0.263694 ^ fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.052146    0.000081    0.263775 ^ _128_/A (sg13g2_inv_2)
     5    0.021709    0.044212    0.054651    0.318426 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044212    0.000012    0.318438 v _293_/D (sg13g2_dfrbpq_1)
                                              0.318438   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    5.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850629   clock uncertainty
                                  0.000000    4.850629   clock reconvergence pessimism
                                 -0.126130    4.724500   library setup time
                                              4.724500   data required time
---------------------------------------------------------------------------------------------
                                              4.724500   data required time
                                             -0.318438   data arrival time
---------------------------------------------------------------------------------------------
                                              4.406062   slack (MET)



