set ::env(PROJECT_NAME) rtfsimpleuart
set ::env(DESIGN_TOP) rtfSimpleUart
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/rtfsimpleuart/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/rtfsimpleuart/rtl/rtfSimpleUart.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
