---
layout: default
title: Overview
parent: Midterm 1
nav_order: 14
---
# Overview
## VHDL
- program used to convert circuit to chip

Example specification for an AND gate:
- `input_1` and `input_2` anded to produce and output called `and_gate`
<div style="text-align: center;">
  <img src="{{ '/images/Screen Shot 2024-02-25 at 10.45.47 PM.png' | relative_url }}" alt="Screenshot" width="350 ">
</div>

- `input_1` and `input_2` are specified with port
- `in` and `out` represent input vs. output
- std_logic: type for high/low voltage values
<div style="text-align: center;">
  <img src="{{ '/images/Screen Shot 2024-02-25 at 10.46.26 PM.png' | relative_url }}" alt="Screenshot" width="300">
</div>

- combine the previous specifications
<div style="text-align: center;">
  <img src="{{ '/images/Screen Shot 2024-02-25 at 10.46.45 PM.png' | relative_url }}" alt="Screenshot" width="350">
</div>