/dts-v1/;
/plugin/;

/ {
	compatible = "brcm,bcm2835";
	fragment@0 {
		target = <&gpio>;
		__overlay__ {
			spi1_pins: spi1_pins {
				brcm,pins = <19 20 21>;
				brcm,function = <3>;
			};
			spi1_cs_pins: spi1_cs_pins {
				brcm,pins = <18 12>;
				brcm,function = <1>;
			};
		};
	};
	fragment@1 {
		target = <&spi1>;
		__overlay__ {
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi1_pins &spi1_cs_pins>;
			cs-gpios = <&gpio 18 1>, <&gpio 12 1>;
			status = "okay";
			sc16is752@0 {
				compatible = "nxp,sc16is752";
				reg = <0>;
				clocks = <&sc16is752_clk>;
				interrupt-parent = <&gpio>;
				interrupts = <26 2>;
				#gpio-controller;
				#gpio-cells = <2>;
				spi-max-frequency = <4000000>;
				sc16is752_clk: sc16is752_clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <14745600>;
				};
			};
		};
	};
	fragment@2 {
		target = <&aux>;
		__overlay__ {
			status = "okay";
		};
	};
	fragment@3 {
		target = <&gpio>;
		__overlay__ {
			spi1_pins_1: spi1_pins {
				brcm,pins = <19 20 21>;
				brcm,function = <3>;
			};
			spi1_cs_pins_1: spi1_cs_pins {
				brcm,pins = <18 12>;
				brcm,function = <1>;
			};
		};
	};
	fragment@4 {
		target = <&spi1>;
		__overlay__ {
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi1_pins_1 &spi1_cs_pins_1>;
			cs-gpios = <&gpio 18 1>, <&gpio 12 1>;
			status = "okay";
			sc16is762@1 {
				compatible = "nxp,sc16is762";
				reg = <1>;
				clocks = <&sc16is762_clk_1>;
				interrupt-parent = <&gpio>;
				interrupts = <27 2>;
				#gpio-controller;
				#gpio-cells = <2>;
				spi-max-frequency = <4000000>;
				sc16is762_clk_1: sc16is762_clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <14745600>;
				};
			};
		};
	};
	fragment@5 {
		target = <&aux>;
		__overlay__ {
			status = "okay";
		};
	};
};