{
    "paths": [
        {
            "status": "MET",
            "slack": "0.004",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.006",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[22].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[22].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.007",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.008",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[20].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.008",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[2].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[74]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[74]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/b_evt_mgmt.r_evt_ptr_to_send_reg[6]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[0].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[254]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_rx_test_point/mm_slave/slave/r_rd_regs_reg[0][0][9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_rx_test_point/mm_slave/slave/r_rd_regs_reg[1][0][9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.01",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[2].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.011",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__3/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[9].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.012",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][26]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPERX02DATA[26]",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.012",
            "source": "b_temp.r_tempout_x5093_reg[16]/C",
            "clk_source": "CLKOUT0",
            "destination": "inst_hw_top/w_rd_regs_reg[10][7]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.012",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[591]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.013",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[735]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.014",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/drp_state_reg[4]/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DWE_O_reg/D",
            "clk_destination": "pcie_sys_clk",
            "group": "pcie_sys_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.014",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.015",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/int_reg_reg[19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.015",
            "source": "inst_module_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/inst_shift_register/g_shift_reg_on.r_shift_reg_data_reg[0][2]/C",
            "clk_source": "user_clk_p",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_13/RAMB/I",
            "clk_destination": "user_clk_p",
            "group": "user_clk_p",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.016",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_data_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.016",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.016",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[592]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.017",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[17].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.017",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[28].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.018",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.019",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/g_fixed_write.r_data_array_reg[5][29]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/g_fixed_write.r_data_array_reg[6][29]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.02",
            "source": "b_fpga_serial_id.r_fpga_serial_id_reg[16]/C",
            "clk_source": "CLKOUT0",
            "destination": "inst_hw_top/w_rd_regs_reg[7][16]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.021",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_session_finder_10g_ull/cam_server_search/g_config_2_cycle.search_array_configured_reg[33]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_session_finder_10g_ull/cam_server_search/inst_recommended_internal_pipe_1/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[51]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.022",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.inst_tcp_state_manager_ull/hdr_out_is_tx_seq_next_reg/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.022",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[28].ff_i/earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.023",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[12]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_data_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.024",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/drp_state_reg[4]/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DWE_O_reg/D",
            "clk_destination": "pcie_sys_clk",
            "group": "pcie_sys_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.024",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.inst_tcp_state_manager_ull/hdr_out_reg[ack]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.024",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[1].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.024",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[727]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.025",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[715]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.026",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[0]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.026",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_rx_test_point/mm_slave/slave/r_rd_regs_reg[0][0][9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_rx_test_point/mm_slave/slave/r_rd_regs_reg[1][0][9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.026",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.026",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[1].ff_i/earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.027",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_mem_req/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_mem_req/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.027",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[28].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.028",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[12]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_data_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.028",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[25]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_data_reg[25]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.028",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[708]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.029",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_hdr_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_hdr_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.029",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[60]/C",
            "clk_source": "user_clk_p",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/int_reg_reg[60]/D",
            "clk_destination": "user_clk_p",
            "group": "user_clk_p",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.029",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[16]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.029",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[0].inst_reg_request/reg_count_non_null.gen_single.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/r_new_acks_received_reg/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.03",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[10]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r2_for_link_in_data_reg[10]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.03",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_tx_test_point/mm_slave/slave/r_rd_regs_reg[0][0][5]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_tx_test_point/mm_slave/slave/r_rd_regs_reg[1][0][5]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.03",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[719]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.031",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[107]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[139]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.032",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.032",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_rep__21/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[10].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.032",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKARDCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[769]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.032",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[440]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.032",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[6].ff_i/all_fifos_empty_reg_bret__0/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.033",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[714]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.034",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[439]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.034",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[588]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.035",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/coeff_reg[8]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.035",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[441]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.035",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[707]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.035",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[27].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.036",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.036",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.036",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[16].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/r_pipeline_stored_wr_request_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int_reg[params][18][mask]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.037",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[22].ff_i/earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.037",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__3/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[9].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.037",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[369]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.037",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[6].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[704]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[429]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[26].ff_i/earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/mm_master_readdata_reg[18]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/mm_master_readdata_reg[19]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/mm_master_readdata_reg[22]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/mm_master_readdata_reg[15]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.038",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[2].ff_i/earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.039",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__5/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[5].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.039",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[722]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.039",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[589]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.039",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[13]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.039",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[31].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.04",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[17].ff_i/earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.04",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__0/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[8].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.04",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__3/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/last_ff_right_i/p_find_first.v_earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.04",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.041",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[110]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_dma_ovfl_buf/RAM_reg_9/WEA[0]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.042",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[1].ff_i/earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.042",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[65]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.044",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[368]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.044",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[14].ff_i/earliest_fifo_index_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.045",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[21].ff_i/earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.045",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[584]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.045",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[734]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.045",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[604]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.046",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[22].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.046",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[21].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.046",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[81]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.047",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.047",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[26].ff_i/earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.047",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[28].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/shr_mem/RAM_reg_1_46/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/deq_buff_wr_data_reg[46]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/earliest_fifo_index_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[110]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_dma_ovfl_buf/RAM_reg_18/WEA[0]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[28].ff_i/earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.048",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/enq_gap_buff_wr_addr_reg[13]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.049",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[26]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.049",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[379]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.05",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[13].ff_i/earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.05",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[1].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.05",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[732]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.05",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[450]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.051",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__2/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[16].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.051",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[966]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.051",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[26].ff_i/earliest_fifo_index_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.051",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[18]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.052",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.052",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.052",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[8]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.053",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[418]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.054",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[416]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.054",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/wr_ptr_mem/RAM_reg_bram_0/CLKBWRCLK",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[825]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.054",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[362]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.054",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[455]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.057",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.062",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.065",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[29]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.066",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.066",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.066",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.066",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.068",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[28]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.073",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.075",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.075",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.077",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[188]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[92]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.08",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.083",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.083",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.083",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.083",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.086",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[13]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.087",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.087",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[6]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.089",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][28]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.097",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.102",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.104",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.104",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[22]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.108",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][26]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.109",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.109",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[8]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.116",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[221]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.116",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[223]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.117",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][6]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.118",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[11]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.12",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.12",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/g_dw_32.r_packet_not_finished_reg/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[10]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[17]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[21]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[27]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[29]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[31]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.122",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[8]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[14]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[15]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[16]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[18]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[20]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[25]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[30]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.124",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[9]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.125",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.126",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.128",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[10]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.129",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.13",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[49]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[49]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.131",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.132",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.133",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[0]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.133",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[22]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.133",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[28]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.135",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[15]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.135",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[18]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.135",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[25]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.135",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[9]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.136",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[10]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.136",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[21]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.136",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[29]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.136",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[8]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[17]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[27]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[31]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[14]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[16]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[20]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.137",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[30]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.139",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][13]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.141",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_5/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[4].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.141",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.142",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_1",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.142",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.144",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.145",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.145",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[225]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.145",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[97]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.146",
            "source": "b_flash.inst_qspi/r_dsel_ena_reg[1]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DTS[1]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.147",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.148",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.149",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.15",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[19]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.15",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.15",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[5]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.15",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[7]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.151",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[13]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[23]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[4]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[6]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[11]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[12]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[24]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[26]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.152",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[3]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.153",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.156",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.157",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[4]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMERRCOR[4]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.158",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_5/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[4].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.159",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][30]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.161",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.163",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[41]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.163",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.166",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata0_reg[30]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA0[30]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.166",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.167",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[5]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.167",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[190]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[11]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[12]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[1]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[24]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[26]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.169",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[3]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.17",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][11]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.171",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_reset_module[6].inst_rst_sync/reg_count_non_null.gen_single.common_process/reg_count_non_null.out_data_int_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[160]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[164]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[165]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[174]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[13]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[19]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[23]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[2]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[4]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[5]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[6]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.172",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[7]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.173",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.176",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[24]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.177",
            "source": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_ff_reg/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.177",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.177",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/g_dw_32.r_st_state_reg[0]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.18",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.18",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/g_dw_32.r_st_state_reg[1]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.183",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.183",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[188]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.187",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[22]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.188",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[30]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.188",
            "source": "b_flash.inst_qspi/r_dsel_ena_reg[0]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DTS[0]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.189",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.189",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[28]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.191",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.191",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/pre_pipe/g_pipe_enabled.pipe_latency_gen.pipe/with_latency.valid_array_r_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.192",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.192",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][148]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.192",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.192",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.193",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.193",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][188]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.193",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][194]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.193",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.194",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.194",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.194",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.194",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][150]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.194",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.196",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.197",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[49]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.198",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[60]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[52]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/frame_size_split/inst_pipe_out/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[225]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][182]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.199",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.2",
            "source": "b_flash.inst_qspi/r_sh_reorg_reg[3]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DO[3]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.201",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_120/DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.205",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.206",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.207",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.207",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.209",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[174]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.213",
            "source": "b_flash.inst_qspi/r_sh_reorg_reg[1]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DO[1]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.215",
            "source": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_ff_reg/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.215",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][18]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.217",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[11]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.218",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.22",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.22",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_reg[18]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.222",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_rx/crc_blk.crc/g_lat_sup_0.r_crc_complete_reg[0][9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.222",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[25]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[17]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.225",
            "source": "b_flash.inst_qspi/r2_ssel_ena_reg/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/FCSBO",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.229",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[79]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_80/ADDR_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.229",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__6/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.23",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.23",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][183]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.23",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][200]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.23",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.231",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.231",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][161]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.231",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][185]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.231",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.231",
            "source": "b_flash.inst_qspi/r_dsel_ena_reg[2]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DTS[2]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata0_reg[24]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA0[24]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][10]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][11]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][12]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][15]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][8]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.236",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.236",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][157]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.238",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][167]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][192]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.239",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.24",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.249",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[43]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[35]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.25",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__2/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.25",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__4__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.25",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__7/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.252",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[58]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_120/DIN_B[50]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.254",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/ADDRARDADDR[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.254",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[7]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[13]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.256",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][162]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.256",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.256",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.256",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][2]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.258",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][2]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.26",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[7]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[13]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.26",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[87]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.262",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.262",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][198]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.262",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][205]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.262",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.264",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][13]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.264",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][15]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.264",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][13]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.264",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][15]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.265",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.265",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.265",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[21]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_136/DIN_B[13]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.267",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.267",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[170]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.269",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_msix_inst/TORAMPIPELINE.wdip_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.27",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[7].ff_i/all_fifos_empty_reg_bret__2/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.27",
            "source": "b_flash.inst_qspi/r_dsel_ena_reg[3]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DTS[3]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.271",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_reg[144]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.271",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][1]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][5]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][1]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.273",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][5]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.275",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][193]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.277",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[86]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.279",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[57]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[49]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.28",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[87]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_ADDR_B[15]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.281",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[68]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[4]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.281",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.281",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][191]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.283",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.283",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][187]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.283",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[47]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[39]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.284",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[79]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_20/CAS_IN_ADDR_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.284",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[36]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[28]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.284",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_5/CAS_IN_DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.285",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRARDADDR[12]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.285",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][23]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.285",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][23]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.286",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.ren1_reg[1]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ENARDEN",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.286",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][189]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.286",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.286",
            "source": "b_flash.inst_qspi/r_spi_sck_reg/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/USRCCLKO",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.287",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.287",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.293",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[85]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.293",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__9/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.295",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.299",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[21]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[22]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[23]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[24]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[25]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[26]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[27]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[28]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.301",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[63]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_64/DIN_B[55]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.302",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/ADDRARDADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.303",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[22]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.304",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.304",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][146]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.304",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.304",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.305",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.305",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][208]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.307",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.307",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][204]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.309",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[26]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[26]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.309",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[6]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRBWRADDR[12]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[84]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][168]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][170]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.311",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[31].ff_i/find_earliest_non_empty_fifo_rsp_reg/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.314",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[19]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[19]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.319",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRBWRADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.319",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux/inst_output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux/inst_output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[118]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.32",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_33/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.321",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[179]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.321",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[5]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.321",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[6]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.321",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[7]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.321",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[8]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.322",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[61]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[53]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.323",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][154]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.323",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.324",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR",
            "clk_destination": "txoutclk_out[7]",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.324",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_truncate_to_MTU/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[215]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.324",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[25]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_136/DIN_B[17]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.324",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[36]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[28]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.325",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[29]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.325",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[30]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.325",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[31]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.326",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.326",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_fret__10/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.326",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__6/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.326",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__20/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.332",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][14]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.332",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][14]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.334",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[4]_fret__7/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.335",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_19/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMERRUNCOR[3]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[17]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[18]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[19]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[20]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.336",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[70]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_104/DIN_B[62]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.337",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[41]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[41]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.337",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr0_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.337",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[35]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[27]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.338",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/int_reg_valid_reg_inv/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.341",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[54]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[46]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.343",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[43]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_136/DIN_B[35]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.343",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[5].ff_i/all_fifos_empty_reg_bret__1/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.344",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[63]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_88/DIN_B[55]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.345",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_msix_inst/TORAMPIPELINE.wdip_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Hold",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.345",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_34/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.346",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.346",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.346",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[3]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.346",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[4]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.348",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[9]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.35",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata0_reg[54]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA0[54]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.35",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[79]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_72/ADDR_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.351",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata0_reg[43]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA0[43]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.351",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/ADDRBWRADDR[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.351",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[4]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[10]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.352",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[137]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[137]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.354",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[86]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[22]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.357",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_BWE_B[5]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][18]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][19]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][20]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][21]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][22]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][23]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.359",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[82]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/ADDR_B[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.36",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[64]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[56]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.361",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[29]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_104/DIN_B[21]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.363",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[45]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[13]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.363",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[43]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_27/CAS_IN_DIN_B[35]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.363",
            "source": "b_flash.inst_startupe3_flash_prim/DI[3]",
            "destination": "b_flash.inst_qspi/r_rx_bit_reg[3]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_reg_en_reg[4]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[4][0]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[4][16]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[4][8]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][16]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.365",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[5][17]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.368",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata0_reg[33]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA0[33]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.368",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.368",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_20/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.371",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[87]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_ADDR_B[15]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.372",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[21]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[13]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.38",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.ren0_reg[1]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ENARDEN",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.382",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[36]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_DIN_B[28]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[12]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.385",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[24]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[16]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.386",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[12]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[4]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.387",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_reg_byte_en_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.388",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__7/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.39",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[11]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.391",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[13]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.391",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[14]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.391",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[15]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.391",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[16]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.391",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[11]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.392",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[3]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.393",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[142]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIREPLAYRAMREADDATA1[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.393",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr0_reg[4]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[10]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.393",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.394",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[10]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.394",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[11]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.394",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[12]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.394",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.gen_recur_direct.recur/reg_count_non_null.out_data_int_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/r_link_loss_cnt_reg[9]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.394",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[79]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_19/CAS_IN_ADDR_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.395",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR",
            "clk_destination": "txoutclk_out[7]",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.395",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.ren1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ENARDEN",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.395",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[73]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_136/ADDR_B[1]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.397",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[18]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.397",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[8]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[0]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[135]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[135]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[107]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.399",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRBWRADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.4",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[48]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_5/CAS_IN_DIN_B[40]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.401",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[47]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[15]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.402",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.waddr1_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.402",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[69]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[61]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.403",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[22]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.404",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][16]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.404",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][17]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.404",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][16]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.404",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][17]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.404",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[19]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[11]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.405",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][19]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.405",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][19]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.405",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_27/CAS_IN_DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[27]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[27]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[173]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.407",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_fret__6/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.408",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[86]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_ADDR_B[14]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.408",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[7].ff_i/earliest_fifo_right_reg_bret/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.411",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKARDCLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[234]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.415",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/inst_shift_register/g_shift_reg_on.r_shift_reg_valid_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.416",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[126]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[30]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.416",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][10]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.416",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][8]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.416",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][10]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.416",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][8]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.417",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[69]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_27/CAS_IN_DIN_B[61]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.419",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[6]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.419",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[69]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[5]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.42",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.42",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/inst_shift_register/g_shift_reg_on.r_shift_reg_valid_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.421",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.421",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[24]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[24]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.421",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[71]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[63]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.421",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[43]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_248/DIN_B[35]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.422",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[12]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_104/DIN_B[4]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.423",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[113]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[17]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "b_flash.inst_qspi/r_dsel_ena_reg[1]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DTS[1]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[56]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[24]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][12]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][9]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][12]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.424",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][9]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.425",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_BWE_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.427",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_4/CAS_IN_DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.428",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr1_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.428",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[24]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_DIN_B[16]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.429",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/int_reg_valid_reg_inv/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.431",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[27]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_88/DIN_B[19]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.432",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[2]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[2]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.434",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[4]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[10]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.434",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[3]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.435",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[23]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[23]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.435",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[25]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[17]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.439",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[40]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[8]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.439",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[47]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[39]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.44",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__11__0__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.441",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.441",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.442",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[69]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_120/DIN_B[61]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.442",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_BWE_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.443",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[55]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.445",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[54]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[54]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.446",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[84]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA1[84]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.446",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[89]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[25]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.447",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRBWRADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.447",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[7]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_4/CAS_IN_ADDR_A[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.447",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[67]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_56/DIN_B[59]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.448",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_BWE_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.449",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.waddr0_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[6]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.45",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.451",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[131]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA1[131]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.451",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.ren1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENARDEN",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.451",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.ren1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENARDEN",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.452",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[4]_fret__8/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.454",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[140]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[140]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.454",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_reg_byte_en_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.456",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[99]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[3]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.456",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[18]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_120/DIN_B[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.456",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]_rep__12/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.457",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[10]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[10]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.458",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[7]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[7]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.458",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[25]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_248/DIN_B[17]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.459",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[2]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[2]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.46",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[214]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[22]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.46",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[69]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[5]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.46",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMERRUNCOR[3]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.46",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[51]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[43]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.461",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[5]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[11]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.461",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[82]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/ADDR_B[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.462",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[7]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.462",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][20]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.462",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][20]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.463",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr1_reg[8]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[14]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.463",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr0_reg[6]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[12]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.463",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[6]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[12]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.464",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[1]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[7]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.464",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[28]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[20]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.464",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_BWE_B[4]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.464",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_136/DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.465",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[1]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[7]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.466",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[219]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[27]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.466",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[2]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[8]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.467",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/int_reg_valid_reg_inv/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[29]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA1[29]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TORDPIPELINE.raddr0_reg[1]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[7]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_reg_en_reg[0]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[0][0]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][0]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.469",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.47",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[48]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.47",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[15]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[15]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.47",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[60]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[52]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.471",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.waddr1_reg[4]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[10]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.471",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[16]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.472",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[196]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[4]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.473",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[11]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_120/DIN_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.475",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][18]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.475",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[10][22]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.475",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][18]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.475",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_regs_int_reg[13][22]/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.475",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[43]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_26/CAS_IN_DIN_B[35]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.478",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[57]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_DIN_B[49]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.481",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[11]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_80/DIN_B[3]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.482",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/wr_reg_byte_en_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.482",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[22]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.484",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.486",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_tx_test_point/mm_slave/slave/r_mm_waitrequest_reg/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.486",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[86]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/ADDR_B[14]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.487",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_BWE_B[5]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.487",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[86]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_ADDR_B[14]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.49",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[54]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_DIN_B[46]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.49",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[16]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/ADDR_A[16]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.492",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[67]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[59]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.494",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[10]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_18/CAS_IN_ADDR_A[10]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.494",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[0]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_4/CAS_IN_ADDR_A[0]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.496",
            "source": "b_flash.inst_startupe3_flash_prim/DI[0]",
            "destination": "b_flash.inst_qspi/r_rx_bit_reg[0]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.496",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_fret__12/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.496",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__11/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.498",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__3__0__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.498",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__8/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.499",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[23]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[15]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.499",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[15]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[7]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.499",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/inst_mem_req_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[0]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_ADDR_A[0]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.5",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[1]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_13/CAS_IN_BWE_B[1]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.502",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[21]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_27/CAS_IN_DIN_B[13]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.502",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[35]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_112/DIN_B[27]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.502",
            "source": "b_flash.inst_startupe3_flash_prim/DI[2]",
            "destination": "b_flash.inst_qspi/r_rx_bit_reg[2]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.503",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/in_ready_int_reg/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.504",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[61]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_DIN_B[53]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.506",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_12/CAS_IN_BWE_B[4]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.509",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[50]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_144/DIN_B[42]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.509",
            "source": "b_flash.inst_startupe3_flash_prim/DI[1]",
            "destination": "b_flash.inst_qspi/r_rx_bit_reg[1]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.51",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[47]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_160/DIN_B[39]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.511",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[41]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_27/CAS_IN_DIN_B[33]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.511",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/inst_mem_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[62]/C",
            "clk_source": "CLKOUT0_1",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/g_int_mem.inst_int_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_with_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_152/DIN_B[54]",
            "clk_destination": "CLKOUT0_1",
            "group": "CLKOUT0_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.518",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[7].ff_i/all_fifos_empty_reg_bret__1/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.519",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/all_fifos_empty_reg_bret/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.519",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/all_fifos_empty_reg_bret__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.519",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/earliest_fifo_left_reg/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.569",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[29]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.569",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[2].ff_i/all_fifos_empty_reg_bret__1/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.569",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[4]_fret__0__0__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.569",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__13__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.573",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[31].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.575",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/g_add_crc.g_32b_crc32_add.r_st_add_end_state_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[26]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.579",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[21]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.585",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[81]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.585",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.592",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_used_dic_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.592",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_used_dic_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.592",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_used_dic_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.594",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[29]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.594",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[90]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.596",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[123]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.596",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_fret__5/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.598",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[142]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.598",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[170]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.598",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[201]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.603",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.603",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[8].ff_i/earliest_fifo_right_reg/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.605",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]_rep__1/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.605",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__10/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.611",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXPD[0]",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.617",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_fret__0__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.619",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.62",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[23]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.624",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[42]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.625",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[27].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.625",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[27].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.626",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_rep__7/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.63",
            "source": "b_flash.inst_startupe3_flash_prim/DI[3]",
            "destination": "b_flash.inst_qspi/r_rx_bit_reg[3]/D",
            "clk_destination": "CLKOUT0",
            "group": "CLKOUT0",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.63",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[2].ff_i/all_fifos_empty_reg_bret__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.631",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[0]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.633",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[14]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.636",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.638",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[4]_fret__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.639",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[69]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.64",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__1/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.64",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]_rep__10/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.64",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__1__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.641",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[41]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.641",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[87]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.642",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[25]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.642",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[11].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.644",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[8].ff_i/all_fifos_empty_reg_bret__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.645",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[89]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.645",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[8].ff_i/all_fifos_empty_reg_bret/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.646",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_fret__0__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.647",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[29].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[121]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[150]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[195]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[197]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[211]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.648",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[73]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.65",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__4/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.65",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__8__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.653",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.653",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[13]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.653",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[8]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.655",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/g_add_crc.g_32b_crc32_add.r_st_add_end_state_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[28]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.655",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_fret__3__0__0/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.658",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.658",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.66",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[125]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.661",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[41]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.661",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[105]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.661",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[115]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.661",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_fret__1/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.661",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_16/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[23]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[218]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[240]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[243]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[250]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__9/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__19/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.664",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__5/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.665",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[16]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.665",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/g_add_crc.g_32b_crc32_add.r_st_add_end_state_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[30]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.671",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__3/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.673",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[1]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.673",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__4/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.674",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[45]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.674",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[126]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.674",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[27].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.675",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[99]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.677",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[18]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.681",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[120]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.681",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[78]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.683",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[27].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.684",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[21]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.685",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[3].ff_i/all_fifos_empty_reg_bret__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.689",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[76]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.689",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[84]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.689",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[86]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.69",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[29].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.694",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[13]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.694",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[0].ff_i/all_fifos_empty_reg/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.695",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXPD[0]",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.696",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[24]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.696",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.r_tx_init_done_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/R",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[151]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[215]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[245]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[249]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[0]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[198]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[216]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.698",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[254]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.701",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[91]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.701",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[92]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.701",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[7].ff_i/all_fifos_empty_reg_bret__3/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.705",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[51]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.707",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[141]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.707",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[149]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.707",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[21]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.707",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[234]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.708",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR",
            "clk_destination": "txoutclk_out[7]",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.711",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR",
            "clk_destination": "txoutclk_out[7]",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.714",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[53]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.715",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.715",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.716",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.726",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[112]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.726",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[67]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.726",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[74]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.727",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[72]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.729",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[37]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.733",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[15]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.734",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[108]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.734",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[116]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.735",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[127]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.735",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[75]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.735",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[77]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.737",
            "source": "b_flash.inst_qspi/r_sh_reorg_reg[0]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DO[0]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.738",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[13]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.738",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__11__0__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.738",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__15/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.738",
            "source": "b_flash.inst_qspi/r_sh_reorg_reg[2]/C",
            "clk_source": "CLKOUT0",
            "destination": "b_flash.inst_startupe3_flash_prim/DO[2]",
            "group": "**default**",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.739",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[0]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.741",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[145]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.741",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[146]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.741",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[159]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.742",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[29].ff_i/p_find_first.v_earliest_fifo_index_reg[1]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.743",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[42]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.744",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_20/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__2/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.745",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[144]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.745",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[17]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.745",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[202]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.745",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[208]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.746",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[47]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.746",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[13]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.747",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[138]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.747",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[227]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.747",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[233]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.749",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[18]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.749",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[107]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.749",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[93]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.751",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[8]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.754",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.766",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[49]/C",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[49]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.766",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[15]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[162]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[203]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[205]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[38]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[160]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[185]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[14].ff_i/earliest_fifo_left_reg/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.768",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[30].ff_i/p_find_first.v_earliest_fifo_index_reg[2]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.77",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.77",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_15/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_rep__5/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.773",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[36]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.773",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[83]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.775",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[14]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.775",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[15]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.775",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[196]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.775",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[236]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.776",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[31]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.777",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[29].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[12]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[46]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[143]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[183]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[206]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.778",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[226]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.779",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[5]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.78",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[39]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.782",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_20/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_fret__4/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.785",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[49]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.786",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[180]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.786",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[238]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.786",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[30]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.786",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[6]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.786",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[80]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.787",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[21]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.787",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[114]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[132]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[1]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[230]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[232]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[242]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[244]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.788",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/inst_add_hdr/g_old.added_pipe.add_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[247]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.79",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[5]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.791",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_fret__2/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.793",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[10]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.793",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[18]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.794",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.794",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[14]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.794",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/g_add_crc.g_32b_crc32_add.r_st_add_end_state_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[10]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.794",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[10].ff_i/earliest_fifo_left_reg/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.797",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[10].ff_i/earliest_fifo_right_reg_bret/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.803",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/g_add_crc.g_32b_crc32_add.r_st_add_end_state_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[20]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.805",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[54]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.805",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_hdr_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.806",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[15]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.807",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[19]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.809",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[55]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.818",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/last_ff_right_i/all_fifos_empty_reg_bret__1_bret__3/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.82",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[54]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.821",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_16/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__11/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.823",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[61]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.824",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[50]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.825",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[45]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.826",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[52]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.826",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[14]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.827",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[22]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.827",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[51]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.829",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_16/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__16/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.83",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[3]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.83",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[18].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.831",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[49]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.832",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[29]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.832",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_20/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__16/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.834",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[56]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.834",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[27]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.838",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[43]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.839",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[4].ff_i/all_fifos_empty_reg_bret/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.84",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[11]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.843",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.843",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[9].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.846",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_13/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[3]_rep/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.848",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[14]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.85",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[6].ff_i/p_find_first.v_earliest_fifo_index_reg[0]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.853",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_fret/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.853",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.854",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[2]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.859",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__17/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.861",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[11]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.862",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[55]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.862",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[28]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.864",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[47]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.864",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[63]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.866",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.87",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_7/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[29].ff_i/p_find_first.v_earliest_fifo_index_reg[4]/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.871",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[52]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.872",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[61]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.872",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[22]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.873",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[9]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.874",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_6/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_fret__12/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.875",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[53]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.877",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_out_hdr_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.877",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__7__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.877",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_9/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_fret__8__0/CLR",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.881",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[35]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.883",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[37]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.884",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/PRE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.884",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[58]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.885",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.886",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXPD[0]",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.894",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[25]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.895",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_8_i_2_psbram/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/ft_incr_reg[17]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "0.899",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[36]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.907",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.908",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[20]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.909",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.91",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[8]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.91",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[7]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.911",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[48]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.911",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.915",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[31]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.915",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[5]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.916",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[23]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.919",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[4]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.921",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[39]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.925",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[7]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.925",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[8]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.926",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[3]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.926",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[9]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.929",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[44]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.93",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[7]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.931",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[22]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.932",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[42]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.932",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.933",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/coeff_reg[14]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.936",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[43]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.936",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[33]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.938",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[7]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.94",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[59]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.941",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[38]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.943",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[9]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.947",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[30]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.949",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[48]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.949",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[16]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.949",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.95",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[8]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.95",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[58]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.95",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[1]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.951",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[18]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.951",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[57]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.953",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[0]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.953",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[16]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.953",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[17]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.953",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[35]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.957",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[17]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.958",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[59]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.958",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_ifg_min_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.959",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[31]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.96",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[5]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.96",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[10]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.961",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[41]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.962",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[12]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.963",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.963",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[57]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.964",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[16]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.967",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.967",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.967",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[3]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.968",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[60]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.969",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.971",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[27]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.974",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[20]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.977",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[11]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.977",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[12]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.978",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[13]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.978",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[4]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.978",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[5]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.978",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[6]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.978",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[26]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.986",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[62]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.986",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[56]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.986",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[19]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.989",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.991",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[40]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.994",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_ifg_min_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.994",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.994",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_term_plus_dic_reg[4]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.997",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[39]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "0.999",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[50]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.006",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[60]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.007",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[34]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.03",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.036",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[46]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.037",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/gen_msi.req_to_xhip_reg[msi_int][6]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[6]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.038",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset_reg[1]/R",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.038",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset_reg[7]/S",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.038",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset_reg[8]/R",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.039",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[14]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.039",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[15]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.039",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[40]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.041",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[11]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.041",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[26]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.041",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[45]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.041",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[6]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.042",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[10]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.042",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[24]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.042",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[43]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.042",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[58]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.043",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[7]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.046",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][18]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.047",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[11]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.047",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/r_in_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.048",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/r_in_reg[3]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.051",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[9]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.052",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.053",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.053",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.059",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[6]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.06",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[1]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.06",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[2]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.063",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[44]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.065",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[63]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.065",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_hdr_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.068",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[62]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.072",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.g_rd_mgm_reg.r_rdempty_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186]/CE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "w_xhip_pcie_user_clk",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.073",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[24]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.074",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]/D",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.077",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxstatus_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.078",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_out_hdr_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.08",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[36]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.091",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[27]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.091",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[13]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.093",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[6]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.101",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXPD[1]",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.103",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[28]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.105",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_odd_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[6]",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.11",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[30]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.113",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.115",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.115",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.115",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxstatus_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.115",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[15]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.116",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][31]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.118",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/coeff_reg[10]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.126",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.129",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[32]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.138",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.138",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.141",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[38]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.156",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.r_user_pma_tx_reset_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "destination": "g_reset_module[6].inst_rst_sync/reg_count_non_null.gen_single.common_process/reg_count_non_null.out_data_int_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1",
            "type": "Setup",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.158",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR",
            "clk_destination": "txoutclk_out[7]",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.166",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.166",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[27]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.166",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[59]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.166",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[8]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.168",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[37]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.172",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[51]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.173",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/FSM_onehot_g_dw_32b.r_st_state_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.173",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/FSM_onehot_g_dw_32b.r_st_state_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.173",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/FSM_onehot_g_dw_32b.r_st_state_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.174",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[29]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.186",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[33]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.191",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][9]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.192",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][29]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.195",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/coeff_reg[11]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.197",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_index_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_hdr_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.198",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_index_reg[0]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_out_hdr_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.199",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_rxstatus_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.2",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/coeff_reg[17]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.2",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/coeff_reg[18]/CE",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.201",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[49]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.202",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.202",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.202",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.202",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.203",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/r_in_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.209",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.21",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[1]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.21",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[4]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.21",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[6]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.21",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_to_10g_pcs/g_dw_32b.r_last_byte_reg[7]/S",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.214",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_mii_from_10g_pcs/r_for_link_in_data_reg[25]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.214",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/in_ready_int_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[45]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.214",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/in_ready_int_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[50]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.214",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/in_ready_int_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[52]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.216",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/PRE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Removal",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.216",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/in_ready_int_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[41]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.216",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/in_ready_int_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/out_reg.out_data_int_reg[53]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.234",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data_reg[34]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42_1",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.236",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.236",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.236",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.236",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_66",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.236",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_add_hdr/g_index_aligned_count_not_aligned.g_output_pipe.inst_output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[109]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[141]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.238",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.inst_xpm_memory_sdpram/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.239",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[39]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.24",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D",
            "clk_destination": "pipe_clk",
            "group": "pipe_clk",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.243",
            "source": "template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_replica_8/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "destination": "template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[7].ff_i/all_fifos_empty_reg_bret__2/PRE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.245",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[21]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.246",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[40]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.248",
            "source": "inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_completer/inst_input_avl_st_pipe_generic/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[18]",
            "clk_destination": "txoutclk_out[7]",
            "group": "txoutclk_out[7]",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.251",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_gen/FSM_onehot_r_state_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_scrambler/g_inf_64b.r_in_reg[25]/CE",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "group": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2",
            "type": "Setup",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "1.593",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/PRE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "2.486",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK",
            "clk_source": "txoutclk_out[7]",
            "destination": "inst_pcie_gen3_x8/inst/as_mac_in_detect_user_reg/PRE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "2.518",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "2.616",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "2.616",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[3].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "2.938",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[3].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[4].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.003",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[7].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.047",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[4].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.047",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.047",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.047",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[7].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.065",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "3.33",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.33",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.363",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C",
            "clk_source": "pipe_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE",
            "clk_destination": "pipe_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.385",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.385",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_2_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.385",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_n_o_reg/PRE",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.387",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.387",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_o_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.387",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_n_2_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.387",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "3.574",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR",
            "clk_destination": "w_xhip_pcie_user_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.204",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.213",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.213",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.213",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.213",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.215",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.215",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.215",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.215",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.225",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.225",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.225",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.225",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.227",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.227",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.227",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.227",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.266",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.274",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.274",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.274",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.274",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.277",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.277",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.277",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.277",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.305",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.305",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.305",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.305",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.307",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.307",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.307",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.307",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.31",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.317",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.324",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.349",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.355",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.355",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.355",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.355",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.356",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.356",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.356",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.356",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.357",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.358",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.358",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.358",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.358",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.359",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.359",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.359",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.359",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.362",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.362",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.362",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.362",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.365",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.365",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.365",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.365",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.371",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.383",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.386",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.386",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.386",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.386",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.389",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.389",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.389",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.389",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.392",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.392",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.392",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.392",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.398",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.4",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.4",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.4",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.4",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.401",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.405",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.405",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.405",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.405",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.407",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.423",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.423",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.423",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.423",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.425",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.425",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.425",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.425",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.44",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.458",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.461",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.476",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.476",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.476",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.476",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.478",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.478",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.478",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.478",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.481",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.484",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.484",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.484",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.484",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.486",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.486",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.486",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.486",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.496",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.503",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.517",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.522",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.522",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.522",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.522",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.522",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.524",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.524",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.524",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.524",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.529",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.547",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.569",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.585",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.596",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.598",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "7.603",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "7.655",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C",
            "clk_source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR",
            "clk_destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[10]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[12]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.824",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.852",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.852",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[8]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.852",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[9]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.898",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.898",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.898",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.906",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[7]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.906",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[9]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.946",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[12]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.946",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.946",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.946",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.946",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[10]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[7]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[8]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "8.949",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[9]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.0",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[12]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.0",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.0",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.0",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.0",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/den_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.032",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[11]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.034",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.059",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.059",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[8]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.069",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.069",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[10]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.069",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[11]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.069",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.069",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.087",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[7]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.087",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[8]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.087",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[9]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.098",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[11]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.098",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[12]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.098",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.098",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.098",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.106",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[13]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.106",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.106",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.107",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.107",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.11",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[10]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.11",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.11",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.11",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.118",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.118",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.127",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[11]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.127",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.127",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[15]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.127",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.138",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.138",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.138",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.138",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.147",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.147",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.147",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[4]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.147",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.149",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/den_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.149",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.149",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.149",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/drp_state_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[11]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[15]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.16",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[6]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.167",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.167",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.167",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.167",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.18",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[5]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.18",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dwe_reg/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Slow"
        },
        {
            "status": "MET",
            "slack": "9.262",
            "source": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C",
            "clk_source": "pcie_sys_clk",
            "destination": "inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[0]/CLR",
            "clk_destination": "pcie_sys_clk",
            "group": "**async_default**",
            "type": "Recovery",
            "corner": "Fast"
        },
        {
            "status": "MET",
            "slack": "1.359",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.359",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.424",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.424",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.63",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.63",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.819",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.819",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.882",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.882",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.954",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "1.954",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "2.033",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "2.033",
            "source": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "1"
        },
        {
            "status": "MET",
            "slack": "2.161",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.161",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.259",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.259",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.298",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.298",
            "source": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.32",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.32",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.363",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.363",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.368",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.368",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.389",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.389",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.4",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.4",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.407",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.407",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.421",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.421",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.442",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.442",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.476",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.476",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.515",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.515",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.526",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.526",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.53",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.53",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.532",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.532",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.539",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.539",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.56",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.56",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.575",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.575",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.583",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.583",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.587",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.587",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.589",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.589",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.59",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.59",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0_1)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.591",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.591",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.594",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.594",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.597",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.597",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.621",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.621",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.622",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.622",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.63",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.63",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.648",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.648",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.659",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.659",
            "source": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.66",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.66",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.666",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.666",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.67",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.67",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.675",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.675",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.677",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.677",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.683",
            "source": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.683",
            "source": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.692",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.692",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.694",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.694",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.703",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.703",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.712",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.712",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.718",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.718",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.72",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.72",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.721",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.721",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.76",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.76",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.762",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.762",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.769",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.769",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.771",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.771",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.778",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.778",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.788",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.788",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.792",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.792",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.793",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.793",
            "source": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.803",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.803",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.805",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.805",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.834",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.834",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.834",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.834",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.836",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.836",
            "source": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.841",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.841",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.844",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.844",
            "source": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.846",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.846",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.849",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.849",
            "source": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.85",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.85",
            "source": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)",
            "destination": "g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.855",
            "source": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.855",
            "source": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D",
            "clk_destination": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.857",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.857",
            "source": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.873",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "2.873",
            "source": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C",
            "clk_source": "gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)",
            "destination": "template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.381",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.381",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.383",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.383",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.478",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.478",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.492",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.492",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.576",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.576",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.579",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.579",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.584",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.584",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.594",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.594",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.641",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.641",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.641",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.641",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Slow",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.715",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.715",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.723",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.723",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.726",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.726",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "CLKOUT0)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.753",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.753",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C",
            "clk_source": "CLKOUT0)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.76",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.76",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "w_xhip_pcie_user_clk)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "user_clk_p)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.792",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        },
        {
            "status": "MET",
            "slack": "3.792",
            "source": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C",
            "clk_source": "user_clk_p)",
            "destination": "inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D",
            "clk_destination": "w_xhip_pcie_user_clk)",
            "type": "Bus Skew",
            "corner": "Fast",
            "actual_skew": "0"
        }
    ],
    "timing": {
        "setup": {
            "tns": "0.000",
            "cws": "0"
        },
        "hold": {
            "tns": "0.000",
            "cws": "0"
        },
        "recovery": {
            "tns": 0,
            "cws": 0
        },
        "removal": {
            "tns": 0,
            "cws": 0
        },
        "worst_pulse_width_slack": "0.000",
        "total_pulse_width_negative_slack": "0.000",
        "bus_skew": {
            "tns": 0,
            "cws": 0
        }
    }
}