
*** Running vivado
    with args -log Project_design_F_input_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_design_F_input_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Project_design_F_input_0_0.tcl -notrace
Command: synth_design -top Project_design_F_input_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.426 ; gain = 98.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_design_F_input_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/synth/Project_design_F_input_0_0.vhd:68]
INFO: [Synth 8-3491] module 'F_input' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:14' bound to instance 'U0' of component 'F_input' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/synth/Project_design_F_input_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'F_input' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:30]
INFO: [Synth 8-3491] module 'F_input_xup_and2_0_1' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and2_0_1/synth/F_input_xup_and2_0_1.v:57' bound to instance 'xup_and2_0' of component 'F_input_xup_and2_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:101]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_and2_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and2_0_1/synth/F_input_xup_and2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/9859/src/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and2' (1#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/9859/src/xup_and2.v:5]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_and2_0_1' (2#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and2_0_1/synth/F_input_xup_and2_0_1.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_and3_0_1' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and3_0_1/synth/F_input_xup_and3_0_1.v:57' bound to instance 'xup_and3_0' of component 'F_input_xup_and3_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:107]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_and3_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and3_0_1/synth/F_input_xup_and3_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/2167/src/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and3' (3#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/2167/src/xup_and3.v:5]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_and3_0_1' (4#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and3_0_1/synth/F_input_xup_and3_0_1.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_and4_0_2' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and4_0_2/synth/F_input_xup_and4_0_2.v:57' bound to instance 'xup_and4_0' of component 'F_input_xup_and4_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:114]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_and4_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and4_0_2/synth/F_input_xup_and4_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and4' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/8301/src/xup_and4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and4' (5#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/8301/src/xup_and4.v:5]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_and4_0_2' (6#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_and4_0_2/synth/F_input_xup_and4_0_2.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_inv_0_3' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_3/synth/F_input_xup_inv_0_3.v:57' bound to instance 'xup_inv_0' of component 'F_input_xup_inv_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:122]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_inv_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_3/synth/F_input_xup_inv_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/67eb/src/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (7#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/67eb/src/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_inv_0_3' (8#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_3/synth/F_input_xup_inv_0_3.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_inv_1_1' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_1_1/synth/F_input_xup_inv_1_1.v:57' bound to instance 'xup_inv_1' of component 'F_input_xup_inv_1_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:127]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_inv_1_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_1_1/synth/F_input_xup_inv_1_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_inv_1_1' (9#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_1_1/synth/F_input_xup_inv_1_1.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_inv_0_4' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_4/synth/F_input_xup_inv_0_4.v:57' bound to instance 'xup_inv_2' of component 'F_input_xup_inv_0_4' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:132]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_inv_0_4' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_4/synth/F_input_xup_inv_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_inv_0_4' (10#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_inv_0_4/synth/F_input_xup_inv_0_4.v:57]
INFO: [Synth 8-3491] module 'F_input_xup_or2_0_2' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_or2_0_2/synth/F_input_xup_or2_0_2.v:57' bound to instance 'xup_or2_0' of component 'F_input_xup_or2_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:137]
INFO: [Synth 8-638] synthesizing module 'F_input_xup_or2_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_or2_0_2/synth/F_input_xup_or2_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/c3d7/src/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or2' (11#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/ipshared/c3d7/src/xup_or2.v:5]
INFO: [Synth 8-256] done synthesizing module 'F_input_xup_or2_0_2' (12#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_xup_or2_0_2/synth/F_input_xup_or2_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'F_input' (13#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/76b1/src/F_input.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Project_design_F_input_0_0' (14#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/synth/Project_design_F_input_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.426 ; gain = 150.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.426 ; gain = 150.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_F_input_0_0/src/F_input_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_F_input_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_F_input_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 738.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.371 ; gain = 432.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.371 ; gain = 432.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_F_input_0_0_synth_1/dont_touch.xdc, line 66).
Applied set_property DONT_TOUCH = true for U0/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_and4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_or2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.371 ; gain = 432.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.371 ; gain = 432.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 738.371 ; gain = 432.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 777.004 ; gain = 471.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 777.004 ; gain = 471.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |     7|
|2     |  U0           |F_input              |     7|
|3     |    xup_and2_0 |F_input_xup_and2_0_1 |     1|
|4     |    xup_and3_0 |F_input_xup_and3_0_1 |     1|
|5     |      inst     |xup_and3             |     1|
|6     |    xup_and4_0 |F_input_xup_and4_0_2 |     1|
|7     |      inst     |xup_and4             |     1|
|8     |    xup_inv_0  |F_input_xup_inv_0_3  |     1|
|9     |    xup_inv_1  |F_input_xup_inv_1_1  |     1|
|10    |    xup_inv_2  |F_input_xup_inv_0_4  |     1|
|11    |    xup_or2_0  |F_input_xup_or2_0_2  |     1|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.535 ; gain = 481.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 786.535 ; gain = 199.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 786.535 ; gain = 481.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 796.500 ; gain = 502.523
INFO: [Common 17-1381] The checkpoint 'C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_F_input_0_0_synth_1/Project_design_F_input_0_0.dcp' has been generated.
