

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>TAA - TSX Asynchronous Abort &mdash; The Linux Kernel  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript">
          var DOCUMENTATION_OPTIONS = {
              URL_ROOT:'../../',
              VERSION:'',
              LANGUAGE:'None',
              COLLAPSE_INDEX:false,
              FILE_SUFFIX:'.html',
              HAS_SOURCE:  true,
              SOURCELINK_SUFFIX: '.txt'
          };
      </script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.7.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../mm/damon/index.html">Monitoring Data Accesses</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../vm/damon/index.html">DAMON: Data Access MONitor</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">The Linux Kernel</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>TAA - TSX Asynchronous Abort</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/admin-guide/hw-vuln/tsx_async_abort.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="taa-tsx-asynchronous-abort">
<h1>TAA - TSX Asynchronous Abort<a class="headerlink" href="#taa-tsx-asynchronous-abort" title="Permalink to this headline">¶</a></h1>
<p>TAA is a hardware vulnerability that allows unprivileged speculative access to
data which is available in various CPU internal buffers by using asynchronous
aborts within an Intel TSX transactional region.</p>
<div class="section" id="affected-processors">
<h2>Affected processors<a class="headerlink" href="#affected-processors" title="Permalink to this headline">¶</a></h2>
<p>This vulnerability only affects Intel processors that support Intel
Transactional Synchronization Extensions (TSX) when the TAA_NO bit (bit 8)
is 0 in the IA32_ARCH_CAPABILITIES MSR.  On processors where the MDS_NO bit
(bit 5) is 0 in the IA32_ARCH_CAPABILITIES MSR, the existing MDS mitigations
also mitigate against TAA.</p>
<p>Whether a processor is affected or not can be read out from the TAA
vulnerability file in sysfs. See <a class="reference internal" href="#tsx-async-abort-sys-info"><span class="std std-ref">TAA system information</span></a>.</p>
</div>
<div class="section" id="related-cves">
<h2>Related CVEs<a class="headerlink" href="#related-cves" title="Permalink to this headline">¶</a></h2>
<p>The following CVE entry is related to this TAA issue:</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="7%" />
<col width="73%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>CVE-2019-11135</td>
<td>TAA</td>
<td>TSX Asynchronous Abort (TAA) condition on some
microprocessors utilizing speculative execution may
allow an authenticated user to potentially enable
information disclosure via a side channel with
local access.</td>
</tr>
</tbody>
</table>
</div></blockquote>
</div>
<div class="section" id="problem">
<h2>Problem<a class="headerlink" href="#problem" title="Permalink to this headline">¶</a></h2>
<p>When performing store, load or L1 refill operations, processors write
data into temporary microarchitectural structures (buffers). The data in
those buffers can be forwarded to load operations as an optimization.</p>
<p>Intel TSX is an extension to the x86 instruction set architecture that adds
hardware transactional memory support to improve performance of multi-threaded
software. TSX lets the processor expose and exploit concurrency hidden in an
application due to dynamically avoiding unnecessary synchronization.</p>
<p>TSX supports atomic memory transactions that are either committed (success) or
aborted. During an abort, operations that happened within the transactional region
are rolled back. An asynchronous abort takes place, among other options, when a
different thread accesses a cache line that is also used within the transactional
region when that access might lead to a data race.</p>
<p>Immediately after an uncompleted asynchronous abort, certain speculatively
executed loads may read data from those internal buffers and pass it to dependent
operations. This can be then used to infer the value via a cache side channel
attack.</p>
<p>Because the buffers are potentially shared between Hyper-Threads cross
Hyper-Thread attacks are possible.</p>
<p>The victim of a malicious actor does not need to make use of TSX. Only the
attacker needs to begin a TSX transaction and raise an asynchronous abort
which in turn potenitally leaks data stored in the buffers.</p>
<p>More detailed technical information is available in the TAA specific x86
architecture section: <a class="reference internal" href="../../x86/tsx_async_abort.html#tsx-async-abort"><span class="std std-ref">Documentation/x86/tsx_async_abort.rst</span></a>.</p>
</div>
<div class="section" id="attack-scenarios">
<h2>Attack scenarios<a class="headerlink" href="#attack-scenarios" title="Permalink to this headline">¶</a></h2>
<p>Attacks against the TAA vulnerability can be implemented from unprivileged
applications running on hosts or guests.</p>
<p>As for MDS, the attacker has no control over the memory addresses that can
be leaked. Only the victim is responsible for bringing data to the CPU. As
a result, the malicious actor has to sample as much data as possible and
then postprocess it to try to infer any useful information from it.</p>
<p>A potential attacker only has read access to the data. Also, there is no direct
privilege escalation by using this technique.</p>
</div>
<div class="section" id="taa-system-information">
<span id="tsx-async-abort-sys-info"></span><h2>TAA system information<a class="headerlink" href="#taa-system-information" title="Permalink to this headline">¶</a></h2>
<p>The Linux kernel provides a sysfs interface to enumerate the current TAA status
of mitigated systems. The relevant sysfs file is:</p>
<p>/sys/devices/system/cpu/vulnerabilities/tsx_async_abort</p>
<p>The possible values in this file are:</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>‘Vulnerable’</td>
<td>The CPU is affected by this vulnerability and the microcode and kernel mitigation are not applied.</td>
</tr>
<tr class="row-even"><td>‘Vulnerable: Clear CPU buffers attempted, no microcode’</td>
<td>The system tries to clear the buffers but the microcode might not support the operation.</td>
</tr>
<tr class="row-odd"><td>‘Mitigation: Clear CPU buffers’</td>
<td>The microcode has been updated to clear the buffers. TSX is still enabled.</td>
</tr>
<tr class="row-even"><td>‘Mitigation: TSX disabled’</td>
<td>TSX is disabled.</td>
</tr>
<tr class="row-odd"><td>‘Not affected’</td>
<td>The CPU is not affected by this issue.</td>
</tr>
</tbody>
</table>
<div class="section" id="best-effort-mitigation-mode">
<span id="ucode-needed"></span><h3>Best effort mitigation mode<a class="headerlink" href="#best-effort-mitigation-mode" title="Permalink to this headline">¶</a></h3>
<p>If the processor is vulnerable, but the availability of the microcode-based
mitigation mechanism is not advertised via CPUID the kernel selects a best
effort mitigation mode.  This mode invokes the mitigation instructions
without a guarantee that they clear the CPU buffers.</p>
<p>This is done to address virtualization scenarios where the host has the
microcode update applied, but the hypervisor is not yet updated to expose the
CPUID to the guest. If the host has updated microcode the protection takes
effect; otherwise a few CPU cycles are wasted pointlessly.</p>
<p>The state in the tsx_async_abort sysfs file reflects this situation
accordingly.</p>
</div>
</div>
<div class="section" id="mitigation-mechanism">
<h2>Mitigation mechanism<a class="headerlink" href="#mitigation-mechanism" title="Permalink to this headline">¶</a></h2>
<p>The kernel detects the affected CPUs and the presence of the microcode which is
required. If a CPU is affected and the microcode is available, then the kernel
enables the mitigation by default.</p>
<p>The mitigation can be controlled at boot time via a kernel command line option.
See <a class="reference internal" href="#taa-mitigation-control-command-line"><span class="std std-ref">Mitigation control on the kernel command line</span></a>.</p>
<div class="section" id="virtualization-mitigation">
<h3>Virtualization mitigation<a class="headerlink" href="#virtualization-mitigation" title="Permalink to this headline">¶</a></h3>
<p>Affected systems where the host has TAA microcode and TAA is mitigated by
having disabled TSX previously, are not vulnerable regardless of the status
of the VMs.</p>
<p>In all other cases, if the host either does not have the TAA microcode or
the kernel is not mitigated, the system might be vulnerable.</p>
</div>
</div>
<div class="section" id="mitigation-control-on-the-kernel-command-line">
<span id="taa-mitigation-control-command-line"></span><h2>Mitigation control on the kernel command line<a class="headerlink" href="#mitigation-control-on-the-kernel-command-line" title="Permalink to this headline">¶</a></h2>
<p>The kernel command line allows to control the TAA mitigations at boot time with
the option “tsx_async_abort=”. The valid arguments for this option are:</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="84%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>off</td>
<td>This option disables the TAA mitigation on affected platforms.
If the system has TSX enabled (see next parameter) and the CPU
is affected, the system is vulnerable.</td>
</tr>
<tr class="row-even"><td>full</td>
<td>TAA mitigation is enabled. If TSX is enabled, on an affected
system it will clear CPU buffers on ring transitions. On
systems which are MDS-affected and deploy MDS mitigation,
TAA is also mitigated. Specifying this option on those
systems will have no effect.</td>
</tr>
<tr class="row-odd"><td>full,nosmt</td>
<td>The same as tsx_async_abort=full, with SMT disabled on
vulnerable CPUs that have TSX enabled. This is the complete
mitigation. When TSX is disabled, SMT is not disabled because
CPU is not vulnerable to cross-thread TAA attacks.</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Not specifying this option is equivalent to “tsx_async_abort=full”. For
processors that are affected by both TAA and MDS, specifying just
“tsx_async_abort=off” without an accompanying “mds=off” will have no
effect as the same mitigation is used for both vulnerabilities.</p>
<p>The kernel command line also allows to control the TSX feature using the
parameter “tsx=” on CPUs which support TSX control. MSR_IA32_TSX_CTRL is used
to control the TSX feature and the enumeration of the TSX feature bits (RTM
and HLE) in CPUID.</p>
<p>The valid options are:</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="85%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>off</td>
<td><p class="first">Disables TSX on the system.</p>
<p class="last">Note that this option takes effect only on newer CPUs which are
not vulnerable to MDS, i.e., have MSR_IA32_ARCH_CAPABILITIES.MDS_NO=1
and which get the new IA32_TSX_CTRL MSR through a microcode
update. This new MSR allows for the reliable deactivation of
the TSX functionality.</p>
</td>
</tr>
<tr class="row-even"><td>on</td>
<td><p class="first">Enables TSX.</p>
<p class="last">Although there are mitigations for all known security
vulnerabilities, TSX has been known to be an accelerator for
several previous speculation-related CVEs, and so there may be
unknown security risks associated with leaving it enabled.</p>
</td>
</tr>
<tr class="row-odd"><td>auto</td>
<td>Disables TSX if X86_BUG_TAA is present, otherwise enables TSX
on the system.</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Not specifying this option is equivalent to “tsx=off”.</p>
<p>The following combinations of the “tsx_async_abort” and “tsx” are possible. For
affected platforms tsx=auto is equivalent to tsx=off and the result will be:</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="34%" />
<col width="54%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>tsx=on</td>
<td>tsx_async_abort=full</td>
<td>The system will use VERW to clear CPU
buffers. Cross-thread attacks are still
possible on SMT machines.</td>
</tr>
<tr class="row-even"><td>tsx=on</td>
<td>tsx_async_abort=full,nosmt</td>
<td>As above, cross-thread attacks on SMT
mitigated.</td>
</tr>
<tr class="row-odd"><td>tsx=on</td>
<td>tsx_async_abort=off</td>
<td>The system is vulnerable.</td>
</tr>
<tr class="row-even"><td>tsx=off</td>
<td>tsx_async_abort=full</td>
<td>TSX might be disabled if microcode
provides a TSX control MSR. If so,
system is not vulnerable.</td>
</tr>
<tr class="row-odd"><td>tsx=off</td>
<td>tsx_async_abort=full,nosmt</td>
<td>Ditto</td>
</tr>
<tr class="row-even"><td>tsx=off</td>
<td>tsx_async_abort=off</td>
<td>ditto</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>For unaffected platforms “tsx=on” and “tsx_async_abort=full” does not clear CPU
buffers.  For platforms without TSX control (MSR_IA32_ARCH_CAPABILITIES.MDS_NO=0)
“tsx” command line argument has no effect.</p>
<p>For the affected platforms below table indicates the mitigation status for the
combinations of CPUID bit MD_CLEAR and IA32_ARCH_CAPABILITIES MSR bits MDS_NO
and TSX_CTRL_MSR.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="13%" />
<col width="19%" />
<col width="58%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">MDS_NO</th>
<th class="head">MD_CLEAR</th>
<th class="head">TSX_CTRL_MSR</th>
<th class="head">Status</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>0</td>
<td>0</td>
<td>Vulnerable (needs microcode)</td>
</tr>
<tr class="row-odd"><td>0</td>
<td>1</td>
<td>0</td>
<td>MDS and TAA mitigated via VERW</td>
</tr>
<tr class="row-even"><td>1</td>
<td>1</td>
<td>0</td>
<td>MDS fixed, TAA vulnerable if TSX enabled
because MD_CLEAR has no meaning and
VERW is not guaranteed to clear buffers</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>X</td>
<td>1</td>
<td>MDS fixed, TAA can be mitigated by
VERW or TSX_CTRL_MSR</td>
</tr>
</tbody>
</table>
</div></blockquote>
</div>
<div class="section" id="mitigation-selection-guide">
<h2>Mitigation selection guide<a class="headerlink" href="#mitigation-selection-guide" title="Permalink to this headline">¶</a></h2>
<div class="section" id="trusted-userspace-and-guests">
<h3>1. Trusted userspace and guests<a class="headerlink" href="#trusted-userspace-and-guests" title="Permalink to this headline">¶</a></h3>
<p>If all user space applications are from a trusted source and do not execute
untrusted code which is supplied externally, then the mitigation can be
disabled. The same applies to virtualized environments with trusted guests.</p>
</div>
<div class="section" id="untrusted-userspace-and-guests">
<h3>2. Untrusted userspace and guests<a class="headerlink" href="#untrusted-userspace-and-guests" title="Permalink to this headline">¶</a></h3>
<p>If there are untrusted applications or guests on the system, enabling TSX
might allow a malicious actor to leak data from the host or from other
processes running on the same physical core.</p>
<p>If the microcode is available and the TSX is disabled on the host, attacks
are prevented in a virtualized environment as well, even if the VMs do not
explicitly enable the mitigation.</p>
</div>
</div>
<div class="section" id="default-mitigations">
<span id="taa-default-mitigations"></span><h2>Default mitigations<a class="headerlink" href="#default-mitigations" title="Permalink to this headline">¶</a></h2>
<p>The kernel’s default action for vulnerable processors is:</p>
<blockquote>
<div><ul class="simple">
<li>Deploy TSX disable mitigation (tsx_async_abort=full tsx=off).</li>
</ul>
</div></blockquote>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright The kernel development community

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>