(S (NP (NP (DT A) (NN decision) (NN feedback) (NN circuit)) (PP (IN with) (NP (JJ integrated) (NN offset) (NN compensation)))) (VP (VBZ is) (VP (VBN presented) (PP (IN in) (NP (DT this) (NN paper))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ is) (VP (VBN built) (PP (IN around) (NP (DT the) (NN sense) (NN amplifier) (NN comparator))))) (. .))
(S (NP (DT The) (NN feedback) (NN loop)) (VP (VBZ is) (VP (VBN closed) (PP (IN around) (NP (NP (DT the) (JJ first) (NN stage)) (PP (IN of) (NP (DT the) (NN comparator))))) (S (VP (VBG resulting) (PP (IN in) (NP (JJ minimum) (JJ loop) (NN latency))))))) (. .))
(S (NP (DT The) (NN feedback) (NN loop)) (VP (VBZ is) (VP (VBN implemented) (S (VP (VBG using) (NP (NP (DT a) (JJ switched) (NN capacitor) (NN network)) (SBAR (WHNP (WDT that)) (S (VP (VBZ picks) (PP (IN from) (NP (NP (NP (CD one)) (PP (IN of) (NP (JJ pre-computed) (NNS voltages)))) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN fed) (ADVP (RB back))))))))))))))))) (. .))
(S (NP (NP (NP (DT The) (NN comparator) (POS 's)) (NN offset)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (S (VP (TO to) (VP (VB be) (VP (VBN compensated) (PP (IN for)))))))))) (, ,) (VP (VBZ is) (VP (VBN added) (PP (IN in) (NP (DT the) (JJ same) (NN path))))) (. .))
(S (ADVP (NNP Hence)) (, ,) (NP (DT an) (JJ extra) (NN offset) (NN correction) (NN input)) (VP (VBZ is) (RB not) (VP (VBN required))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ is) (VP (VBN used) (PP (IN as) (NP (NP (DT a) (NN receiver)) (PP (IN for) (NP (NP (DT a) (ADJP (CD 10) (NN mm)) (JJ low) (VBG swing) (NN interconnect)) (VP (VBN implemented) (PP (IN in) (NP (NNP UMC) (CD 130) (JJ nm) (NNP CMOS) (NN technology)))))))))) (. .))
