# Phase-Locked-Loop

## Design of a low power frequency synthesizer using Phase Locked Loops in 45nm and 180nm technology

## Tool used: Cadence Virtuoso
## Blocks designed:
### XOR gate as Phase Detector 
### Loop filter using 2nd order RC low pass circuit
### Ring oscillator as Voltage Controlled Oscillator 
### D Flip flop circuitry as frequency divider 



#### Block diagram of Phase Locked Loop:
![PLL FINAL BLOCK DIAGRAM](https://github.com/user-attachments/assets/25f87119-2446-4adb-96b5-9532ed10733c)


## Phase detecctor using XOR gate:
![xor pd 180nm ckt](https://github.com/user-attachments/assets/aff643b6-14b8-4936-b1f4-f53c52011e11)

## Output using 45nm CMOS technology:
![45 nm pd ](https://github.com/user-attachments/assets/ea02b135-5731-483f-aa85-6a1d98bc9e04)

## Output using 180nm CMOS technology:
![180nm pd ](https://github.com/user-attachments/assets/bbdaf8e5-ebaa-4df5-9f34-ae94ed795e4e)



