// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "08/22/2021 22:54:10"

// 
// Device: Altera 10M50DAF484I7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module audio1 (
	SYS_CLK,
	GPIO3,
	GPIO1,
	GPIO2,
	GPIO4,
	GPIO0,
	GPIO5,
	GPIO6,
	GPIO7,
	LEDR);
input 	SYS_CLK;
input 	GPIO3;
output 	GPIO1;
output 	GPIO2;
output 	GPIO4;
output 	GPIO0;
output 	GPIO5;
output 	GPIO6;
output 	GPIO7;
output 	[9:0] LEDR;

// Design Ports Information
// GPIO3	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO2	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO4	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO5	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO6	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO7	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_CLK	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \GPIO3~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \SYS_CLK~input_o ;
wire \PL0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \clk0|count[0]~32_combout ;
wire \clk0|LessThan0~10_combout ;
wire \clk0|count[0]~33 ;
wire \clk0|count[1]~34_combout ;
wire \clk0|count[1]~35 ;
wire \clk0|count[2]~36_combout ;
wire \clk0|count[2]~37 ;
wire \clk0|count[3]~38_combout ;
wire \clk0|count[3]~39 ;
wire \clk0|count[4]~40_combout ;
wire \clk0|count[4]~41 ;
wire \clk0|count[5]~42_combout ;
wire \clk0|count[5]~43 ;
wire \clk0|count[6]~44_combout ;
wire \clk0|count[6]~45 ;
wire \clk0|count[7]~46_combout ;
wire \clk0|count[7]~47 ;
wire \clk0|count[8]~48_combout ;
wire \clk0|count[8]~49 ;
wire \clk0|count[9]~50_combout ;
wire \clk0|count[9]~51 ;
wire \clk0|count[10]~52_combout ;
wire \clk0|count[10]~53 ;
wire \clk0|count[11]~54_combout ;
wire \clk0|count[11]~55 ;
wire \clk0|count[12]~56_combout ;
wire \clk0|count[12]~57 ;
wire \clk0|count[13]~58_combout ;
wire \clk0|count[13]~59 ;
wire \clk0|count[14]~60_combout ;
wire \clk0|count[14]~61 ;
wire \clk0|count[15]~62_combout ;
wire \clk0|count[15]~63 ;
wire \clk0|count[16]~64_combout ;
wire \clk0|count[16]~65 ;
wire \clk0|count[17]~66_combout ;
wire \clk0|count[17]~67 ;
wire \clk0|count[18]~68_combout ;
wire \clk0|count[18]~69 ;
wire \clk0|count[19]~70_combout ;
wire \clk0|count[19]~71 ;
wire \clk0|count[20]~72_combout ;
wire \clk0|count[20]~73 ;
wire \clk0|count[21]~74_combout ;
wire \clk0|count[21]~75 ;
wire \clk0|count[22]~76_combout ;
wire \clk0|count[22]~77 ;
wire \clk0|count[23]~78_combout ;
wire \clk0|count[23]~79 ;
wire \clk0|count[24]~80_combout ;
wire \clk0|count[24]~81 ;
wire \clk0|count[25]~82_combout ;
wire \clk0|count[25]~83 ;
wire \clk0|count[26]~84_combout ;
wire \clk0|count[26]~85 ;
wire \clk0|count[27]~86_combout ;
wire \clk0|count[27]~87 ;
wire \clk0|count[28]~88_combout ;
wire \clk0|count[28]~89 ;
wire \clk0|count[29]~90_combout ;
wire \clk0|LessThan0~7_combout ;
wire \clk0|count[29]~91 ;
wire \clk0|count[30]~92_combout ;
wire \clk0|count[30]~93 ;
wire \clk0|count[31]~94_combout ;
wire \clk0|LessThan0~8_combout ;
wire \clk0|LessThan0~6_combout ;
wire \clk0|LessThan0~2_combout ;
wire \clk0|LessThan0~1_combout ;
wire \clk0|LessThan0~0_combout ;
wire \clk0|LessThan0~3_combout ;
wire \clk0|LessThan0~4_combout ;
wire \clk0|LessThan0~5_combout ;
wire \clk0|LessThan0~9_combout ;
wire \clk0|LessThan1~0_combout ;
wire \clk0|div_clk~q ;
wire \clk0|div_clk~clkctrl_outclk ;
wire \clk1|count[0]~32_combout ;
wire \clk1|LessThan0~9_combout ;
wire \clk1|LessThan0~10_combout ;
wire \clk1|count[0]~33 ;
wire \clk1|count[1]~34_combout ;
wire \clk1|count[1]~35 ;
wire \clk1|count[2]~36_combout ;
wire \clk1|count[2]~37 ;
wire \clk1|count[3]~38_combout ;
wire \clk1|count[3]~39 ;
wire \clk1|count[4]~40_combout ;
wire \clk1|count[4]~41 ;
wire \clk1|count[5]~42_combout ;
wire \clk1|count[5]~43 ;
wire \clk1|count[6]~44_combout ;
wire \clk1|count[6]~45 ;
wire \clk1|count[7]~46_combout ;
wire \clk1|count[7]~47 ;
wire \clk1|count[8]~48_combout ;
wire \clk1|count[8]~49 ;
wire \clk1|count[9]~50_combout ;
wire \clk1|count[9]~51 ;
wire \clk1|count[10]~52_combout ;
wire \clk1|count[10]~53 ;
wire \clk1|count[11]~54_combout ;
wire \clk1|count[11]~55 ;
wire \clk1|count[12]~56_combout ;
wire \clk1|count[12]~57 ;
wire \clk1|count[13]~58_combout ;
wire \clk1|count[13]~59 ;
wire \clk1|count[14]~60_combout ;
wire \clk1|count[14]~61 ;
wire \clk1|count[15]~62_combout ;
wire \clk1|count[15]~63 ;
wire \clk1|count[16]~64_combout ;
wire \clk1|count[16]~65 ;
wire \clk1|count[17]~66_combout ;
wire \clk1|count[17]~67 ;
wire \clk1|count[18]~68_combout ;
wire \clk1|count[18]~69 ;
wire \clk1|count[19]~70_combout ;
wire \clk1|count[19]~71 ;
wire \clk1|count[20]~72_combout ;
wire \clk1|count[20]~73 ;
wire \clk1|count[21]~74_combout ;
wire \clk1|count[21]~75 ;
wire \clk1|count[22]~76_combout ;
wire \clk1|count[22]~77 ;
wire \clk1|count[23]~78_combout ;
wire \clk1|count[23]~79 ;
wire \clk1|count[24]~80_combout ;
wire \clk1|count[24]~81 ;
wire \clk1|count[25]~82_combout ;
wire \clk1|LessThan0~5_combout ;
wire \clk1|count[25]~83 ;
wire \clk1|count[26]~84_combout ;
wire \clk1|count[26]~85 ;
wire \clk1|count[27]~86_combout ;
wire \clk1|count[27]~87 ;
wire \clk1|count[28]~88_combout ;
wire \clk1|count[28]~89 ;
wire \clk1|count[29]~90_combout ;
wire \clk1|count[29]~91 ;
wire \clk1|count[30]~92_combout ;
wire \clk1|count[30]~93 ;
wire \clk1|count[31]~94_combout ;
wire \clk1|LessThan0~7_combout ;
wire \clk1|LessThan0~6_combout ;
wire \clk1|LessThan0~0_combout ;
wire \clk1|LessThan0~3_combout ;
wire \clk1|LessThan0~1_combout ;
wire \clk1|LessThan0~2_combout ;
wire \clk1|LessThan0~4_combout ;
wire \clk1|LessThan0~8_combout ;
wire \clk1|LessThan1~0_combout ;
wire \clk1|div_clk~q ;
wire \clk2|count[0]~32_combout ;
wire \clk2|LessThan0~1_combout ;
wire \clk2|LessThan0~6_combout ;
wire \clk2|LessThan0~7_combout ;
wire \clk2|LessThan0~0_combout ;
wire \clk2|LessThan0~2_combout ;
wire \clk2|LessThan0~3_combout ;
wire \clk2|LessThan0~4_combout ;
wire \clk2|LessThan0~5_combout ;
wire \clk2|LessThan0~8_combout ;
wire \clk2|count[0]~33 ;
wire \clk2|count[1]~34_combout ;
wire \clk2|count[1]~35 ;
wire \clk2|count[2]~36_combout ;
wire \clk2|count[2]~37 ;
wire \clk2|count[3]~38_combout ;
wire \clk2|count[3]~39 ;
wire \clk2|count[4]~40_combout ;
wire \clk2|count[4]~41 ;
wire \clk2|count[5]~42_combout ;
wire \clk2|count[5]~43 ;
wire \clk2|count[6]~44_combout ;
wire \clk2|count[6]~45 ;
wire \clk2|count[7]~46_combout ;
wire \clk2|count[7]~47 ;
wire \clk2|count[8]~48_combout ;
wire \clk2|count[8]~49 ;
wire \clk2|count[9]~50_combout ;
wire \clk2|count[9]~51 ;
wire \clk2|count[10]~52_combout ;
wire \clk2|count[10]~53 ;
wire \clk2|count[11]~54_combout ;
wire \clk2|count[11]~55 ;
wire \clk2|count[12]~56_combout ;
wire \clk2|count[12]~57 ;
wire \clk2|count[13]~58_combout ;
wire \clk2|count[13]~59 ;
wire \clk2|count[14]~60_combout ;
wire \clk2|count[14]~61 ;
wire \clk2|count[15]~62_combout ;
wire \clk2|count[15]~63 ;
wire \clk2|count[16]~64_combout ;
wire \clk2|count[16]~65 ;
wire \clk2|count[17]~66_combout ;
wire \clk2|count[17]~67 ;
wire \clk2|count[18]~68_combout ;
wire \clk2|count[18]~69 ;
wire \clk2|count[19]~70_combout ;
wire \clk2|count[19]~71 ;
wire \clk2|count[20]~72_combout ;
wire \clk2|count[20]~73 ;
wire \clk2|count[21]~74_combout ;
wire \clk2|count[21]~75 ;
wire \clk2|count[22]~76_combout ;
wire \clk2|count[22]~77 ;
wire \clk2|count[23]~78_combout ;
wire \clk2|count[23]~79 ;
wire \clk2|count[24]~80_combout ;
wire \clk2|count[24]~81 ;
wire \clk2|count[25]~82_combout ;
wire \clk2|count[25]~83 ;
wire \clk2|count[26]~84_combout ;
wire \clk2|LessThan1~0_combout ;
wire \clk2|count[26]~85 ;
wire \clk2|count[27]~86_combout ;
wire \clk2|count[27]~87 ;
wire \clk2|count[28]~88_combout ;
wire \clk2|count[28]~89 ;
wire \clk2|count[29]~90_combout ;
wire \clk2|count[29]~91 ;
wire \clk2|count[30]~92_combout ;
wire \clk2|LessThan1~1_combout ;
wire \clk2|count[30]~93 ;
wire \clk2|count[31]~94_combout ;
wire \clk2|LessThan1~2_combout ;
wire \clk2|LessThan1~6_combout ;
wire \clk2|LessThan1~3_combout ;
wire \clk2|LessThan1~4_combout ;
wire \clk2|LessThan1~5_combout ;
wire \clk2|LessThan1~7_combout ;
wire \clk2|div_clk~q ;
wire \PL0|altpll_component|auto_generated|wire_pll1_locked ;
wire [31:0] \clk1|count ;
wire [4:0] \PL0|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \clk2|count ;
wire [31:0] \clk0|count ;

wire [4:0] \PL0|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PL0|altpll_component|auto_generated|wire_pll1_clk [0] = \PL0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PL0|altpll_component|auto_generated|wire_pll1_clk [1] = \PL0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PL0|altpll_component|auto_generated|wire_pll1_clk [2] = \PL0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PL0|altpll_component|auto_generated|wire_pll1_clk [3] = \PL0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PL0|altpll_component|auto_generated|wire_pll1_clk [4] = \PL0|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO1~output (
	.i(\clk1|div_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO1),
	.obar());
// synopsys translate_off
defparam \GPIO1~output .bus_hold = "false";
defparam \GPIO1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO2~output (
	.i(\clk0|div_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO2),
	.obar());
// synopsys translate_off
defparam \GPIO2~output .bus_hold = "false";
defparam \GPIO2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO4),
	.obar());
// synopsys translate_off
defparam \GPIO4~output .bus_hold = "false";
defparam \GPIO4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO0~output (
	.i(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO0),
	.obar());
// synopsys translate_off
defparam \GPIO0~output .bus_hold = "false";
defparam \GPIO0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO5),
	.obar());
// synopsys translate_off
defparam \GPIO5~output .bus_hold = "false";
defparam \GPIO5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO6),
	.obar());
// synopsys translate_off
defparam \GPIO6~output .bus_hold = "false";
defparam \GPIO6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO7),
	.obar());
// synopsys translate_off
defparam \GPIO7~output .bus_hold = "false";
defparam \GPIO7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\clk2|div_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\PL0|altpll_component|auto_generated|wire_pll1_locked ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \SYS_CLK~input (
	.i(SYS_CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SYS_CLK~input_o ));
// synopsys translate_off
defparam \SYS_CLK~input .bus_hold = "false";
defparam \SYS_CLK~input .listen_to_nsleep_signal = "false";
defparam \SYS_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \PL0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\SYS_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\PL0|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PL0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PL0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PL0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PL0|altpll_component|auto_generated|pll1 .c0_high = 13;
defparam \PL0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PL0|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \PL0|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PL0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PL0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PL0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PL0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PL0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PL0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PL0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PL0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PL0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PL0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PL0|altpll_component|auto_generated|pll1 .clk0_divide_by = 175;
defparam \PL0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PL0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 79;
defparam \PL0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PL0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PL0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PL0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PL0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PL0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PL0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PL0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PL0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PL0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PL0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PL0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PL0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PL0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PL0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PL0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \PL0|altpll_component|auto_generated|pll1 .m = 79;
defparam \PL0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PL0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .n = 7;
defparam \PL0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PL0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PL0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PL0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PL0|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PL0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PL0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PL0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 221;
defparam \PL0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PL0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
fiftyfivenm_lcell_comb \clk0|count[0]~32 (
// Equation(s):
// \clk0|count[0]~32_combout  = \clk0|count [0] $ (VCC)
// \clk0|count[0]~33  = CARRY(\clk0|count [0])

	.dataa(gnd),
	.datab(\clk0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk0|count[0]~32_combout ),
	.cout(\clk0|count[0]~33 ));
// synopsys translate_off
defparam \clk0|count[0]~32 .lut_mask = 16'h33CC;
defparam \clk0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
fiftyfivenm_lcell_comb \clk0|LessThan0~10 (
// Equation(s):
// \clk0|LessThan0~10_combout  = ((\clk0|count [2] & (\clk0|count [0] & \clk0|count [1]))) # (!\clk0|LessThan0~9_combout )

	.dataa(\clk0|count [2]),
	.datab(\clk0|LessThan0~9_combout ),
	.datac(\clk0|count [0]),
	.datad(\clk0|count [1]),
	.cin(gnd),
	.combout(\clk0|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~10 .lut_mask = 16'hB333;
defparam \clk0|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \clk0|count[0] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[0] .is_wysiwyg = "true";
defparam \clk0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
fiftyfivenm_lcell_comb \clk0|count[1]~34 (
// Equation(s):
// \clk0|count[1]~34_combout  = (\clk0|count [1] & (!\clk0|count[0]~33 )) # (!\clk0|count [1] & ((\clk0|count[0]~33 ) # (GND)))
// \clk0|count[1]~35  = CARRY((!\clk0|count[0]~33 ) # (!\clk0|count [1]))

	.dataa(gnd),
	.datab(\clk0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[0]~33 ),
	.combout(\clk0|count[1]~34_combout ),
	.cout(\clk0|count[1]~35 ));
// synopsys translate_off
defparam \clk0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \clk0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N3
dffeas \clk0|count[1] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[1] .is_wysiwyg = "true";
defparam \clk0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
fiftyfivenm_lcell_comb \clk0|count[2]~36 (
// Equation(s):
// \clk0|count[2]~36_combout  = (\clk0|count [2] & (\clk0|count[1]~35  $ (GND))) # (!\clk0|count [2] & (!\clk0|count[1]~35  & VCC))
// \clk0|count[2]~37  = CARRY((\clk0|count [2] & !\clk0|count[1]~35 ))

	.dataa(gnd),
	.datab(\clk0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[1]~35 ),
	.combout(\clk0|count[2]~36_combout ),
	.cout(\clk0|count[2]~37 ));
// synopsys translate_off
defparam \clk0|count[2]~36 .lut_mask = 16'hC30C;
defparam \clk0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \clk0|count[2] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[2] .is_wysiwyg = "true";
defparam \clk0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
fiftyfivenm_lcell_comb \clk0|count[3]~38 (
// Equation(s):
// \clk0|count[3]~38_combout  = (\clk0|count [3] & (!\clk0|count[2]~37 )) # (!\clk0|count [3] & ((\clk0|count[2]~37 ) # (GND)))
// \clk0|count[3]~39  = CARRY((!\clk0|count[2]~37 ) # (!\clk0|count [3]))

	.dataa(\clk0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[2]~37 ),
	.combout(\clk0|count[3]~38_combout ),
	.cout(\clk0|count[3]~39 ));
// synopsys translate_off
defparam \clk0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \clk0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \clk0|count[3] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[3] .is_wysiwyg = "true";
defparam \clk0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
fiftyfivenm_lcell_comb \clk0|count[4]~40 (
// Equation(s):
// \clk0|count[4]~40_combout  = (\clk0|count [4] & (\clk0|count[3]~39  $ (GND))) # (!\clk0|count [4] & (!\clk0|count[3]~39  & VCC))
// \clk0|count[4]~41  = CARRY((\clk0|count [4] & !\clk0|count[3]~39 ))

	.dataa(gnd),
	.datab(\clk0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[3]~39 ),
	.combout(\clk0|count[4]~40_combout ),
	.cout(\clk0|count[4]~41 ));
// synopsys translate_off
defparam \clk0|count[4]~40 .lut_mask = 16'hC30C;
defparam \clk0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \clk0|count[4] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[4] .is_wysiwyg = "true";
defparam \clk0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
fiftyfivenm_lcell_comb \clk0|count[5]~42 (
// Equation(s):
// \clk0|count[5]~42_combout  = (\clk0|count [5] & (!\clk0|count[4]~41 )) # (!\clk0|count [5] & ((\clk0|count[4]~41 ) # (GND)))
// \clk0|count[5]~43  = CARRY((!\clk0|count[4]~41 ) # (!\clk0|count [5]))

	.dataa(\clk0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[4]~41 ),
	.combout(\clk0|count[5]~42_combout ),
	.cout(\clk0|count[5]~43 ));
// synopsys translate_off
defparam \clk0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \clk0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \clk0|count[5] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[5] .is_wysiwyg = "true";
defparam \clk0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
fiftyfivenm_lcell_comb \clk0|count[6]~44 (
// Equation(s):
// \clk0|count[6]~44_combout  = (\clk0|count [6] & (\clk0|count[5]~43  $ (GND))) # (!\clk0|count [6] & (!\clk0|count[5]~43  & VCC))
// \clk0|count[6]~45  = CARRY((\clk0|count [6] & !\clk0|count[5]~43 ))

	.dataa(\clk0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[5]~43 ),
	.combout(\clk0|count[6]~44_combout ),
	.cout(\clk0|count[6]~45 ));
// synopsys translate_off
defparam \clk0|count[6]~44 .lut_mask = 16'hA50A;
defparam \clk0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \clk0|count[6] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[6] .is_wysiwyg = "true";
defparam \clk0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
fiftyfivenm_lcell_comb \clk0|count[7]~46 (
// Equation(s):
// \clk0|count[7]~46_combout  = (\clk0|count [7] & (!\clk0|count[6]~45 )) # (!\clk0|count [7] & ((\clk0|count[6]~45 ) # (GND)))
// \clk0|count[7]~47  = CARRY((!\clk0|count[6]~45 ) # (!\clk0|count [7]))

	.dataa(gnd),
	.datab(\clk0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[6]~45 ),
	.combout(\clk0|count[7]~46_combout ),
	.cout(\clk0|count[7]~47 ));
// synopsys translate_off
defparam \clk0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \clk0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N15
dffeas \clk0|count[7] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[7] .is_wysiwyg = "true";
defparam \clk0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
fiftyfivenm_lcell_comb \clk0|count[8]~48 (
// Equation(s):
// \clk0|count[8]~48_combout  = (\clk0|count [8] & (\clk0|count[7]~47  $ (GND))) # (!\clk0|count [8] & (!\clk0|count[7]~47  & VCC))
// \clk0|count[8]~49  = CARRY((\clk0|count [8] & !\clk0|count[7]~47 ))

	.dataa(gnd),
	.datab(\clk0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[7]~47 ),
	.combout(\clk0|count[8]~48_combout ),
	.cout(\clk0|count[8]~49 ));
// synopsys translate_off
defparam \clk0|count[8]~48 .lut_mask = 16'hC30C;
defparam \clk0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \clk0|count[8] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[8] .is_wysiwyg = "true";
defparam \clk0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
fiftyfivenm_lcell_comb \clk0|count[9]~50 (
// Equation(s):
// \clk0|count[9]~50_combout  = (\clk0|count [9] & (!\clk0|count[8]~49 )) # (!\clk0|count [9] & ((\clk0|count[8]~49 ) # (GND)))
// \clk0|count[9]~51  = CARRY((!\clk0|count[8]~49 ) # (!\clk0|count [9]))

	.dataa(gnd),
	.datab(\clk0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[8]~49 ),
	.combout(\clk0|count[9]~50_combout ),
	.cout(\clk0|count[9]~51 ));
// synopsys translate_off
defparam \clk0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \clk0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \clk0|count[9] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[9] .is_wysiwyg = "true";
defparam \clk0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
fiftyfivenm_lcell_comb \clk0|count[10]~52 (
// Equation(s):
// \clk0|count[10]~52_combout  = (\clk0|count [10] & (\clk0|count[9]~51  $ (GND))) # (!\clk0|count [10] & (!\clk0|count[9]~51  & VCC))
// \clk0|count[10]~53  = CARRY((\clk0|count [10] & !\clk0|count[9]~51 ))

	.dataa(gnd),
	.datab(\clk0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[9]~51 ),
	.combout(\clk0|count[10]~52_combout ),
	.cout(\clk0|count[10]~53 ));
// synopsys translate_off
defparam \clk0|count[10]~52 .lut_mask = 16'hC30C;
defparam \clk0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \clk0|count[10] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[10] .is_wysiwyg = "true";
defparam \clk0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
fiftyfivenm_lcell_comb \clk0|count[11]~54 (
// Equation(s):
// \clk0|count[11]~54_combout  = (\clk0|count [11] & (!\clk0|count[10]~53 )) # (!\clk0|count [11] & ((\clk0|count[10]~53 ) # (GND)))
// \clk0|count[11]~55  = CARRY((!\clk0|count[10]~53 ) # (!\clk0|count [11]))

	.dataa(\clk0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[10]~53 ),
	.combout(\clk0|count[11]~54_combout ),
	.cout(\clk0|count[11]~55 ));
// synopsys translate_off
defparam \clk0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \clk0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \clk0|count[11] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[11] .is_wysiwyg = "true";
defparam \clk0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
fiftyfivenm_lcell_comb \clk0|count[12]~56 (
// Equation(s):
// \clk0|count[12]~56_combout  = (\clk0|count [12] & (\clk0|count[11]~55  $ (GND))) # (!\clk0|count [12] & (!\clk0|count[11]~55  & VCC))
// \clk0|count[12]~57  = CARRY((\clk0|count [12] & !\clk0|count[11]~55 ))

	.dataa(gnd),
	.datab(\clk0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[11]~55 ),
	.combout(\clk0|count[12]~56_combout ),
	.cout(\clk0|count[12]~57 ));
// synopsys translate_off
defparam \clk0|count[12]~56 .lut_mask = 16'hC30C;
defparam \clk0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \clk0|count[12] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[12] .is_wysiwyg = "true";
defparam \clk0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
fiftyfivenm_lcell_comb \clk0|count[13]~58 (
// Equation(s):
// \clk0|count[13]~58_combout  = (\clk0|count [13] & (!\clk0|count[12]~57 )) # (!\clk0|count [13] & ((\clk0|count[12]~57 ) # (GND)))
// \clk0|count[13]~59  = CARRY((!\clk0|count[12]~57 ) # (!\clk0|count [13]))

	.dataa(\clk0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[12]~57 ),
	.combout(\clk0|count[13]~58_combout ),
	.cout(\clk0|count[13]~59 ));
// synopsys translate_off
defparam \clk0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \clk0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \clk0|count[13] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[13] .is_wysiwyg = "true";
defparam \clk0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
fiftyfivenm_lcell_comb \clk0|count[14]~60 (
// Equation(s):
// \clk0|count[14]~60_combout  = (\clk0|count [14] & (\clk0|count[13]~59  $ (GND))) # (!\clk0|count [14] & (!\clk0|count[13]~59  & VCC))
// \clk0|count[14]~61  = CARRY((\clk0|count [14] & !\clk0|count[13]~59 ))

	.dataa(gnd),
	.datab(\clk0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[13]~59 ),
	.combout(\clk0|count[14]~60_combout ),
	.cout(\clk0|count[14]~61 ));
// synopsys translate_off
defparam \clk0|count[14]~60 .lut_mask = 16'hC30C;
defparam \clk0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \clk0|count[14] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[14] .is_wysiwyg = "true";
defparam \clk0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
fiftyfivenm_lcell_comb \clk0|count[15]~62 (
// Equation(s):
// \clk0|count[15]~62_combout  = (\clk0|count [15] & (!\clk0|count[14]~61 )) # (!\clk0|count [15] & ((\clk0|count[14]~61 ) # (GND)))
// \clk0|count[15]~63  = CARRY((!\clk0|count[14]~61 ) # (!\clk0|count [15]))

	.dataa(\clk0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[14]~61 ),
	.combout(\clk0|count[15]~62_combout ),
	.cout(\clk0|count[15]~63 ));
// synopsys translate_off
defparam \clk0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \clk0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \clk0|count[15] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[15] .is_wysiwyg = "true";
defparam \clk0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
fiftyfivenm_lcell_comb \clk0|count[16]~64 (
// Equation(s):
// \clk0|count[16]~64_combout  = (\clk0|count [16] & (\clk0|count[15]~63  $ (GND))) # (!\clk0|count [16] & (!\clk0|count[15]~63  & VCC))
// \clk0|count[16]~65  = CARRY((\clk0|count [16] & !\clk0|count[15]~63 ))

	.dataa(gnd),
	.datab(\clk0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[15]~63 ),
	.combout(\clk0|count[16]~64_combout ),
	.cout(\clk0|count[16]~65 ));
// synopsys translate_off
defparam \clk0|count[16]~64 .lut_mask = 16'hC30C;
defparam \clk0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \clk0|count[16] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[16] .is_wysiwyg = "true";
defparam \clk0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
fiftyfivenm_lcell_comb \clk0|count[17]~66 (
// Equation(s):
// \clk0|count[17]~66_combout  = (\clk0|count [17] & (!\clk0|count[16]~65 )) # (!\clk0|count [17] & ((\clk0|count[16]~65 ) # (GND)))
// \clk0|count[17]~67  = CARRY((!\clk0|count[16]~65 ) # (!\clk0|count [17]))

	.dataa(gnd),
	.datab(\clk0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[16]~65 ),
	.combout(\clk0|count[17]~66_combout ),
	.cout(\clk0|count[17]~67 ));
// synopsys translate_off
defparam \clk0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \clk0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \clk0|count[17] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[17] .is_wysiwyg = "true";
defparam \clk0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
fiftyfivenm_lcell_comb \clk0|count[18]~68 (
// Equation(s):
// \clk0|count[18]~68_combout  = (\clk0|count [18] & (\clk0|count[17]~67  $ (GND))) # (!\clk0|count [18] & (!\clk0|count[17]~67  & VCC))
// \clk0|count[18]~69  = CARRY((\clk0|count [18] & !\clk0|count[17]~67 ))

	.dataa(gnd),
	.datab(\clk0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[17]~67 ),
	.combout(\clk0|count[18]~68_combout ),
	.cout(\clk0|count[18]~69 ));
// synopsys translate_off
defparam \clk0|count[18]~68 .lut_mask = 16'hC30C;
defparam \clk0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \clk0|count[18] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[18] .is_wysiwyg = "true";
defparam \clk0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
fiftyfivenm_lcell_comb \clk0|count[19]~70 (
// Equation(s):
// \clk0|count[19]~70_combout  = (\clk0|count [19] & (!\clk0|count[18]~69 )) # (!\clk0|count [19] & ((\clk0|count[18]~69 ) # (GND)))
// \clk0|count[19]~71  = CARRY((!\clk0|count[18]~69 ) # (!\clk0|count [19]))

	.dataa(\clk0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[18]~69 ),
	.combout(\clk0|count[19]~70_combout ),
	.cout(\clk0|count[19]~71 ));
// synopsys translate_off
defparam \clk0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \clk0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \clk0|count[19] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[19] .is_wysiwyg = "true";
defparam \clk0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
fiftyfivenm_lcell_comb \clk0|count[20]~72 (
// Equation(s):
// \clk0|count[20]~72_combout  = (\clk0|count [20] & (\clk0|count[19]~71  $ (GND))) # (!\clk0|count [20] & (!\clk0|count[19]~71  & VCC))
// \clk0|count[20]~73  = CARRY((\clk0|count [20] & !\clk0|count[19]~71 ))

	.dataa(gnd),
	.datab(\clk0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[19]~71 ),
	.combout(\clk0|count[20]~72_combout ),
	.cout(\clk0|count[20]~73 ));
// synopsys translate_off
defparam \clk0|count[20]~72 .lut_mask = 16'hC30C;
defparam \clk0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N9
dffeas \clk0|count[20] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[20] .is_wysiwyg = "true";
defparam \clk0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
fiftyfivenm_lcell_comb \clk0|count[21]~74 (
// Equation(s):
// \clk0|count[21]~74_combout  = (\clk0|count [21] & (!\clk0|count[20]~73 )) # (!\clk0|count [21] & ((\clk0|count[20]~73 ) # (GND)))
// \clk0|count[21]~75  = CARRY((!\clk0|count[20]~73 ) # (!\clk0|count [21]))

	.dataa(\clk0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[20]~73 ),
	.combout(\clk0|count[21]~74_combout ),
	.cout(\clk0|count[21]~75 ));
// synopsys translate_off
defparam \clk0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \clk0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \clk0|count[21] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[21] .is_wysiwyg = "true";
defparam \clk0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
fiftyfivenm_lcell_comb \clk0|count[22]~76 (
// Equation(s):
// \clk0|count[22]~76_combout  = (\clk0|count [22] & (\clk0|count[21]~75  $ (GND))) # (!\clk0|count [22] & (!\clk0|count[21]~75  & VCC))
// \clk0|count[22]~77  = CARRY((\clk0|count [22] & !\clk0|count[21]~75 ))

	.dataa(\clk0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[21]~75 ),
	.combout(\clk0|count[22]~76_combout ),
	.cout(\clk0|count[22]~77 ));
// synopsys translate_off
defparam \clk0|count[22]~76 .lut_mask = 16'hA50A;
defparam \clk0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \clk0|count[22] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[22] .is_wysiwyg = "true";
defparam \clk0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
fiftyfivenm_lcell_comb \clk0|count[23]~78 (
// Equation(s):
// \clk0|count[23]~78_combout  = (\clk0|count [23] & (!\clk0|count[22]~77 )) # (!\clk0|count [23] & ((\clk0|count[22]~77 ) # (GND)))
// \clk0|count[23]~79  = CARRY((!\clk0|count[22]~77 ) # (!\clk0|count [23]))

	.dataa(gnd),
	.datab(\clk0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[22]~77 ),
	.combout(\clk0|count[23]~78_combout ),
	.cout(\clk0|count[23]~79 ));
// synopsys translate_off
defparam \clk0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \clk0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas \clk0|count[23] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[23] .is_wysiwyg = "true";
defparam \clk0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
fiftyfivenm_lcell_comb \clk0|count[24]~80 (
// Equation(s):
// \clk0|count[24]~80_combout  = (\clk0|count [24] & (\clk0|count[23]~79  $ (GND))) # (!\clk0|count [24] & (!\clk0|count[23]~79  & VCC))
// \clk0|count[24]~81  = CARRY((\clk0|count [24] & !\clk0|count[23]~79 ))

	.dataa(gnd),
	.datab(\clk0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[23]~79 ),
	.combout(\clk0|count[24]~80_combout ),
	.cout(\clk0|count[24]~81 ));
// synopsys translate_off
defparam \clk0|count[24]~80 .lut_mask = 16'hC30C;
defparam \clk0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \clk0|count[24] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[24] .is_wysiwyg = "true";
defparam \clk0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
fiftyfivenm_lcell_comb \clk0|count[25]~82 (
// Equation(s):
// \clk0|count[25]~82_combout  = (\clk0|count [25] & (!\clk0|count[24]~81 )) # (!\clk0|count [25] & ((\clk0|count[24]~81 ) # (GND)))
// \clk0|count[25]~83  = CARRY((!\clk0|count[24]~81 ) # (!\clk0|count [25]))

	.dataa(gnd),
	.datab(\clk0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[24]~81 ),
	.combout(\clk0|count[25]~82_combout ),
	.cout(\clk0|count[25]~83 ));
// synopsys translate_off
defparam \clk0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \clk0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \clk0|count[25] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[25] .is_wysiwyg = "true";
defparam \clk0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
fiftyfivenm_lcell_comb \clk0|count[26]~84 (
// Equation(s):
// \clk0|count[26]~84_combout  = (\clk0|count [26] & (\clk0|count[25]~83  $ (GND))) # (!\clk0|count [26] & (!\clk0|count[25]~83  & VCC))
// \clk0|count[26]~85  = CARRY((\clk0|count [26] & !\clk0|count[25]~83 ))

	.dataa(gnd),
	.datab(\clk0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[25]~83 ),
	.combout(\clk0|count[26]~84_combout ),
	.cout(\clk0|count[26]~85 ));
// synopsys translate_off
defparam \clk0|count[26]~84 .lut_mask = 16'hC30C;
defparam \clk0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \clk0|count[26] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[26] .is_wysiwyg = "true";
defparam \clk0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
fiftyfivenm_lcell_comb \clk0|count[27]~86 (
// Equation(s):
// \clk0|count[27]~86_combout  = (\clk0|count [27] & (!\clk0|count[26]~85 )) # (!\clk0|count [27] & ((\clk0|count[26]~85 ) # (GND)))
// \clk0|count[27]~87  = CARRY((!\clk0|count[26]~85 ) # (!\clk0|count [27]))

	.dataa(\clk0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[26]~85 ),
	.combout(\clk0|count[27]~86_combout ),
	.cout(\clk0|count[27]~87 ));
// synopsys translate_off
defparam \clk0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \clk0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \clk0|count[27] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[27] .is_wysiwyg = "true";
defparam \clk0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
fiftyfivenm_lcell_comb \clk0|count[28]~88 (
// Equation(s):
// \clk0|count[28]~88_combout  = (\clk0|count [28] & (\clk0|count[27]~87  $ (GND))) # (!\clk0|count [28] & (!\clk0|count[27]~87  & VCC))
// \clk0|count[28]~89  = CARRY((\clk0|count [28] & !\clk0|count[27]~87 ))

	.dataa(gnd),
	.datab(\clk0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[27]~87 ),
	.combout(\clk0|count[28]~88_combout ),
	.cout(\clk0|count[28]~89 ));
// synopsys translate_off
defparam \clk0|count[28]~88 .lut_mask = 16'hC30C;
defparam \clk0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \clk0|count[28] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[28] .is_wysiwyg = "true";
defparam \clk0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
fiftyfivenm_lcell_comb \clk0|count[29]~90 (
// Equation(s):
// \clk0|count[29]~90_combout  = (\clk0|count [29] & (!\clk0|count[28]~89 )) # (!\clk0|count [29] & ((\clk0|count[28]~89 ) # (GND)))
// \clk0|count[29]~91  = CARRY((!\clk0|count[28]~89 ) # (!\clk0|count [29]))

	.dataa(\clk0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[28]~89 ),
	.combout(\clk0|count[29]~90_combout ),
	.cout(\clk0|count[29]~91 ));
// synopsys translate_off
defparam \clk0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \clk0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \clk0|count[29] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[29] .is_wysiwyg = "true";
defparam \clk0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
fiftyfivenm_lcell_comb \clk0|LessThan0~7 (
// Equation(s):
// \clk0|LessThan0~7_combout  = (!\clk0|count [28] & !\clk0|count [27])

	.dataa(gnd),
	.datab(\clk0|count [28]),
	.datac(gnd),
	.datad(\clk0|count [27]),
	.cin(gnd),
	.combout(\clk0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~7 .lut_mask = 16'h0033;
defparam \clk0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
fiftyfivenm_lcell_comb \clk0|count[30]~92 (
// Equation(s):
// \clk0|count[30]~92_combout  = (\clk0|count [30] & (\clk0|count[29]~91  $ (GND))) # (!\clk0|count [30] & (!\clk0|count[29]~91  & VCC))
// \clk0|count[30]~93  = CARRY((\clk0|count [30] & !\clk0|count[29]~91 ))

	.dataa(gnd),
	.datab(\clk0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk0|count[29]~91 ),
	.combout(\clk0|count[30]~92_combout ),
	.cout(\clk0|count[30]~93 ));
// synopsys translate_off
defparam \clk0|count[30]~92 .lut_mask = 16'hC30C;
defparam \clk0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \clk0|count[30] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[30] .is_wysiwyg = "true";
defparam \clk0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
fiftyfivenm_lcell_comb \clk0|count[31]~94 (
// Equation(s):
// \clk0|count[31]~94_combout  = \clk0|count [31] $ (\clk0|count[30]~93 )

	.dataa(\clk0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk0|count[30]~93 ),
	.combout(\clk0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \clk0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \clk0|count[31] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk0|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|count[31] .is_wysiwyg = "true";
defparam \clk0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
fiftyfivenm_lcell_comb \clk0|LessThan0~8 (
// Equation(s):
// \clk0|LessThan0~8_combout  = (!\clk0|count [29] & (\clk0|LessThan0~7_combout  & (!\clk0|count [31] & !\clk0|count [30])))

	.dataa(\clk0|count [29]),
	.datab(\clk0|LessThan0~7_combout ),
	.datac(\clk0|count [31]),
	.datad(\clk0|count [30]),
	.cin(gnd),
	.combout(\clk0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~8 .lut_mask = 16'h0004;
defparam \clk0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
fiftyfivenm_lcell_comb \clk0|LessThan0~6 (
// Equation(s):
// \clk0|LessThan0~6_combout  = (!\clk0|count [26] & (!\clk0|count [25] & (!\clk0|count [23] & !\clk0|count [24])))

	.dataa(\clk0|count [26]),
	.datab(\clk0|count [25]),
	.datac(\clk0|count [23]),
	.datad(\clk0|count [24]),
	.cin(gnd),
	.combout(\clk0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~6 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
fiftyfivenm_lcell_comb \clk0|LessThan0~2 (
// Equation(s):
// \clk0|LessThan0~2_combout  = (!\clk0|count [12] & (!\clk0|count [14] & (!\clk0|count [13] & !\clk0|count [11])))

	.dataa(\clk0|count [12]),
	.datab(\clk0|count [14]),
	.datac(\clk0|count [13]),
	.datad(\clk0|count [11]),
	.cin(gnd),
	.combout(\clk0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~2 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
fiftyfivenm_lcell_comb \clk0|LessThan0~1 (
// Equation(s):
// \clk0|LessThan0~1_combout  = (!\clk0|count [7] & (!\clk0|count [9] & (!\clk0|count [8] & !\clk0|count [10])))

	.dataa(\clk0|count [7]),
	.datab(\clk0|count [9]),
	.datac(\clk0|count [8]),
	.datad(\clk0|count [10]),
	.cin(gnd),
	.combout(\clk0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~1 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
fiftyfivenm_lcell_comb \clk0|LessThan0~0 (
// Equation(s):
// \clk0|LessThan0~0_combout  = (!\clk0|count [4] & (!\clk0|count [5] & (!\clk0|count [3] & !\clk0|count [6])))

	.dataa(\clk0|count [4]),
	.datab(\clk0|count [5]),
	.datac(\clk0|count [3]),
	.datad(\clk0|count [6]),
	.cin(gnd),
	.combout(\clk0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~0 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
fiftyfivenm_lcell_comb \clk0|LessThan0~3 (
// Equation(s):
// \clk0|LessThan0~3_combout  = (!\clk0|count [17] & (!\clk0|count [18] & (!\clk0|count [16] & !\clk0|count [15])))

	.dataa(\clk0|count [17]),
	.datab(\clk0|count [18]),
	.datac(\clk0|count [16]),
	.datad(\clk0|count [15]),
	.cin(gnd),
	.combout(\clk0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~3 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
fiftyfivenm_lcell_comb \clk0|LessThan0~4 (
// Equation(s):
// \clk0|LessThan0~4_combout  = (\clk0|LessThan0~2_combout  & (\clk0|LessThan0~1_combout  & (\clk0|LessThan0~0_combout  & \clk0|LessThan0~3_combout )))

	.dataa(\clk0|LessThan0~2_combout ),
	.datab(\clk0|LessThan0~1_combout ),
	.datac(\clk0|LessThan0~0_combout ),
	.datad(\clk0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\clk0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~4 .lut_mask = 16'h8000;
defparam \clk0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
fiftyfivenm_lcell_comb \clk0|LessThan0~5 (
// Equation(s):
// \clk0|LessThan0~5_combout  = (!\clk0|count [22] & (!\clk0|count [21] & (!\clk0|count [20] & !\clk0|count [19])))

	.dataa(\clk0|count [22]),
	.datab(\clk0|count [21]),
	.datac(\clk0|count [20]),
	.datad(\clk0|count [19]),
	.cin(gnd),
	.combout(\clk0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~5 .lut_mask = 16'h0001;
defparam \clk0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
fiftyfivenm_lcell_comb \clk0|LessThan0~9 (
// Equation(s):
// \clk0|LessThan0~9_combout  = (\clk0|LessThan0~8_combout  & (\clk0|LessThan0~6_combout  & (\clk0|LessThan0~4_combout  & \clk0|LessThan0~5_combout )))

	.dataa(\clk0|LessThan0~8_combout ),
	.datab(\clk0|LessThan0~6_combout ),
	.datac(\clk0|LessThan0~4_combout ),
	.datad(\clk0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\clk0|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan0~9 .lut_mask = 16'h8000;
defparam \clk0|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
fiftyfivenm_lcell_comb \clk0|LessThan1~0 (
// Equation(s):
// \clk0|LessThan1~0_combout  = (\clk0|LessThan0~9_combout  & !\clk0|count [2])

	.dataa(gnd),
	.datab(\clk0|LessThan0~9_combout ),
	.datac(gnd),
	.datad(\clk0|count [2]),
	.cin(gnd),
	.combout(\clk0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk0|LessThan1~0 .lut_mask = 16'h00CC;
defparam \clk0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y1_N3
dffeas \clk0|div_clk (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clk0|LessThan1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk0|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk0|div_clk .is_wysiwyg = "true";
defparam \clk0|div_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
fiftyfivenm_clkctrl \clk0|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk0|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk0|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk0|div_clk~clkctrl .clock_type = "global clock";
defparam \clk0|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
fiftyfivenm_lcell_comb \clk1|count[0]~32 (
// Equation(s):
// \clk1|count[0]~32_combout  = \clk1|count [0] $ (VCC)
// \clk1|count[0]~33  = CARRY(\clk1|count [0])

	.dataa(gnd),
	.datab(\clk1|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk1|count[0]~32_combout ),
	.cout(\clk1|count[0]~33 ));
// synopsys translate_off
defparam \clk1|count[0]~32 .lut_mask = 16'h33CC;
defparam \clk1|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
fiftyfivenm_lcell_comb \clk1|LessThan0~9 (
// Equation(s):
// \clk1|LessThan0~9_combout  = (((!\clk1|count [0]) # (!\clk1|count [1])) # (!\clk1|count [5])) # (!\clk1|count [2])

	.dataa(\clk1|count [2]),
	.datab(\clk1|count [5]),
	.datac(\clk1|count [1]),
	.datad(\clk1|count [0]),
	.cin(gnd),
	.combout(\clk1|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~9 .lut_mask = 16'h7FFF;
defparam \clk1|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
fiftyfivenm_lcell_comb \clk1|LessThan0~10 (
// Equation(s):
// \clk1|LessThan0~10_combout  = ((\clk1|count [3] & (\clk1|count [4] & !\clk1|LessThan0~9_combout ))) # (!\clk1|LessThan0~8_combout )

	.dataa(\clk1|count [3]),
	.datab(\clk1|count [4]),
	.datac(\clk1|LessThan0~9_combout ),
	.datad(\clk1|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\clk1|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~10 .lut_mask = 16'h08FF;
defparam \clk1|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \clk1|count[0] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[0] .is_wysiwyg = "true";
defparam \clk1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
fiftyfivenm_lcell_comb \clk1|count[1]~34 (
// Equation(s):
// \clk1|count[1]~34_combout  = (\clk1|count [1] & (!\clk1|count[0]~33 )) # (!\clk1|count [1] & ((\clk1|count[0]~33 ) # (GND)))
// \clk1|count[1]~35  = CARRY((!\clk1|count[0]~33 ) # (!\clk1|count [1]))

	.dataa(gnd),
	.datab(\clk1|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[0]~33 ),
	.combout(\clk1|count[1]~34_combout ),
	.cout(\clk1|count[1]~35 ));
// synopsys translate_off
defparam \clk1|count[1]~34 .lut_mask = 16'h3C3F;
defparam \clk1|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \clk1|count[1] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[1] .is_wysiwyg = "true";
defparam \clk1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
fiftyfivenm_lcell_comb \clk1|count[2]~36 (
// Equation(s):
// \clk1|count[2]~36_combout  = (\clk1|count [2] & (\clk1|count[1]~35  $ (GND))) # (!\clk1|count [2] & (!\clk1|count[1]~35  & VCC))
// \clk1|count[2]~37  = CARRY((\clk1|count [2] & !\clk1|count[1]~35 ))

	.dataa(gnd),
	.datab(\clk1|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[1]~35 ),
	.combout(\clk1|count[2]~36_combout ),
	.cout(\clk1|count[2]~37 ));
// synopsys translate_off
defparam \clk1|count[2]~36 .lut_mask = 16'hC30C;
defparam \clk1|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \clk1|count[2] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[2] .is_wysiwyg = "true";
defparam \clk1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
fiftyfivenm_lcell_comb \clk1|count[3]~38 (
// Equation(s):
// \clk1|count[3]~38_combout  = (\clk1|count [3] & (!\clk1|count[2]~37 )) # (!\clk1|count [3] & ((\clk1|count[2]~37 ) # (GND)))
// \clk1|count[3]~39  = CARRY((!\clk1|count[2]~37 ) # (!\clk1|count [3]))

	.dataa(\clk1|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[2]~37 ),
	.combout(\clk1|count[3]~38_combout ),
	.cout(\clk1|count[3]~39 ));
// synopsys translate_off
defparam \clk1|count[3]~38 .lut_mask = 16'h5A5F;
defparam \clk1|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \clk1|count[3] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[3] .is_wysiwyg = "true";
defparam \clk1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
fiftyfivenm_lcell_comb \clk1|count[4]~40 (
// Equation(s):
// \clk1|count[4]~40_combout  = (\clk1|count [4] & (\clk1|count[3]~39  $ (GND))) # (!\clk1|count [4] & (!\clk1|count[3]~39  & VCC))
// \clk1|count[4]~41  = CARRY((\clk1|count [4] & !\clk1|count[3]~39 ))

	.dataa(gnd),
	.datab(\clk1|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[3]~39 ),
	.combout(\clk1|count[4]~40_combout ),
	.cout(\clk1|count[4]~41 ));
// synopsys translate_off
defparam \clk1|count[4]~40 .lut_mask = 16'hC30C;
defparam \clk1|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \clk1|count[4] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[4] .is_wysiwyg = "true";
defparam \clk1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
fiftyfivenm_lcell_comb \clk1|count[5]~42 (
// Equation(s):
// \clk1|count[5]~42_combout  = (\clk1|count [5] & (!\clk1|count[4]~41 )) # (!\clk1|count [5] & ((\clk1|count[4]~41 ) # (GND)))
// \clk1|count[5]~43  = CARRY((!\clk1|count[4]~41 ) # (!\clk1|count [5]))

	.dataa(\clk1|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[4]~41 ),
	.combout(\clk1|count[5]~42_combout ),
	.cout(\clk1|count[5]~43 ));
// synopsys translate_off
defparam \clk1|count[5]~42 .lut_mask = 16'h5A5F;
defparam \clk1|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \clk1|count[5] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[5] .is_wysiwyg = "true";
defparam \clk1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
fiftyfivenm_lcell_comb \clk1|count[6]~44 (
// Equation(s):
// \clk1|count[6]~44_combout  = (\clk1|count [6] & (\clk1|count[5]~43  $ (GND))) # (!\clk1|count [6] & (!\clk1|count[5]~43  & VCC))
// \clk1|count[6]~45  = CARRY((\clk1|count [6] & !\clk1|count[5]~43 ))

	.dataa(\clk1|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[5]~43 ),
	.combout(\clk1|count[6]~44_combout ),
	.cout(\clk1|count[6]~45 ));
// synopsys translate_off
defparam \clk1|count[6]~44 .lut_mask = 16'hA50A;
defparam \clk1|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \clk1|count[6] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[6] .is_wysiwyg = "true";
defparam \clk1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
fiftyfivenm_lcell_comb \clk1|count[7]~46 (
// Equation(s):
// \clk1|count[7]~46_combout  = (\clk1|count [7] & (!\clk1|count[6]~45 )) # (!\clk1|count [7] & ((\clk1|count[6]~45 ) # (GND)))
// \clk1|count[7]~47  = CARRY((!\clk1|count[6]~45 ) # (!\clk1|count [7]))

	.dataa(gnd),
	.datab(\clk1|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[6]~45 ),
	.combout(\clk1|count[7]~46_combout ),
	.cout(\clk1|count[7]~47 ));
// synopsys translate_off
defparam \clk1|count[7]~46 .lut_mask = 16'h3C3F;
defparam \clk1|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \clk1|count[7] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[7] .is_wysiwyg = "true";
defparam \clk1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
fiftyfivenm_lcell_comb \clk1|count[8]~48 (
// Equation(s):
// \clk1|count[8]~48_combout  = (\clk1|count [8] & (\clk1|count[7]~47  $ (GND))) # (!\clk1|count [8] & (!\clk1|count[7]~47  & VCC))
// \clk1|count[8]~49  = CARRY((\clk1|count [8] & !\clk1|count[7]~47 ))

	.dataa(gnd),
	.datab(\clk1|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[7]~47 ),
	.combout(\clk1|count[8]~48_combout ),
	.cout(\clk1|count[8]~49 ));
// synopsys translate_off
defparam \clk1|count[8]~48 .lut_mask = 16'hC30C;
defparam \clk1|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \clk1|count[8] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[8] .is_wysiwyg = "true";
defparam \clk1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
fiftyfivenm_lcell_comb \clk1|count[9]~50 (
// Equation(s):
// \clk1|count[9]~50_combout  = (\clk1|count [9] & (!\clk1|count[8]~49 )) # (!\clk1|count [9] & ((\clk1|count[8]~49 ) # (GND)))
// \clk1|count[9]~51  = CARRY((!\clk1|count[8]~49 ) # (!\clk1|count [9]))

	.dataa(gnd),
	.datab(\clk1|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[8]~49 ),
	.combout(\clk1|count[9]~50_combout ),
	.cout(\clk1|count[9]~51 ));
// synopsys translate_off
defparam \clk1|count[9]~50 .lut_mask = 16'h3C3F;
defparam \clk1|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \clk1|count[9] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[9] .is_wysiwyg = "true";
defparam \clk1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
fiftyfivenm_lcell_comb \clk1|count[10]~52 (
// Equation(s):
// \clk1|count[10]~52_combout  = (\clk1|count [10] & (\clk1|count[9]~51  $ (GND))) # (!\clk1|count [10] & (!\clk1|count[9]~51  & VCC))
// \clk1|count[10]~53  = CARRY((\clk1|count [10] & !\clk1|count[9]~51 ))

	.dataa(gnd),
	.datab(\clk1|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[9]~51 ),
	.combout(\clk1|count[10]~52_combout ),
	.cout(\clk1|count[10]~53 ));
// synopsys translate_off
defparam \clk1|count[10]~52 .lut_mask = 16'hC30C;
defparam \clk1|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \clk1|count[10] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[10] .is_wysiwyg = "true";
defparam \clk1|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
fiftyfivenm_lcell_comb \clk1|count[11]~54 (
// Equation(s):
// \clk1|count[11]~54_combout  = (\clk1|count [11] & (!\clk1|count[10]~53 )) # (!\clk1|count [11] & ((\clk1|count[10]~53 ) # (GND)))
// \clk1|count[11]~55  = CARRY((!\clk1|count[10]~53 ) # (!\clk1|count [11]))

	.dataa(\clk1|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[10]~53 ),
	.combout(\clk1|count[11]~54_combout ),
	.cout(\clk1|count[11]~55 ));
// synopsys translate_off
defparam \clk1|count[11]~54 .lut_mask = 16'h5A5F;
defparam \clk1|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \clk1|count[11] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[11] .is_wysiwyg = "true";
defparam \clk1|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
fiftyfivenm_lcell_comb \clk1|count[12]~56 (
// Equation(s):
// \clk1|count[12]~56_combout  = (\clk1|count [12] & (\clk1|count[11]~55  $ (GND))) # (!\clk1|count [12] & (!\clk1|count[11]~55  & VCC))
// \clk1|count[12]~57  = CARRY((\clk1|count [12] & !\clk1|count[11]~55 ))

	.dataa(gnd),
	.datab(\clk1|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[11]~55 ),
	.combout(\clk1|count[12]~56_combout ),
	.cout(\clk1|count[12]~57 ));
// synopsys translate_off
defparam \clk1|count[12]~56 .lut_mask = 16'hC30C;
defparam \clk1|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \clk1|count[12] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[12] .is_wysiwyg = "true";
defparam \clk1|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
fiftyfivenm_lcell_comb \clk1|count[13]~58 (
// Equation(s):
// \clk1|count[13]~58_combout  = (\clk1|count [13] & (!\clk1|count[12]~57 )) # (!\clk1|count [13] & ((\clk1|count[12]~57 ) # (GND)))
// \clk1|count[13]~59  = CARRY((!\clk1|count[12]~57 ) # (!\clk1|count [13]))

	.dataa(\clk1|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[12]~57 ),
	.combout(\clk1|count[13]~58_combout ),
	.cout(\clk1|count[13]~59 ));
// synopsys translate_off
defparam \clk1|count[13]~58 .lut_mask = 16'h5A5F;
defparam \clk1|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \clk1|count[13] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[13] .is_wysiwyg = "true";
defparam \clk1|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
fiftyfivenm_lcell_comb \clk1|count[14]~60 (
// Equation(s):
// \clk1|count[14]~60_combout  = (\clk1|count [14] & (\clk1|count[13]~59  $ (GND))) # (!\clk1|count [14] & (!\clk1|count[13]~59  & VCC))
// \clk1|count[14]~61  = CARRY((\clk1|count [14] & !\clk1|count[13]~59 ))

	.dataa(gnd),
	.datab(\clk1|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[13]~59 ),
	.combout(\clk1|count[14]~60_combout ),
	.cout(\clk1|count[14]~61 ));
// synopsys translate_off
defparam \clk1|count[14]~60 .lut_mask = 16'hC30C;
defparam \clk1|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \clk1|count[14] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clk1|count[14]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[14] .is_wysiwyg = "true";
defparam \clk1|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
fiftyfivenm_lcell_comb \clk1|count[15]~62 (
// Equation(s):
// \clk1|count[15]~62_combout  = (\clk1|count [15] & (!\clk1|count[14]~61 )) # (!\clk1|count [15] & ((\clk1|count[14]~61 ) # (GND)))
// \clk1|count[15]~63  = CARRY((!\clk1|count[14]~61 ) # (!\clk1|count [15]))

	.dataa(gnd),
	.datab(\clk1|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[14]~61 ),
	.combout(\clk1|count[15]~62_combout ),
	.cout(\clk1|count[15]~63 ));
// synopsys translate_off
defparam \clk1|count[15]~62 .lut_mask = 16'h3C3F;
defparam \clk1|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \clk1|count[15] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clk1|count[15]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[15] .is_wysiwyg = "true";
defparam \clk1|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
fiftyfivenm_lcell_comb \clk1|count[16]~64 (
// Equation(s):
// \clk1|count[16]~64_combout  = (\clk1|count [16] & (\clk1|count[15]~63  $ (GND))) # (!\clk1|count [16] & (!\clk1|count[15]~63  & VCC))
// \clk1|count[16]~65  = CARRY((\clk1|count [16] & !\clk1|count[15]~63 ))

	.dataa(gnd),
	.datab(\clk1|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[15]~63 ),
	.combout(\clk1|count[16]~64_combout ),
	.cout(\clk1|count[16]~65 ));
// synopsys translate_off
defparam \clk1|count[16]~64 .lut_mask = 16'hC30C;
defparam \clk1|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \clk1|count[16] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[16] .is_wysiwyg = "true";
defparam \clk1|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
fiftyfivenm_lcell_comb \clk1|count[17]~66 (
// Equation(s):
// \clk1|count[17]~66_combout  = (\clk1|count [17] & (!\clk1|count[16]~65 )) # (!\clk1|count [17] & ((\clk1|count[16]~65 ) # (GND)))
// \clk1|count[17]~67  = CARRY((!\clk1|count[16]~65 ) # (!\clk1|count [17]))

	.dataa(gnd),
	.datab(\clk1|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[16]~65 ),
	.combout(\clk1|count[17]~66_combout ),
	.cout(\clk1|count[17]~67 ));
// synopsys translate_off
defparam \clk1|count[17]~66 .lut_mask = 16'h3C3F;
defparam \clk1|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N3
dffeas \clk1|count[17] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[17] .is_wysiwyg = "true";
defparam \clk1|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
fiftyfivenm_lcell_comb \clk1|count[18]~68 (
// Equation(s):
// \clk1|count[18]~68_combout  = (\clk1|count [18] & (\clk1|count[17]~67  $ (GND))) # (!\clk1|count [18] & (!\clk1|count[17]~67  & VCC))
// \clk1|count[18]~69  = CARRY((\clk1|count [18] & !\clk1|count[17]~67 ))

	.dataa(gnd),
	.datab(\clk1|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[17]~67 ),
	.combout(\clk1|count[18]~68_combout ),
	.cout(\clk1|count[18]~69 ));
// synopsys translate_off
defparam \clk1|count[18]~68 .lut_mask = 16'hC30C;
defparam \clk1|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \clk1|count[18] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[18] .is_wysiwyg = "true";
defparam \clk1|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
fiftyfivenm_lcell_comb \clk1|count[19]~70 (
// Equation(s):
// \clk1|count[19]~70_combout  = (\clk1|count [19] & (!\clk1|count[18]~69 )) # (!\clk1|count [19] & ((\clk1|count[18]~69 ) # (GND)))
// \clk1|count[19]~71  = CARRY((!\clk1|count[18]~69 ) # (!\clk1|count [19]))

	.dataa(\clk1|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[18]~69 ),
	.combout(\clk1|count[19]~70_combout ),
	.cout(\clk1|count[19]~71 ));
// synopsys translate_off
defparam \clk1|count[19]~70 .lut_mask = 16'h5A5F;
defparam \clk1|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \clk1|count[19] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[19] .is_wysiwyg = "true";
defparam \clk1|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
fiftyfivenm_lcell_comb \clk1|count[20]~72 (
// Equation(s):
// \clk1|count[20]~72_combout  = (\clk1|count [20] & (\clk1|count[19]~71  $ (GND))) # (!\clk1|count [20] & (!\clk1|count[19]~71  & VCC))
// \clk1|count[20]~73  = CARRY((\clk1|count [20] & !\clk1|count[19]~71 ))

	.dataa(gnd),
	.datab(\clk1|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[19]~71 ),
	.combout(\clk1|count[20]~72_combout ),
	.cout(\clk1|count[20]~73 ));
// synopsys translate_off
defparam \clk1|count[20]~72 .lut_mask = 16'hC30C;
defparam \clk1|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \clk1|count[20] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[20] .is_wysiwyg = "true";
defparam \clk1|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
fiftyfivenm_lcell_comb \clk1|count[21]~74 (
// Equation(s):
// \clk1|count[21]~74_combout  = (\clk1|count [21] & (!\clk1|count[20]~73 )) # (!\clk1|count [21] & ((\clk1|count[20]~73 ) # (GND)))
// \clk1|count[21]~75  = CARRY((!\clk1|count[20]~73 ) # (!\clk1|count [21]))

	.dataa(\clk1|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[20]~73 ),
	.combout(\clk1|count[21]~74_combout ),
	.cout(\clk1|count[21]~75 ));
// synopsys translate_off
defparam \clk1|count[21]~74 .lut_mask = 16'h5A5F;
defparam \clk1|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \clk1|count[21] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[21] .is_wysiwyg = "true";
defparam \clk1|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
fiftyfivenm_lcell_comb \clk1|count[22]~76 (
// Equation(s):
// \clk1|count[22]~76_combout  = (\clk1|count [22] & (\clk1|count[21]~75  $ (GND))) # (!\clk1|count [22] & (!\clk1|count[21]~75  & VCC))
// \clk1|count[22]~77  = CARRY((\clk1|count [22] & !\clk1|count[21]~75 ))

	.dataa(\clk1|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[21]~75 ),
	.combout(\clk1|count[22]~76_combout ),
	.cout(\clk1|count[22]~77 ));
// synopsys translate_off
defparam \clk1|count[22]~76 .lut_mask = 16'hA50A;
defparam \clk1|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \clk1|count[22] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[22] .is_wysiwyg = "true";
defparam \clk1|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
fiftyfivenm_lcell_comb \clk1|count[23]~78 (
// Equation(s):
// \clk1|count[23]~78_combout  = (\clk1|count [23] & (!\clk1|count[22]~77 )) # (!\clk1|count [23] & ((\clk1|count[22]~77 ) # (GND)))
// \clk1|count[23]~79  = CARRY((!\clk1|count[22]~77 ) # (!\clk1|count [23]))

	.dataa(gnd),
	.datab(\clk1|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[22]~77 ),
	.combout(\clk1|count[23]~78_combout ),
	.cout(\clk1|count[23]~79 ));
// synopsys translate_off
defparam \clk1|count[23]~78 .lut_mask = 16'h3C3F;
defparam \clk1|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N15
dffeas \clk1|count[23] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[23] .is_wysiwyg = "true";
defparam \clk1|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
fiftyfivenm_lcell_comb \clk1|count[24]~80 (
// Equation(s):
// \clk1|count[24]~80_combout  = (\clk1|count [24] & (\clk1|count[23]~79  $ (GND))) # (!\clk1|count [24] & (!\clk1|count[23]~79  & VCC))
// \clk1|count[24]~81  = CARRY((\clk1|count [24] & !\clk1|count[23]~79 ))

	.dataa(gnd),
	.datab(\clk1|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[23]~79 ),
	.combout(\clk1|count[24]~80_combout ),
	.cout(\clk1|count[24]~81 ));
// synopsys translate_off
defparam \clk1|count[24]~80 .lut_mask = 16'hC30C;
defparam \clk1|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \clk1|count[24] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[24] .is_wysiwyg = "true";
defparam \clk1|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
fiftyfivenm_lcell_comb \clk1|count[25]~82 (
// Equation(s):
// \clk1|count[25]~82_combout  = (\clk1|count [25] & (!\clk1|count[24]~81 )) # (!\clk1|count [25] & ((\clk1|count[24]~81 ) # (GND)))
// \clk1|count[25]~83  = CARRY((!\clk1|count[24]~81 ) # (!\clk1|count [25]))

	.dataa(gnd),
	.datab(\clk1|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[24]~81 ),
	.combout(\clk1|count[25]~82_combout ),
	.cout(\clk1|count[25]~83 ));
// synopsys translate_off
defparam \clk1|count[25]~82 .lut_mask = 16'h3C3F;
defparam \clk1|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \clk1|count[25] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[25] .is_wysiwyg = "true";
defparam \clk1|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
fiftyfivenm_lcell_comb \clk1|LessThan0~5 (
// Equation(s):
// \clk1|LessThan0~5_combout  = (!\clk1|count [22] & (!\clk1|count [25] & (!\clk1|count [24] & !\clk1|count [23])))

	.dataa(\clk1|count [22]),
	.datab(\clk1|count [25]),
	.datac(\clk1|count [24]),
	.datad(\clk1|count [23]),
	.cin(gnd),
	.combout(\clk1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~5 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
fiftyfivenm_lcell_comb \clk1|count[26]~84 (
// Equation(s):
// \clk1|count[26]~84_combout  = (\clk1|count [26] & (\clk1|count[25]~83  $ (GND))) # (!\clk1|count [26] & (!\clk1|count[25]~83  & VCC))
// \clk1|count[26]~85  = CARRY((\clk1|count [26] & !\clk1|count[25]~83 ))

	.dataa(gnd),
	.datab(\clk1|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[25]~83 ),
	.combout(\clk1|count[26]~84_combout ),
	.cout(\clk1|count[26]~85 ));
// synopsys translate_off
defparam \clk1|count[26]~84 .lut_mask = 16'hC30C;
defparam \clk1|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N21
dffeas \clk1|count[26] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[26] .is_wysiwyg = "true";
defparam \clk1|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
fiftyfivenm_lcell_comb \clk1|count[27]~86 (
// Equation(s):
// \clk1|count[27]~86_combout  = (\clk1|count [27] & (!\clk1|count[26]~85 )) # (!\clk1|count [27] & ((\clk1|count[26]~85 ) # (GND)))
// \clk1|count[27]~87  = CARRY((!\clk1|count[26]~85 ) # (!\clk1|count [27]))

	.dataa(\clk1|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[26]~85 ),
	.combout(\clk1|count[27]~86_combout ),
	.cout(\clk1|count[27]~87 ));
// synopsys translate_off
defparam \clk1|count[27]~86 .lut_mask = 16'h5A5F;
defparam \clk1|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \clk1|count[27] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[27] .is_wysiwyg = "true";
defparam \clk1|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
fiftyfivenm_lcell_comb \clk1|count[28]~88 (
// Equation(s):
// \clk1|count[28]~88_combout  = (\clk1|count [28] & (\clk1|count[27]~87  $ (GND))) # (!\clk1|count [28] & (!\clk1|count[27]~87  & VCC))
// \clk1|count[28]~89  = CARRY((\clk1|count [28] & !\clk1|count[27]~87 ))

	.dataa(gnd),
	.datab(\clk1|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[27]~87 ),
	.combout(\clk1|count[28]~88_combout ),
	.cout(\clk1|count[28]~89 ));
// synopsys translate_off
defparam \clk1|count[28]~88 .lut_mask = 16'hC30C;
defparam \clk1|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \clk1|count[28] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[28] .is_wysiwyg = "true";
defparam \clk1|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
fiftyfivenm_lcell_comb \clk1|count[29]~90 (
// Equation(s):
// \clk1|count[29]~90_combout  = (\clk1|count [29] & (!\clk1|count[28]~89 )) # (!\clk1|count [29] & ((\clk1|count[28]~89 ) # (GND)))
// \clk1|count[29]~91  = CARRY((!\clk1|count[28]~89 ) # (!\clk1|count [29]))

	.dataa(\clk1|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[28]~89 ),
	.combout(\clk1|count[29]~90_combout ),
	.cout(\clk1|count[29]~91 ));
// synopsys translate_off
defparam \clk1|count[29]~90 .lut_mask = 16'h5A5F;
defparam \clk1|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N27
dffeas \clk1|count[29] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[29] .is_wysiwyg = "true";
defparam \clk1|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
fiftyfivenm_lcell_comb \clk1|count[30]~92 (
// Equation(s):
// \clk1|count[30]~92_combout  = (\clk1|count [30] & (\clk1|count[29]~91  $ (GND))) # (!\clk1|count [30] & (!\clk1|count[29]~91  & VCC))
// \clk1|count[30]~93  = CARRY((\clk1|count [30] & !\clk1|count[29]~91 ))

	.dataa(gnd),
	.datab(\clk1|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1|count[29]~91 ),
	.combout(\clk1|count[30]~92_combout ),
	.cout(\clk1|count[30]~93 ));
// synopsys translate_off
defparam \clk1|count[30]~92 .lut_mask = 16'hC30C;
defparam \clk1|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \clk1|count[30] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[30] .is_wysiwyg = "true";
defparam \clk1|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
fiftyfivenm_lcell_comb \clk1|count[31]~94 (
// Equation(s):
// \clk1|count[31]~94_combout  = \clk1|count [31] $ (\clk1|count[30]~93 )

	.dataa(\clk1|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk1|count[30]~93 ),
	.combout(\clk1|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|count[31]~94 .lut_mask = 16'h5A5A;
defparam \clk1|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \clk1|count[31] (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|count[31] .is_wysiwyg = "true";
defparam \clk1|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
fiftyfivenm_lcell_comb \clk1|LessThan0~7 (
// Equation(s):
// \clk1|LessThan0~7_combout  = (!\clk1|count [30] & !\clk1|count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk1|count [30]),
	.datad(\clk1|count [31]),
	.cin(gnd),
	.combout(\clk1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~7 .lut_mask = 16'h000F;
defparam \clk1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
fiftyfivenm_lcell_comb \clk1|LessThan0~6 (
// Equation(s):
// \clk1|LessThan0~6_combout  = (!\clk1|count [29] & (!\clk1|count [27] & (!\clk1|count [28] & !\clk1|count [26])))

	.dataa(\clk1|count [29]),
	.datab(\clk1|count [27]),
	.datac(\clk1|count [28]),
	.datad(\clk1|count [26]),
	.cin(gnd),
	.combout(\clk1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~6 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
fiftyfivenm_lcell_comb \clk1|LessThan0~0 (
// Equation(s):
// \clk1|LessThan0~0_combout  = (!\clk1|count [6] & (!\clk1|count [7] & (!\clk1|count [8] & !\clk1|count [9])))

	.dataa(\clk1|count [6]),
	.datab(\clk1|count [7]),
	.datac(\clk1|count [8]),
	.datad(\clk1|count [9]),
	.cin(gnd),
	.combout(\clk1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~0 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
fiftyfivenm_lcell_comb \clk1|LessThan0~3 (
// Equation(s):
// \clk1|LessThan0~3_combout  = (!\clk1|count [20] & (!\clk1|count [18] & (!\clk1|count [19] & !\clk1|count [21])))

	.dataa(\clk1|count [20]),
	.datab(\clk1|count [18]),
	.datac(\clk1|count [19]),
	.datad(\clk1|count [21]),
	.cin(gnd),
	.combout(\clk1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~3 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
fiftyfivenm_lcell_comb \clk1|LessThan0~1 (
// Equation(s):
// \clk1|LessThan0~1_combout  = (!\clk1|count [10] & (!\clk1|count [12] & (!\clk1|count [11] & !\clk1|count [13])))

	.dataa(\clk1|count [10]),
	.datab(\clk1|count [12]),
	.datac(\clk1|count [11]),
	.datad(\clk1|count [13]),
	.cin(gnd),
	.combout(\clk1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~1 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
fiftyfivenm_lcell_comb \clk1|LessThan0~2 (
// Equation(s):
// \clk1|LessThan0~2_combout  = (!\clk1|count [15] & (!\clk1|count [14] & (!\clk1|count [16] & !\clk1|count [17])))

	.dataa(\clk1|count [15]),
	.datab(\clk1|count [14]),
	.datac(\clk1|count [16]),
	.datad(\clk1|count [17]),
	.cin(gnd),
	.combout(\clk1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~2 .lut_mask = 16'h0001;
defparam \clk1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
fiftyfivenm_lcell_comb \clk1|LessThan0~4 (
// Equation(s):
// \clk1|LessThan0~4_combout  = (\clk1|LessThan0~0_combout  & (\clk1|LessThan0~3_combout  & (\clk1|LessThan0~1_combout  & \clk1|LessThan0~2_combout )))

	.dataa(\clk1|LessThan0~0_combout ),
	.datab(\clk1|LessThan0~3_combout ),
	.datac(\clk1|LessThan0~1_combout ),
	.datad(\clk1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\clk1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~4 .lut_mask = 16'h8000;
defparam \clk1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
fiftyfivenm_lcell_comb \clk1|LessThan0~8 (
// Equation(s):
// \clk1|LessThan0~8_combout  = (\clk1|LessThan0~5_combout  & (\clk1|LessThan0~7_combout  & (\clk1|LessThan0~6_combout  & \clk1|LessThan0~4_combout )))

	.dataa(\clk1|LessThan0~5_combout ),
	.datab(\clk1|LessThan0~7_combout ),
	.datac(\clk1|LessThan0~6_combout ),
	.datad(\clk1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\clk1|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan0~8 .lut_mask = 16'h8000;
defparam \clk1|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
fiftyfivenm_lcell_comb \clk1|LessThan1~0 (
// Equation(s):
// \clk1|LessThan1~0_combout  = (\clk1|LessThan0~8_combout  & !\clk1|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk1|LessThan0~8_combout ),
	.datad(\clk1|count [5]),
	.cin(gnd),
	.combout(\clk1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk1|LessThan1~0 .lut_mask = 16'h00F0;
defparam \clk1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \clk1|div_clk (
	.clk(\clk0|div_clk~clkctrl_outclk ),
	.d(\clk1|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk1|div_clk .is_wysiwyg = "true";
defparam \clk1|div_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
fiftyfivenm_lcell_comb \clk2|count[0]~32 (
// Equation(s):
// \clk2|count[0]~32_combout  = \clk2|count [0] $ (VCC)
// \clk2|count[0]~33  = CARRY(\clk2|count [0])

	.dataa(gnd),
	.datab(\clk2|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk2|count[0]~32_combout ),
	.cout(\clk2|count[0]~33 ));
// synopsys translate_off
defparam \clk2|count[0]~32 .lut_mask = 16'h33CC;
defparam \clk2|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
fiftyfivenm_lcell_comb \clk2|LessThan0~1 (
// Equation(s):
// \clk2|LessThan0~1_combout  = (!\clk2|count [19] & (!\clk2|count [18] & (!\clk2|count [20] & !\clk2|count [17])))

	.dataa(\clk2|count [19]),
	.datab(\clk2|count [18]),
	.datac(\clk2|count [20]),
	.datad(\clk2|count [17]),
	.cin(gnd),
	.combout(\clk2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~1 .lut_mask = 16'h0001;
defparam \clk2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
fiftyfivenm_lcell_comb \clk2|LessThan0~6 (
// Equation(s):
// \clk2|LessThan0~6_combout  = (((!\clk2|count [13] & !\clk2|count [14])) # (!\clk2|count [16])) # (!\clk2|count [15])

	.dataa(\clk2|count [13]),
	.datab(\clk2|count [15]),
	.datac(\clk2|count [16]),
	.datad(\clk2|count [14]),
	.cin(gnd),
	.combout(\clk2|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~6 .lut_mask = 16'h3F7F;
defparam \clk2|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \clk2|LessThan0~7 (
// Equation(s):
// \clk2|LessThan0~7_combout  = (((\clk2|LessThan0~1_combout  & \clk2|LessThan0~6_combout )) # (!\clk2|count [22])) # (!\clk2|count [21])

	.dataa(\clk2|LessThan0~1_combout ),
	.datab(\clk2|count [21]),
	.datac(\clk2|count [22]),
	.datad(\clk2|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\clk2|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~7 .lut_mask = 16'hBF3F;
defparam \clk2|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
fiftyfivenm_lcell_comb \clk2|LessThan0~0 (
// Equation(s):
// \clk2|LessThan0~0_combout  = (!\clk2|count [14] & (!\clk2|count [12] & !\clk2|count [11]))

	.dataa(gnd),
	.datab(\clk2|count [14]),
	.datac(\clk2|count [12]),
	.datad(\clk2|count [11]),
	.cin(gnd),
	.combout(\clk2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~0 .lut_mask = 16'h0003;
defparam \clk2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
fiftyfivenm_lcell_comb \clk2|LessThan0~2 (
// Equation(s):
// \clk2|LessThan0~2_combout  = (((!\clk2|count [1]) # (!\clk2|count [10])) # (!\clk2|count [0])) # (!\clk2|count [2])

	.dataa(\clk2|count [2]),
	.datab(\clk2|count [0]),
	.datac(\clk2|count [10]),
	.datad(\clk2|count [1]),
	.cin(gnd),
	.combout(\clk2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \clk2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
fiftyfivenm_lcell_comb \clk2|LessThan0~3 (
// Equation(s):
// \clk2|LessThan0~3_combout  = (((!\clk2|count [3]) # (!\clk2|count [4])) # (!\clk2|count [5])) # (!\clk2|count [6])

	.dataa(\clk2|count [6]),
	.datab(\clk2|count [5]),
	.datac(\clk2|count [4]),
	.datad(\clk2|count [3]),
	.cin(gnd),
	.combout(\clk2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \clk2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
fiftyfivenm_lcell_comb \clk2|LessThan0~4 (
// Equation(s):
// \clk2|LessThan0~4_combout  = (\clk2|LessThan0~3_combout ) # (((!\clk2|count [8]) # (!\clk2|count [7])) # (!\clk2|count [9]))

	.dataa(\clk2|LessThan0~3_combout ),
	.datab(\clk2|count [9]),
	.datac(\clk2|count [7]),
	.datad(\clk2|count [8]),
	.cin(gnd),
	.combout(\clk2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~4 .lut_mask = 16'hBFFF;
defparam \clk2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
fiftyfivenm_lcell_comb \clk2|LessThan0~5 (
// Equation(s):
// \clk2|LessThan0~5_combout  = (\clk2|LessThan0~1_combout  & (\clk2|LessThan0~0_combout  & ((\clk2|LessThan0~2_combout ) # (\clk2|LessThan0~4_combout ))))

	.dataa(\clk2|LessThan0~1_combout ),
	.datab(\clk2|LessThan0~0_combout ),
	.datac(\clk2|LessThan0~2_combout ),
	.datad(\clk2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\clk2|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~5 .lut_mask = 16'h8880;
defparam \clk2|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
fiftyfivenm_lcell_comb \clk2|LessThan0~8 (
// Equation(s):
// \clk2|LessThan0~8_combout  = ((!\clk2|LessThan0~7_combout  & !\clk2|LessThan0~5_combout )) # (!\clk2|LessThan1~2_combout )

	.dataa(gnd),
	.datab(\clk2|LessThan0~7_combout ),
	.datac(\clk2|LessThan1~2_combout ),
	.datad(\clk2|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\clk2|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan0~8 .lut_mask = 16'h0F3F;
defparam \clk2|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \clk2|count[0] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[0] .is_wysiwyg = "true";
defparam \clk2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
fiftyfivenm_lcell_comb \clk2|count[1]~34 (
// Equation(s):
// \clk2|count[1]~34_combout  = (\clk2|count [1] & (!\clk2|count[0]~33 )) # (!\clk2|count [1] & ((\clk2|count[0]~33 ) # (GND)))
// \clk2|count[1]~35  = CARRY((!\clk2|count[0]~33 ) # (!\clk2|count [1]))

	.dataa(gnd),
	.datab(\clk2|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[0]~33 ),
	.combout(\clk2|count[1]~34_combout ),
	.cout(\clk2|count[1]~35 ));
// synopsys translate_off
defparam \clk2|count[1]~34 .lut_mask = 16'h3C3F;
defparam \clk2|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \clk2|count[1] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[1] .is_wysiwyg = "true";
defparam \clk2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
fiftyfivenm_lcell_comb \clk2|count[2]~36 (
// Equation(s):
// \clk2|count[2]~36_combout  = (\clk2|count [2] & (\clk2|count[1]~35  $ (GND))) # (!\clk2|count [2] & (!\clk2|count[1]~35  & VCC))
// \clk2|count[2]~37  = CARRY((\clk2|count [2] & !\clk2|count[1]~35 ))

	.dataa(gnd),
	.datab(\clk2|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[1]~35 ),
	.combout(\clk2|count[2]~36_combout ),
	.cout(\clk2|count[2]~37 ));
// synopsys translate_off
defparam \clk2|count[2]~36 .lut_mask = 16'hC30C;
defparam \clk2|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \clk2|count[2] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[2] .is_wysiwyg = "true";
defparam \clk2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
fiftyfivenm_lcell_comb \clk2|count[3]~38 (
// Equation(s):
// \clk2|count[3]~38_combout  = (\clk2|count [3] & (!\clk2|count[2]~37 )) # (!\clk2|count [3] & ((\clk2|count[2]~37 ) # (GND)))
// \clk2|count[3]~39  = CARRY((!\clk2|count[2]~37 ) # (!\clk2|count [3]))

	.dataa(\clk2|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[2]~37 ),
	.combout(\clk2|count[3]~38_combout ),
	.cout(\clk2|count[3]~39 ));
// synopsys translate_off
defparam \clk2|count[3]~38 .lut_mask = 16'h5A5F;
defparam \clk2|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \clk2|count[3] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[3] .is_wysiwyg = "true";
defparam \clk2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
fiftyfivenm_lcell_comb \clk2|count[4]~40 (
// Equation(s):
// \clk2|count[4]~40_combout  = (\clk2|count [4] & (\clk2|count[3]~39  $ (GND))) # (!\clk2|count [4] & (!\clk2|count[3]~39  & VCC))
// \clk2|count[4]~41  = CARRY((\clk2|count [4] & !\clk2|count[3]~39 ))

	.dataa(gnd),
	.datab(\clk2|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[3]~39 ),
	.combout(\clk2|count[4]~40_combout ),
	.cout(\clk2|count[4]~41 ));
// synopsys translate_off
defparam \clk2|count[4]~40 .lut_mask = 16'hC30C;
defparam \clk2|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \clk2|count[4] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[4] .is_wysiwyg = "true";
defparam \clk2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
fiftyfivenm_lcell_comb \clk2|count[5]~42 (
// Equation(s):
// \clk2|count[5]~42_combout  = (\clk2|count [5] & (!\clk2|count[4]~41 )) # (!\clk2|count [5] & ((\clk2|count[4]~41 ) # (GND)))
// \clk2|count[5]~43  = CARRY((!\clk2|count[4]~41 ) # (!\clk2|count [5]))

	.dataa(\clk2|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[4]~41 ),
	.combout(\clk2|count[5]~42_combout ),
	.cout(\clk2|count[5]~43 ));
// synopsys translate_off
defparam \clk2|count[5]~42 .lut_mask = 16'h5A5F;
defparam \clk2|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \clk2|count[5] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[5] .is_wysiwyg = "true";
defparam \clk2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
fiftyfivenm_lcell_comb \clk2|count[6]~44 (
// Equation(s):
// \clk2|count[6]~44_combout  = (\clk2|count [6] & (\clk2|count[5]~43  $ (GND))) # (!\clk2|count [6] & (!\clk2|count[5]~43  & VCC))
// \clk2|count[6]~45  = CARRY((\clk2|count [6] & !\clk2|count[5]~43 ))

	.dataa(\clk2|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[5]~43 ),
	.combout(\clk2|count[6]~44_combout ),
	.cout(\clk2|count[6]~45 ));
// synopsys translate_off
defparam \clk2|count[6]~44 .lut_mask = 16'hA50A;
defparam \clk2|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \clk2|count[6] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[6] .is_wysiwyg = "true";
defparam \clk2|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
fiftyfivenm_lcell_comb \clk2|count[7]~46 (
// Equation(s):
// \clk2|count[7]~46_combout  = (\clk2|count [7] & (!\clk2|count[6]~45 )) # (!\clk2|count [7] & ((\clk2|count[6]~45 ) # (GND)))
// \clk2|count[7]~47  = CARRY((!\clk2|count[6]~45 ) # (!\clk2|count [7]))

	.dataa(gnd),
	.datab(\clk2|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[6]~45 ),
	.combout(\clk2|count[7]~46_combout ),
	.cout(\clk2|count[7]~47 ));
// synopsys translate_off
defparam \clk2|count[7]~46 .lut_mask = 16'h3C3F;
defparam \clk2|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \clk2|count[7] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[7] .is_wysiwyg = "true";
defparam \clk2|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
fiftyfivenm_lcell_comb \clk2|count[8]~48 (
// Equation(s):
// \clk2|count[8]~48_combout  = (\clk2|count [8] & (\clk2|count[7]~47  $ (GND))) # (!\clk2|count [8] & (!\clk2|count[7]~47  & VCC))
// \clk2|count[8]~49  = CARRY((\clk2|count [8] & !\clk2|count[7]~47 ))

	.dataa(gnd),
	.datab(\clk2|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[7]~47 ),
	.combout(\clk2|count[8]~48_combout ),
	.cout(\clk2|count[8]~49 ));
// synopsys translate_off
defparam \clk2|count[8]~48 .lut_mask = 16'hC30C;
defparam \clk2|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \clk2|count[8] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[8] .is_wysiwyg = "true";
defparam \clk2|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
fiftyfivenm_lcell_comb \clk2|count[9]~50 (
// Equation(s):
// \clk2|count[9]~50_combout  = (\clk2|count [9] & (!\clk2|count[8]~49 )) # (!\clk2|count [9] & ((\clk2|count[8]~49 ) # (GND)))
// \clk2|count[9]~51  = CARRY((!\clk2|count[8]~49 ) # (!\clk2|count [9]))

	.dataa(gnd),
	.datab(\clk2|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[8]~49 ),
	.combout(\clk2|count[9]~50_combout ),
	.cout(\clk2|count[9]~51 ));
// synopsys translate_off
defparam \clk2|count[9]~50 .lut_mask = 16'h3C3F;
defparam \clk2|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \clk2|count[9] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[9] .is_wysiwyg = "true";
defparam \clk2|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
fiftyfivenm_lcell_comb \clk2|count[10]~52 (
// Equation(s):
// \clk2|count[10]~52_combout  = (\clk2|count [10] & (\clk2|count[9]~51  $ (GND))) # (!\clk2|count [10] & (!\clk2|count[9]~51  & VCC))
// \clk2|count[10]~53  = CARRY((\clk2|count [10] & !\clk2|count[9]~51 ))

	.dataa(gnd),
	.datab(\clk2|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[9]~51 ),
	.combout(\clk2|count[10]~52_combout ),
	.cout(\clk2|count[10]~53 ));
// synopsys translate_off
defparam \clk2|count[10]~52 .lut_mask = 16'hC30C;
defparam \clk2|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \clk2|count[10] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[10] .is_wysiwyg = "true";
defparam \clk2|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
fiftyfivenm_lcell_comb \clk2|count[11]~54 (
// Equation(s):
// \clk2|count[11]~54_combout  = (\clk2|count [11] & (!\clk2|count[10]~53 )) # (!\clk2|count [11] & ((\clk2|count[10]~53 ) # (GND)))
// \clk2|count[11]~55  = CARRY((!\clk2|count[10]~53 ) # (!\clk2|count [11]))

	.dataa(\clk2|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[10]~53 ),
	.combout(\clk2|count[11]~54_combout ),
	.cout(\clk2|count[11]~55 ));
// synopsys translate_off
defparam \clk2|count[11]~54 .lut_mask = 16'h5A5F;
defparam \clk2|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \clk2|count[11] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[11] .is_wysiwyg = "true";
defparam \clk2|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
fiftyfivenm_lcell_comb \clk2|count[12]~56 (
// Equation(s):
// \clk2|count[12]~56_combout  = (\clk2|count [12] & (\clk2|count[11]~55  $ (GND))) # (!\clk2|count [12] & (!\clk2|count[11]~55  & VCC))
// \clk2|count[12]~57  = CARRY((\clk2|count [12] & !\clk2|count[11]~55 ))

	.dataa(gnd),
	.datab(\clk2|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[11]~55 ),
	.combout(\clk2|count[12]~56_combout ),
	.cout(\clk2|count[12]~57 ));
// synopsys translate_off
defparam \clk2|count[12]~56 .lut_mask = 16'hC30C;
defparam \clk2|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \clk2|count[12] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[12] .is_wysiwyg = "true";
defparam \clk2|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
fiftyfivenm_lcell_comb \clk2|count[13]~58 (
// Equation(s):
// \clk2|count[13]~58_combout  = (\clk2|count [13] & (!\clk2|count[12]~57 )) # (!\clk2|count [13] & ((\clk2|count[12]~57 ) # (GND)))
// \clk2|count[13]~59  = CARRY((!\clk2|count[12]~57 ) # (!\clk2|count [13]))

	.dataa(\clk2|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[12]~57 ),
	.combout(\clk2|count[13]~58_combout ),
	.cout(\clk2|count[13]~59 ));
// synopsys translate_off
defparam \clk2|count[13]~58 .lut_mask = 16'h5A5F;
defparam \clk2|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \clk2|count[13] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[13] .is_wysiwyg = "true";
defparam \clk2|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
fiftyfivenm_lcell_comb \clk2|count[14]~60 (
// Equation(s):
// \clk2|count[14]~60_combout  = (\clk2|count [14] & (\clk2|count[13]~59  $ (GND))) # (!\clk2|count [14] & (!\clk2|count[13]~59  & VCC))
// \clk2|count[14]~61  = CARRY((\clk2|count [14] & !\clk2|count[13]~59 ))

	.dataa(gnd),
	.datab(\clk2|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[13]~59 ),
	.combout(\clk2|count[14]~60_combout ),
	.cout(\clk2|count[14]~61 ));
// synopsys translate_off
defparam \clk2|count[14]~60 .lut_mask = 16'hC30C;
defparam \clk2|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \clk2|count[14] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[14] .is_wysiwyg = "true";
defparam \clk2|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
fiftyfivenm_lcell_comb \clk2|count[15]~62 (
// Equation(s):
// \clk2|count[15]~62_combout  = (\clk2|count [15] & (!\clk2|count[14]~61 )) # (!\clk2|count [15] & ((\clk2|count[14]~61 ) # (GND)))
// \clk2|count[15]~63  = CARRY((!\clk2|count[14]~61 ) # (!\clk2|count [15]))

	.dataa(\clk2|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[14]~61 ),
	.combout(\clk2|count[15]~62_combout ),
	.cout(\clk2|count[15]~63 ));
// synopsys translate_off
defparam \clk2|count[15]~62 .lut_mask = 16'h5A5F;
defparam \clk2|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \clk2|count[15] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[15] .is_wysiwyg = "true";
defparam \clk2|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
fiftyfivenm_lcell_comb \clk2|count[16]~64 (
// Equation(s):
// \clk2|count[16]~64_combout  = (\clk2|count [16] & (\clk2|count[15]~63  $ (GND))) # (!\clk2|count [16] & (!\clk2|count[15]~63  & VCC))
// \clk2|count[16]~65  = CARRY((\clk2|count [16] & !\clk2|count[15]~63 ))

	.dataa(gnd),
	.datab(\clk2|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[15]~63 ),
	.combout(\clk2|count[16]~64_combout ),
	.cout(\clk2|count[16]~65 ));
// synopsys translate_off
defparam \clk2|count[16]~64 .lut_mask = 16'hC30C;
defparam \clk2|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \clk2|count[16] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[16] .is_wysiwyg = "true";
defparam \clk2|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
fiftyfivenm_lcell_comb \clk2|count[17]~66 (
// Equation(s):
// \clk2|count[17]~66_combout  = (\clk2|count [17] & (!\clk2|count[16]~65 )) # (!\clk2|count [17] & ((\clk2|count[16]~65 ) # (GND)))
// \clk2|count[17]~67  = CARRY((!\clk2|count[16]~65 ) # (!\clk2|count [17]))

	.dataa(gnd),
	.datab(\clk2|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[16]~65 ),
	.combout(\clk2|count[17]~66_combout ),
	.cout(\clk2|count[17]~67 ));
// synopsys translate_off
defparam \clk2|count[17]~66 .lut_mask = 16'h3C3F;
defparam \clk2|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \clk2|count[17] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[17] .is_wysiwyg = "true";
defparam \clk2|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
fiftyfivenm_lcell_comb \clk2|count[18]~68 (
// Equation(s):
// \clk2|count[18]~68_combout  = (\clk2|count [18] & (\clk2|count[17]~67  $ (GND))) # (!\clk2|count [18] & (!\clk2|count[17]~67  & VCC))
// \clk2|count[18]~69  = CARRY((\clk2|count [18] & !\clk2|count[17]~67 ))

	.dataa(gnd),
	.datab(\clk2|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[17]~67 ),
	.combout(\clk2|count[18]~68_combout ),
	.cout(\clk2|count[18]~69 ));
// synopsys translate_off
defparam \clk2|count[18]~68 .lut_mask = 16'hC30C;
defparam \clk2|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \clk2|count[18] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[18] .is_wysiwyg = "true";
defparam \clk2|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
fiftyfivenm_lcell_comb \clk2|count[19]~70 (
// Equation(s):
// \clk2|count[19]~70_combout  = (\clk2|count [19] & (!\clk2|count[18]~69 )) # (!\clk2|count [19] & ((\clk2|count[18]~69 ) # (GND)))
// \clk2|count[19]~71  = CARRY((!\clk2|count[18]~69 ) # (!\clk2|count [19]))

	.dataa(\clk2|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[18]~69 ),
	.combout(\clk2|count[19]~70_combout ),
	.cout(\clk2|count[19]~71 ));
// synopsys translate_off
defparam \clk2|count[19]~70 .lut_mask = 16'h5A5F;
defparam \clk2|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \clk2|count[19] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[19] .is_wysiwyg = "true";
defparam \clk2|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
fiftyfivenm_lcell_comb \clk2|count[20]~72 (
// Equation(s):
// \clk2|count[20]~72_combout  = (\clk2|count [20] & (\clk2|count[19]~71  $ (GND))) # (!\clk2|count [20] & (!\clk2|count[19]~71  & VCC))
// \clk2|count[20]~73  = CARRY((\clk2|count [20] & !\clk2|count[19]~71 ))

	.dataa(gnd),
	.datab(\clk2|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[19]~71 ),
	.combout(\clk2|count[20]~72_combout ),
	.cout(\clk2|count[20]~73 ));
// synopsys translate_off
defparam \clk2|count[20]~72 .lut_mask = 16'hC30C;
defparam \clk2|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \clk2|count[20] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[20] .is_wysiwyg = "true";
defparam \clk2|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
fiftyfivenm_lcell_comb \clk2|count[21]~74 (
// Equation(s):
// \clk2|count[21]~74_combout  = (\clk2|count [21] & (!\clk2|count[20]~73 )) # (!\clk2|count [21] & ((\clk2|count[20]~73 ) # (GND)))
// \clk2|count[21]~75  = CARRY((!\clk2|count[20]~73 ) # (!\clk2|count [21]))

	.dataa(\clk2|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[20]~73 ),
	.combout(\clk2|count[21]~74_combout ),
	.cout(\clk2|count[21]~75 ));
// synopsys translate_off
defparam \clk2|count[21]~74 .lut_mask = 16'h5A5F;
defparam \clk2|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \clk2|count[21] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[21] .is_wysiwyg = "true";
defparam \clk2|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
fiftyfivenm_lcell_comb \clk2|count[22]~76 (
// Equation(s):
// \clk2|count[22]~76_combout  = (\clk2|count [22] & (\clk2|count[21]~75  $ (GND))) # (!\clk2|count [22] & (!\clk2|count[21]~75  & VCC))
// \clk2|count[22]~77  = CARRY((\clk2|count [22] & !\clk2|count[21]~75 ))

	.dataa(\clk2|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[21]~75 ),
	.combout(\clk2|count[22]~76_combout ),
	.cout(\clk2|count[22]~77 ));
// synopsys translate_off
defparam \clk2|count[22]~76 .lut_mask = 16'hA50A;
defparam \clk2|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \clk2|count[22] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[22] .is_wysiwyg = "true";
defparam \clk2|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
fiftyfivenm_lcell_comb \clk2|count[23]~78 (
// Equation(s):
// \clk2|count[23]~78_combout  = (\clk2|count [23] & (!\clk2|count[22]~77 )) # (!\clk2|count [23] & ((\clk2|count[22]~77 ) # (GND)))
// \clk2|count[23]~79  = CARRY((!\clk2|count[22]~77 ) # (!\clk2|count [23]))

	.dataa(gnd),
	.datab(\clk2|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[22]~77 ),
	.combout(\clk2|count[23]~78_combout ),
	.cout(\clk2|count[23]~79 ));
// synopsys translate_off
defparam \clk2|count[23]~78 .lut_mask = 16'h3C3F;
defparam \clk2|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \clk2|count[23] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[23] .is_wysiwyg = "true";
defparam \clk2|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
fiftyfivenm_lcell_comb \clk2|count[24]~80 (
// Equation(s):
// \clk2|count[24]~80_combout  = (\clk2|count [24] & (\clk2|count[23]~79  $ (GND))) # (!\clk2|count [24] & (!\clk2|count[23]~79  & VCC))
// \clk2|count[24]~81  = CARRY((\clk2|count [24] & !\clk2|count[23]~79 ))

	.dataa(gnd),
	.datab(\clk2|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[23]~79 ),
	.combout(\clk2|count[24]~80_combout ),
	.cout(\clk2|count[24]~81 ));
// synopsys translate_off
defparam \clk2|count[24]~80 .lut_mask = 16'hC30C;
defparam \clk2|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \clk2|count[24] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[24] .is_wysiwyg = "true";
defparam \clk2|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
fiftyfivenm_lcell_comb \clk2|count[25]~82 (
// Equation(s):
// \clk2|count[25]~82_combout  = (\clk2|count [25] & (!\clk2|count[24]~81 )) # (!\clk2|count [25] & ((\clk2|count[24]~81 ) # (GND)))
// \clk2|count[25]~83  = CARRY((!\clk2|count[24]~81 ) # (!\clk2|count [25]))

	.dataa(gnd),
	.datab(\clk2|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[24]~81 ),
	.combout(\clk2|count[25]~82_combout ),
	.cout(\clk2|count[25]~83 ));
// synopsys translate_off
defparam \clk2|count[25]~82 .lut_mask = 16'h3C3F;
defparam \clk2|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \clk2|count[25] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[25] .is_wysiwyg = "true";
defparam \clk2|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
fiftyfivenm_lcell_comb \clk2|count[26]~84 (
// Equation(s):
// \clk2|count[26]~84_combout  = (\clk2|count [26] & (\clk2|count[25]~83  $ (GND))) # (!\clk2|count [26] & (!\clk2|count[25]~83  & VCC))
// \clk2|count[26]~85  = CARRY((\clk2|count [26] & !\clk2|count[25]~83 ))

	.dataa(gnd),
	.datab(\clk2|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[25]~83 ),
	.combout(\clk2|count[26]~84_combout ),
	.cout(\clk2|count[26]~85 ));
// synopsys translate_off
defparam \clk2|count[26]~84 .lut_mask = 16'hC30C;
defparam \clk2|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \clk2|count[26] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[26] .is_wysiwyg = "true";
defparam \clk2|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \clk2|LessThan1~0 (
// Equation(s):
// \clk2|LessThan1~0_combout  = (!\clk2|count [26] & (!\clk2|count [25] & (!\clk2|count [23] & !\clk2|count [24])))

	.dataa(\clk2|count [26]),
	.datab(\clk2|count [25]),
	.datac(\clk2|count [23]),
	.datad(\clk2|count [24]),
	.cin(gnd),
	.combout(\clk2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~0 .lut_mask = 16'h0001;
defparam \clk2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
fiftyfivenm_lcell_comb \clk2|count[27]~86 (
// Equation(s):
// \clk2|count[27]~86_combout  = (\clk2|count [27] & (!\clk2|count[26]~85 )) # (!\clk2|count [27] & ((\clk2|count[26]~85 ) # (GND)))
// \clk2|count[27]~87  = CARRY((!\clk2|count[26]~85 ) # (!\clk2|count [27]))

	.dataa(\clk2|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[26]~85 ),
	.combout(\clk2|count[27]~86_combout ),
	.cout(\clk2|count[27]~87 ));
// synopsys translate_off
defparam \clk2|count[27]~86 .lut_mask = 16'h5A5F;
defparam \clk2|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \clk2|count[27] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[27] .is_wysiwyg = "true";
defparam \clk2|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
fiftyfivenm_lcell_comb \clk2|count[28]~88 (
// Equation(s):
// \clk2|count[28]~88_combout  = (\clk2|count [28] & (\clk2|count[27]~87  $ (GND))) # (!\clk2|count [28] & (!\clk2|count[27]~87  & VCC))
// \clk2|count[28]~89  = CARRY((\clk2|count [28] & !\clk2|count[27]~87 ))

	.dataa(gnd),
	.datab(\clk2|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[27]~87 ),
	.combout(\clk2|count[28]~88_combout ),
	.cout(\clk2|count[28]~89 ));
// synopsys translate_off
defparam \clk2|count[28]~88 .lut_mask = 16'hC30C;
defparam \clk2|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \clk2|count[28] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[28] .is_wysiwyg = "true";
defparam \clk2|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
fiftyfivenm_lcell_comb \clk2|count[29]~90 (
// Equation(s):
// \clk2|count[29]~90_combout  = (\clk2|count [29] & (!\clk2|count[28]~89 )) # (!\clk2|count [29] & ((\clk2|count[28]~89 ) # (GND)))
// \clk2|count[29]~91  = CARRY((!\clk2|count[28]~89 ) # (!\clk2|count [29]))

	.dataa(\clk2|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[28]~89 ),
	.combout(\clk2|count[29]~90_combout ),
	.cout(\clk2|count[29]~91 ));
// synopsys translate_off
defparam \clk2|count[29]~90 .lut_mask = 16'h5A5F;
defparam \clk2|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \clk2|count[29] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[29] .is_wysiwyg = "true";
defparam \clk2|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
fiftyfivenm_lcell_comb \clk2|count[30]~92 (
// Equation(s):
// \clk2|count[30]~92_combout  = (\clk2|count [30] & (\clk2|count[29]~91  $ (GND))) # (!\clk2|count [30] & (!\clk2|count[29]~91  & VCC))
// \clk2|count[30]~93  = CARRY((\clk2|count [30] & !\clk2|count[29]~91 ))

	.dataa(gnd),
	.datab(\clk2|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk2|count[29]~91 ),
	.combout(\clk2|count[30]~92_combout ),
	.cout(\clk2|count[30]~93 ));
// synopsys translate_off
defparam \clk2|count[30]~92 .lut_mask = 16'hC30C;
defparam \clk2|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \clk2|count[30] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[30] .is_wysiwyg = "true";
defparam \clk2|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \clk2|LessThan1~1 (
// Equation(s):
// \clk2|LessThan1~1_combout  = (!\clk2|count [30] & (!\clk2|count [29] & (!\clk2|count [27] & !\clk2|count [28])))

	.dataa(\clk2|count [30]),
	.datab(\clk2|count [29]),
	.datac(\clk2|count [27]),
	.datad(\clk2|count [28]),
	.cin(gnd),
	.combout(\clk2|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~1 .lut_mask = 16'h0001;
defparam \clk2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
fiftyfivenm_lcell_comb \clk2|count[31]~94 (
// Equation(s):
// \clk2|count[31]~94_combout  = \clk2|count [31] $ (\clk2|count[30]~93 )

	.dataa(\clk2|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk2|count[30]~93 ),
	.combout(\clk2|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|count[31]~94 .lut_mask = 16'h5A5A;
defparam \clk2|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \clk2|count[31] (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk2|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|count[31] .is_wysiwyg = "true";
defparam \clk2|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \clk2|LessThan1~2 (
// Equation(s):
// \clk2|LessThan1~2_combout  = (\clk2|LessThan1~0_combout  & (\clk2|LessThan1~1_combout  & !\clk2|count [31]))

	.dataa(\clk2|LessThan1~0_combout ),
	.datab(\clk2|LessThan1~1_combout ),
	.datac(gnd),
	.datad(\clk2|count [31]),
	.cin(gnd),
	.combout(\clk2|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~2 .lut_mask = 16'h0088;
defparam \clk2|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
fiftyfivenm_lcell_comb \clk2|LessThan1~6 (
// Equation(s):
// \clk2|LessThan1~6_combout  = (!\clk2|count [20]) # (!\clk2|count [21])

	.dataa(gnd),
	.datab(\clk2|count [21]),
	.datac(\clk2|count [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk2|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~6 .lut_mask = 16'h3F3F;
defparam \clk2|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
fiftyfivenm_lcell_comb \clk2|LessThan1~3 (
// Equation(s):
// \clk2|LessThan1~3_combout  = (!\clk2|count [19] & (!\clk2|count [18] & (!\clk2|count [16] & !\clk2|count [17])))

	.dataa(\clk2|count [19]),
	.datab(\clk2|count [18]),
	.datac(\clk2|count [16]),
	.datad(\clk2|count [17]),
	.cin(gnd),
	.combout(\clk2|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~3 .lut_mask = 16'h0001;
defparam \clk2|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
fiftyfivenm_lcell_comb \clk2|LessThan1~4 (
// Equation(s):
// \clk2|LessThan1~4_combout  = (!\clk2|count [13] & (((!\clk2|count [11] & !\clk2|count [10])) # (!\clk2|count [12])))

	.dataa(\clk2|count [13]),
	.datab(\clk2|count [11]),
	.datac(\clk2|count [12]),
	.datad(\clk2|count [10]),
	.cin(gnd),
	.combout(\clk2|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~4 .lut_mask = 16'h0515;
defparam \clk2|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
fiftyfivenm_lcell_comb \clk2|LessThan1~5 (
// Equation(s):
// \clk2|LessThan1~5_combout  = (\clk2|LessThan1~3_combout  & (((\clk2|LessThan1~4_combout ) # (!\clk2|count [14])) # (!\clk2|count [15])))

	.dataa(\clk2|LessThan1~3_combout ),
	.datab(\clk2|count [15]),
	.datac(\clk2|LessThan1~4_combout ),
	.datad(\clk2|count [14]),
	.cin(gnd),
	.combout(\clk2|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~5 .lut_mask = 16'hA2AA;
defparam \clk2|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
fiftyfivenm_lcell_comb \clk2|LessThan1~7 (
// Equation(s):
// \clk2|LessThan1~7_combout  = (\clk2|LessThan1~2_combout  & (!\clk2|count [22] & ((\clk2|LessThan1~6_combout ) # (\clk2|LessThan1~5_combout ))))

	.dataa(\clk2|LessThan1~2_combout ),
	.datab(\clk2|LessThan1~6_combout ),
	.datac(\clk2|count [22]),
	.datad(\clk2|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\clk2|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk2|LessThan1~7 .lut_mask = 16'h0A08;
defparam \clk2|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \clk2|div_clk (
	.clk(\PL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk2|LessThan1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk2|div_clk .is_wysiwyg = "true";
defparam \clk2|div_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO3~input (
	.i(GPIO3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO3~input_o ));
// synopsys translate_off
defparam \GPIO3~input .bus_hold = "false";
defparam \GPIO3~input .listen_to_nsleep_signal = "false";
defparam \GPIO3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
