
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800d100  0800d100  0001d100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d548  0800d548  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d548  0800d548  0001d548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d550  0800d550  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d550  0800d550  0001d550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d554  0800d554  0001d554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800d558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002370  200000c4  0800d61c  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002434  0800d61c  00022434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e92  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f20  00000000  00000000  00047f86  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d08  00000000  00000000  0004cea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ae8  00000000  00000000  0004ebb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000279e9  00000000  00000000  00050698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019fec  00000000  00000000  00078081  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db759  00000000  00000000  0009206d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016d7c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008004  00000000  00000000  0016d844  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d0e8 	.word	0x0800d0e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800d0e8 	.word	0x0800d0e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	603a      	str	r2, [r7, #0]
 800057a:	80fb      	strh	r3, [r7, #6]
 800057c:	460b      	mov	r3, r1
 800057e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000580:	2300      	movs	r3, #0
 8000582:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8000584:	2200      	movs	r2, #0
 8000586:	6839      	ldr	r1, [r7, #0]
 8000588:	481c      	ldr	r0, [pc, #112]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 800058a:	f000 f8f9 	bl	8000780 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800058e:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000590:	4a1b      	ldr	r2, [pc, #108]	; (8000600 <AUDIO_OUT_Init+0x90>)
 8000592:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000594:	4819      	ldr	r0, [pc, #100]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000596:	f008 fc87 	bl	8008ea8 <HAL_I2S_GetState>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d103      	bne.n	80005a8 <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80005a0:	2100      	movs	r1, #0
 80005a2:	4816      	ldr	r0, [pc, #88]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 80005a4:	f000 f946 	bl	8000834 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80005a8:	6838      	ldr	r0, [r7, #0]
 80005aa:	f000 fa0b 	bl	80009c4 <I2S3_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80005b4:	2301      	movs	r3, #1
 80005b6:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d10e      	bne.n	80005dc <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	2094      	movs	r0, #148	; 0x94
 80005c4:	4798      	blx	r3
 80005c6:	4603      	mov	r3, r0
 80005c8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80005cc:	2be0      	cmp	r3, #224	; 0xe0
 80005ce:	d103      	bne.n	80005d8 <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005d2:	4a0c      	ldr	r2, [pc, #48]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	e001      	b.n	80005dc <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d107      	bne.n	80005f2 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	681c      	ldr	r4, [r3, #0]
 80005e8:	797a      	ldrb	r2, [r7, #5]
 80005ea:	88f9      	ldrh	r1, [r7, #6]
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	2094      	movs	r0, #148	; 0x94
 80005f0:	47a0      	blx	r4
  }
  
  return ret;
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	2000174c 	.word	0x2000174c
 8000600:	40003c00 	.word	0x40003c00
 8000604:	20000004 	.word	0x20000004
 8000608:	200000e0 	.word	0x200000e0

0800060c <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8000616:	4b10      	ldr	r3, [pc, #64]	; (8000658 <AUDIO_OUT_Play+0x4c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	b292      	uxth	r2, r2
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	2094      	movs	r0, #148	; 0x94
 8000624:	4798      	blx	r3
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800062c:	2301      	movs	r3, #1
 800062e:	e00f      	b.n	8000650 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000636:	d203      	bcs.n	8000640 <AUDIO_OUT_Play+0x34>
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	085b      	lsrs	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	e001      	b.n	8000644 <AUDIO_OUT_Play+0x38>
 8000640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000644:	461a      	mov	r2, r3
 8000646:	6879      	ldr	r1, [r7, #4]
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <AUDIO_OUT_Play+0x50>)
 800064a:	f008 f8ab 	bl	80087a4 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800064e:	2300      	movs	r3, #0
  }
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200000e0 	.word	0x200000e0
 800065c:	2000174c 	.word	0x2000174c

08000660 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <AUDIO_OUT_Pause+0x24>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	691b      	ldr	r3, [r3, #16]
 800066a:	2094      	movs	r0, #148	; 0x94
 800066c:	4798      	blx	r3
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	e003      	b.n	8000680 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <AUDIO_OUT_Pause+0x28>)
 800067a:	f008 f93b 	bl	80088f4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800067e:	2300      	movs	r3, #0
  }
}
 8000680:	4618      	mov	r0, r3
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200000e0 	.word	0x200000e0
 8000688:	2000174c 	.word	0x2000174c

0800068c <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <AUDIO_OUT_Resume+0x24>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	2094      	movs	r0, #148	; 0x94
 8000698:	4798      	blx	r3
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e003      	b.n	80006ac <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 80006a4:	4803      	ldr	r0, [pc, #12]	; (80006b4 <AUDIO_OUT_Resume+0x28>)
 80006a6:	f008 f987 	bl	80089b8 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006aa:	2300      	movs	r3, #0
  }
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200000e0 	.word	0x200000e0
 80006b4:	2000174c 	.word	0x2000174c

080006b8 <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 80006c0:	480e      	ldr	r0, [pc, #56]	; (80006fc <AUDIO_OUT_Stop+0x44>)
 80006c2:	f008 fa0d 	bl	8008ae0 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <AUDIO_OUT_Stop+0x48>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	2094      	movs	r0, #148	; 0x94
 80006d0:	4798      	blx	r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80006d8:	2301      	movs	r3, #1
 80006da:	e00b      	b.n	80006f4 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d107      	bne.n	80006f2 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f005 ff0c 	bl	8006500 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2110      	movs	r1, #16
 80006ec:	4805      	ldr	r0, [pc, #20]	; (8000704 <AUDIO_OUT_Stop+0x4c>)
 80006ee:	f006 fedb 	bl	80074a8 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006f2:	2300      	movs	r3, #0
  }
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	2000174c 	.word	0x2000174c
 8000700:	200000e0 	.word	0x200000e0
 8000704:	40020c00 	.word	0x40020c00

08000708 <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <AUDIO_OUT_SetVolume+0x2c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	6a1b      	ldr	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	4611      	mov	r1, r2
 800071c:	2094      	movs	r0, #148	; 0x94
 800071e:	4798      	blx	r3
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000726:	2301      	movs	r3, #1
 8000728:	e000      	b.n	800072c <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800072a:	2300      	movs	r3, #0
  }
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000e0 	.word	0x200000e0

08000738 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	; (8000758 <HAL_I2S_TxCpltCallback+0x20>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d101      	bne.n	800074e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800074a:	f005 fe45 	bl	80063d8 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40003c00 	.word	0x40003c00

0800075c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a04      	ldr	r2, [pc, #16]	; (800077c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d101      	bne.n	8000772 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 800076e:	f005 fe47 	bl	8006400 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40003c00 	.word	0x40003c00

08000780 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000792:	23ff      	movs	r3, #255	; 0xff
 8000794:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8000798:	2300      	movs	r3, #0
 800079a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800079e:	e010      	b.n	80007c2 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80007a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007a4:	4a20      	ldr	r2, [pc, #128]	; (8000828 <AUDIO_OUT_ClockConfig+0xa8>)
 80007a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d103      	bne.n	80007b8 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80007b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 80007b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007bc:	3301      	adds	r3, #1
 80007be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007c6:	2b07      	cmp	r3, #7
 80007c8:	d9ea      	bls.n	80007a0 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4618      	mov	r0, r3
 80007d0:	f009 fcbe 	bl	800a150 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80007d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007d8:	f003 0307 	and.w	r3, r3, #7
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d113      	bne.n	8000808 <AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007e0:	2301      	movs	r3, #1
 80007e2:	617b      	str	r3, [r7, #20]
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80007e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007e8:	4a10      	ldr	r2, [pc, #64]	; (800082c <AUDIO_OUT_ClockConfig+0xac>)
 80007ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ee:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80007f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007f4:	4a0e      	ldr	r2, [pc, #56]	; (8000830 <AUDIO_OUT_ClockConfig+0xb0>)
 80007f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007fa:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f009 fbc3 	bl	8009f8c <HAL_RCCEx_PeriphCLKConfig>
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8000806:	e00b      	b.n	8000820 <AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000808:	2301      	movs	r3, #1
 800080a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800080c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000810:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000812:	2303      	movs	r3, #3
 8000814:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4618      	mov	r0, r3
 800081c:	f009 fbb6 	bl	8009f8c <HAL_RCCEx_PeriphCLKConfig>
}
 8000820:	bf00      	nop
 8000822:	3728      	adds	r7, #40	; 0x28
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	0800d3b0 	.word	0x0800d3b0
 800082c:	0800d3d0 	.word	0x0800d3d0
 8000830:	0800d3f0 	.word	0x0800d3f0

08000834 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]
 8000842:	4b56      	ldr	r3, [pc, #344]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	4a55      	ldr	r2, [pc, #340]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
 800084e:	4b53      	ldr	r3, [pc, #332]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	4b4f      	ldr	r3, [pc, #316]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a4e      	ldr	r2, [pc, #312]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b4c      	ldr	r3, [pc, #304]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0304 	and.w	r3, r3, #4
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b48      	ldr	r3, [pc, #288]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a47      	ldr	r2, [pc, #284]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8000892:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80008a0:	2302      	movs	r3, #2
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80008a4:	2306      	movs	r3, #6
 80008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80008a8:	f107 031c 	add.w	r3, r7, #28
 80008ac:	4619      	mov	r1, r3
 80008ae:	483c      	ldr	r0, [pc, #240]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008b0:	f006 fb66 	bl	8006f80 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80008b4:	2310      	movs	r3, #16
 80008b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4839      	ldr	r0, [pc, #228]	; (80009a4 <AUDIO_OUT_MspInit+0x170>)
 80008c0:	f006 fb5e 	bl	8006f80 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	4b34      	ldr	r3, [pc, #208]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008cc:	4a33      	ldr	r2, [pc, #204]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ce:	f043 0304 	orr.w	r3, r3, #4
 80008d2:	6313      	str	r3, [r2, #48]	; 0x30
 80008d4:	4b31      	ldr	r3, [pc, #196]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d8:	f003 0304 	and.w	r3, r3, #4
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80008e0:	2380      	movs	r3, #128	; 0x80
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	482d      	ldr	r0, [pc, #180]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008ec:	f006 fb48 	bl	8006f80 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b29      	ldr	r3, [pc, #164]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	4a28      	ldr	r2, [pc, #160]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000900:	4b26      	ldr	r3, [pc, #152]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000904:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a25      	ldr	r2, [pc, #148]	; (80009a8 <AUDIO_OUT_MspInit+0x174>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d136      	bne.n	8000984 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000916:	4b25      	ldr	r3, [pc, #148]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800091c:	4b23      	ldr	r3, [pc, #140]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800091e:	2240      	movs	r2, #64	; 0x40
 8000920:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000922:	4b22      	ldr	r3, [pc, #136]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000928:	4b20      	ldr	r3, [pc, #128]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800092a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800092e:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000936:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800093a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800093e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000940:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000946:	4b19      	ldr	r3, [pc, #100]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000948:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800094c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000950:	2204      	movs	r2, #4
 8000952:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000956:	2203      	movs	r2, #3
 8000958:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800095c:	2200      	movs	r2, #0
 800095e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000962:	2200      	movs	r2, #0
 8000964:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000968:	4a11      	ldr	r2, [pc, #68]	; (80009b0 <AUDIO_OUT_MspInit+0x17c>)
 800096a:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000970:	639a      	str	r2, [r3, #56]	; 0x38
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8000978:	480c      	ldr	r0, [pc, #48]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800097a:	f005 ff73 	bl	8006864 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800097e:	480b      	ldr	r0, [pc, #44]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000980:	f005 fec2 	bl	8006708 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8000984:	2200      	movs	r2, #0
 8000986:	210e      	movs	r1, #14
 8000988:	202f      	movs	r0, #47	; 0x2f
 800098a:	f005 fe93 	bl	80066b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 800098e:	202f      	movs	r0, #47	; 0x2f
 8000990:	f005 feac 	bl	80066ec <HAL_NVIC_EnableIRQ>
}
 8000994:	bf00      	nop
 8000996:	3730      	adds	r7, #48	; 0x30
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020800 	.word	0x40020800
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40003c00 	.word	0x40003c00
 80009ac:	200000e4 	.word	0x200000e4
 80009b0:	400260b8 	.word	0x400260b8

080009b4 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
	...

080009c4 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80009cc:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <I2S3_Init+0x68>)
 80009ce:	4a18      	ldr	r2, [pc, #96]	; (8000a30 <I2S3_Init+0x6c>)
 80009d0:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80009d2:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <I2S3_Init+0x68>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	69da      	ldr	r2, [r3, #28]
 80009d8:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <I2S3_Init+0x68>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009e0:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80009e2:	4a12      	ldr	r2, [pc, #72]	; (8000a2c <I2S3_Init+0x68>)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80009e8:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <I2S3_Init+0x68>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <I2S3_Init+0x68>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80009f4:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <I2S3_Init+0x68>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <I2S3_Init+0x68>)
 80009fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a00:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <I2S3_Init+0x68>)
 8000a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a08:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <I2S3_Init+0x68>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8000a10:	4806      	ldr	r0, [pc, #24]	; (8000a2c <I2S3_Init+0x68>)
 8000a12:	f007 fd87 	bl	8008524 <HAL_I2S_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e000      	b.n	8000a22 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8000a20:	2300      	movs	r3, #0
  }
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	2000174c 	.word	0x2000174c
 8000a30:	40003c00 	.word	0x40003c00

08000a34 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <HAL_I2S_ErrorCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 8000a46:	f7ff ffb5 	bl	80009b4 <AUDIO_OUT_Error_CallBack>
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40003c00 	.word	0x40003c00

08000a58 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000a5c:	4814      	ldr	r0, [pc, #80]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a5e:	f007 f9f7 	bl	8007e50 <HAL_I2C_GetState>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d121      	bne.n	8000aac <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <I2Cx_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a70:	2243      	movs	r2, #67	; 0x43
 8000a72:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a76:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <I2Cx_Init+0x60>)
 8000a78:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a80:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a86:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000aa0:	4803      	ldr	r0, [pc, #12]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa2:	f000 f86b 	bl	8000b7c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000aa6:	4802      	ldr	r0, [pc, #8]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa8:	f006 fd4a 	bl	8007540 <HAL_I2C_Init>
  }
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000144 	.word	0x20000144
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	000186a0 	.word	0x000186a0

08000abc <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	717b      	strb	r3, [r7, #5]
 8000aca:	4613      	mov	r3, r2
 8000acc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000ad2:	797b      	ldrb	r3, [r7, #5]
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <I2Cx_WriteData+0x48>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	88f9      	ldrh	r1, [r7, #6]
 8000adc:	9302      	str	r3, [sp, #8]
 8000ade:	2301      	movs	r3, #1
 8000ae0:	9301      	str	r3, [sp, #4]
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	4807      	ldr	r0, [pc, #28]	; (8000b08 <I2Cx_WriteData+0x4c>)
 8000aea:	f006 fe91 	bl	8007810 <HAL_I2C_Mem_Write>
 8000aee:	4603      	mov	r3, r0
 8000af0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000af8:	f000 f834 	bl	8000b64 <I2Cx_Error>
  }
}
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000144 	.word	0x20000144

08000b0c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af04      	add	r7, sp, #16
 8000b12:	4603      	mov	r3, r0
 8000b14:	460a      	mov	r2, r1
 8000b16:	80fb      	strh	r3, [r7, #6]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000b24:	797b      	ldrb	r3, [r7, #5]
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <I2Cx_ReadData+0x50>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	88f9      	ldrh	r1, [r7, #6]
 8000b2e:	9302      	str	r3, [sp, #8]
 8000b30:	2301      	movs	r3, #1
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	f107 030e 	add.w	r3, r7, #14
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	4808      	ldr	r0, [pc, #32]	; (8000b60 <I2Cx_ReadData+0x54>)
 8000b3e:	f006 ff61 	bl	8007a04 <HAL_I2C_Mem_Read>
 8000b42:	4603      	mov	r3, r0
 8000b44:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b4c:	f000 f80a 	bl	8000b64 <I2Cx_Error>
  }
  return value;
 8000b50:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000144 	.word	0x20000144

08000b64 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000b68:	4803      	ldr	r0, [pc, #12]	; (8000b78 <I2Cx_Error+0x14>)
 8000b6a:	f006 fe21 	bl	80077b0 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000b6e:	f7ff ff73 	bl	8000a58 <I2Cx_Init>
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000144 	.word	0x20000144

08000b7c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	4b25      	ldr	r3, [pc, #148]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	4a24      	ldr	r2, [pc, #144]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b92:	6413      	str	r3, [r2, #64]	; 0x40
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	4b1e      	ldr	r3, [pc, #120]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	4a1d      	ldr	r2, [pc, #116]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000bbc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000bc2:	2312      	movs	r3, #18
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4812      	ldr	r0, [pc, #72]	; (8000c24 <I2Cx_MspInit+0xa8>)
 8000bda:	f006 f9d1 	bl	8006f80 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000bde:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be0:	6a1b      	ldr	r3, [r3, #32]
 8000be2:	4a0f      	ldr	r2, [pc, #60]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000be8:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bec:	6a1b      	ldr	r3, [r3, #32]
 8000bee:	4a0c      	ldr	r2, [pc, #48]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bf0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000bf4:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	210f      	movs	r1, #15
 8000bfa:	201f      	movs	r0, #31
 8000bfc:	f005 fd5a 	bl	80066b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000c00:	201f      	movs	r0, #31
 8000c02:	f005 fd73 	bl	80066ec <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	2020      	movs	r0, #32
 8000c0c:	f005 fd52 	bl	80066b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000c10:	2020      	movs	r0, #32
 8000c12:	f005 fd6b 	bl	80066ec <HAL_NVIC_EnableIRQ>
}
 8000c16:	bf00      	nop
 8000c18:	3728      	adds	r7, #40	; 0x28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020400 	.word	0x40020400

08000c28 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a16      	ldr	r2, [pc, #88]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c38:	f043 0308 	orr.w	r3, r3, #8
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c52:	2302      	movs	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	480d      	ldr	r0, [pc, #52]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c60:	f006 f98e 	bl	8006f80 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000c64:	f7ff fef8 	bl	8000a58 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c6e:	f006 fc1b 	bl	80074a8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c72:	2005      	movs	r0, #5
 8000c74:	f005 fc44 	bl	8006500 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	4805      	ldr	r0, [pc, #20]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c7e:	f006 fc13 	bl	80074a8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c82:	2005      	movs	r0, #5
 8000c84:	f005 fc3c 	bl	8006500 <HAL_Delay>
}
 8000c88:	bf00      	nop
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40020c00 	.word	0x40020c00

08000c98 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	71bb      	strb	r3, [r7, #6]
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	797a      	ldrb	r2, [r7, #5]
 8000cbe:	79b9      	ldrb	r1, [r7, #6]
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fefb 	bl	8000abc <I2Cx_WriteData>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	71fb      	strb	r3, [r7, #7]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	79ba      	ldrb	r2, [r7, #6]
 8000ce4:	4611      	mov	r1, r2
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff10 	bl	8000b0c <I2Cx_ReadData>
 8000cec:	4603      	mov	r3, r0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <AUDIO_StorageParse>:

//USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8000cfe:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
  DIR dir;
  char *fn;


//  res = f_opendir(&dir, USBHPath);
  res = f_opendir(&dir, USERPath);
 8000d06:	463b      	mov	r3, r7
 8000d08:	493f      	ldr	r1, [pc, #252]	; (8000e08 <AUDIO_StorageParse+0x110>)
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f003 fbf6 	bl	80044fc <f_opendir>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
  FileList.ptr = 0;
 8000d16:	4b3d      	ldr	r3, [pc, #244]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000d1e:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d15f      	bne.n	8000de6 <AUDIO_StorageParse+0xee>
  {
//    while(Appli_state == APPLICATION_READY)
	while(1)
    {
      res = f_readdir(&dir, &fno);
 8000d26:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000d2a:	463b      	mov	r3, r7
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fc8b 	bl	800464a <f_readdir>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
      if(res != FR_OK || fno.fname[0] == 0)
 8000d3a:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d151      	bne.n	8000de6 <AUDIO_StorageParse+0xee>
 8000d42:	f897 3229 	ldrb.w	r3, [r7, #553]	; 0x229
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d04d      	beq.n	8000de6 <AUDIO_StorageParse+0xee>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000d4a:	f897 3229 	ldrb.w	r3, [r7, #553]	; 0x229
 8000d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8000d50:	d047      	beq.n	8000de2 <AUDIO_StorageParse+0xea>
      {
        continue;
      }

      fn = fno.fname;
 8000d52:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000d56:	3309      	adds	r3, #9
 8000d58:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000d5c:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d5e:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d62:	2b17      	cmp	r3, #23
 8000d64:	d8df      	bhi.n	8000d26 <AUDIO_StorageParse+0x2e>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000d66:	f897 3228 	ldrb.w	r3, [r7, #552]	; 0x228
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1d9      	bne.n	8000d26 <AUDIO_StorageParse+0x2e>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000d72:	4927      	ldr	r1, [pc, #156]	; (8000e10 <AUDIO_StorageParse+0x118>)
 8000d74:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8000d78:	f00b facf 	bl	800c31a <strstr>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d107      	bne.n	8000d92 <AUDIO_StorageParse+0x9a>
 8000d82:	4924      	ldr	r1, [pc, #144]	; (8000e14 <AUDIO_StorageParse+0x11c>)
 8000d84:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8000d88:	f00b fac7 	bl	800c31a <strstr>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0c9      	beq.n	8000d26 <AUDIO_StorageParse+0x2e>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d94:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4413      	add	r3, r2
 8000da4:	4a19      	ldr	r2, [pc, #100]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000da6:	4413      	add	r3, r2
 8000da8:	3301      	adds	r3, #1
 8000daa:	2228      	movs	r2, #40	; 0x28
 8000dac:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 8000db0:	4618      	mov	r0, r3
 8000db2:	f00b fa9d 	bl	800c2f0 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000db6:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000db8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4913      	ldr	r1, [pc, #76]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	4413      	add	r3, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000dd2:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000ddc:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8000de0:	e7a1      	b.n	8000d26 <AUDIO_StorageParse+0x2e>
        continue;
 8000de2:	bf00      	nop
      res = f_readdir(&dir, &fno);
 8000de4:	e79f      	b.n	8000d26 <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000de8:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000dec:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <AUDIO_StorageParse+0x120>)
 8000dee:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000df0:	463b      	mov	r3, r7
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fc04 	bl	8004600 <f_closedir>
  return res;
 8000df8:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f507 7710 	add.w	r7, r7, #576	; 0x240
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20001850 	.word	0x20001850
 8000e0c:	20001e24 	.word	0x20001e24
 8000e10:	0800d100 	.word	0x0800d100
 8000e14:	0800d104 	.word	0x0800d104
 8000e18:	20000198 	.word	0x20000198

08000e1c <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK){
 8000e20:	f7ff ff6a 	bl	8000cf8 <AUDIO_StorageParse>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d102      	bne.n	8000e30 <AUDIO_GetWavObjectNumber+0x14>
		return NumObs;
 8000e2a:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <AUDIO_GetWavObjectNumber+0x1c>)
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	e001      	b.n	8000e34 <AUDIO_GetWavObjectNumber+0x18>
	}
	return -1;
 8000e30:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000198 	.word	0x20000198

08000e3c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	4603      	mov	r3, r0
 8000e46:	81fb      	strh	r3, [r7, #14]
 8000e48:	460b      	mov	r3, r1
 8000e4a:	81bb      	strh	r3, [r7, #12]
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e54:	f7ff fee8 	bl	8000c28 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e58:	89fb      	ldrh	r3, [r7, #14]
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2102      	movs	r1, #2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 fb01 	bl	8001468 <CODEC_IO_Write>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e70:	89bb      	ldrh	r3, [r7, #12]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	2b03      	cmp	r3, #3
 8000e76:	d81b      	bhi.n	8000eb0 <cs43l22_Init+0x74>
 8000e78:	a201      	add	r2, pc, #4	; (adr r2, 8000e80 <cs43l22_Init+0x44>)
 8000e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e7e:	bf00      	nop
 8000e80:	08000e91 	.word	0x08000e91
 8000e84:	08000e99 	.word	0x08000e99
 8000e88:	08000ea1 	.word	0x08000ea1
 8000e8c:	08000ea9 	.word	0x08000ea9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e90:	4b5b      	ldr	r3, [pc, #364]	; (8001000 <cs43l22_Init+0x1c4>)
 8000e92:	22fa      	movs	r2, #250	; 0xfa
 8000e94:	701a      	strb	r2, [r3, #0]
    break;
 8000e96:	e00f      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e98:	4b59      	ldr	r3, [pc, #356]	; (8001000 <cs43l22_Init+0x1c4>)
 8000e9a:	22af      	movs	r2, #175	; 0xaf
 8000e9c:	701a      	strb	r2, [r3, #0]
    break;
 8000e9e:	e00b      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000ea0:	4b57      	ldr	r3, [pc, #348]	; (8001000 <cs43l22_Init+0x1c4>)
 8000ea2:	22aa      	movs	r2, #170	; 0xaa
 8000ea4:	701a      	strb	r2, [r3, #0]
    break;
 8000ea6:	e007      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000ea8:	4b55      	ldr	r3, [pc, #340]	; (8001000 <cs43l22_Init+0x1c4>)
 8000eaa:	2205      	movs	r2, #5
 8000eac:	701a      	strb	r2, [r3, #0]
    break;    
 8000eae:	e003      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000eb0:	4b53      	ldr	r3, [pc, #332]	; (8001000 <cs43l22_Init+0x1c4>)
 8000eb2:	2205      	movs	r2, #5
 8000eb4:	701a      	strb	r2, [r3, #0]
    break;    
 8000eb6:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000eb8:	89fb      	ldrh	r3, [r7, #14]
 8000eba:	b2d8      	uxtb	r0, r3
 8000ebc:	4b50      	ldr	r3, [pc, #320]	; (8001000 <cs43l22_Init+0x1c4>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	2104      	movs	r1, #4
 8000ec6:	f000 facf 	bl	8001468 <CODEC_IO_Write>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461a      	mov	r2, r3
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000ed4:	89fb      	ldrh	r3, [r7, #14]
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	2281      	movs	r2, #129	; 0x81
 8000eda:	2105      	movs	r1, #5
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fac3 	bl	8001468 <CODEC_IO_Write>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	4413      	add	r3, r2
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000eec:	89fb      	ldrh	r3, [r7, #14]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2204      	movs	r2, #4
 8000ef2:	2106      	movs	r1, #6
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 fab7 	bl	8001468 <CODEC_IO_Write>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	4413      	add	r3, r2
 8000f02:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000f04:	7afa      	ldrb	r2, [r7, #11]
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	4611      	mov	r1, r2
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f964 	bl	80011d8 <cs43l22_SetVolume>
 8000f10:	4602      	mov	r2, r0
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	4413      	add	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000f18:	89bb      	ldrh	r3, [r7, #12]
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d023      	beq.n	8000f66 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000f1e:	89fb      	ldrh	r3, [r7, #14]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2206      	movs	r2, #6
 8000f24:	210f      	movs	r1, #15
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 fa9e 	bl	8001468 <CODEC_IO_Write>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	461a      	mov	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	4413      	add	r3, r2
 8000f34:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000f36:	89fb      	ldrh	r3, [r7, #14]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2124      	movs	r1, #36	; 0x24
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 fa92 	bl	8001468 <CODEC_IO_Write>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	2125      	movs	r1, #37	; 0x25
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fa86 	bl	8001468 <CODEC_IO_Write>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	4413      	add	r3, r2
 8000f64:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f66:	89fb      	ldrh	r3, [r7, #14]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	210a      	movs	r1, #10
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 fa7a 	bl	8001468 <CODEC_IO_Write>
 8000f74:	4603      	mov	r3, r0
 8000f76:	461a      	mov	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f7e:	89fb      	ldrh	r3, [r7, #14]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2204      	movs	r2, #4
 8000f84:	210e      	movs	r1, #14
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 fa6e 	bl	8001468 <CODEC_IO_Write>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	4413      	add	r3, r2
 8000f94:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f96:	89fb      	ldrh	r3, [r7, #14]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2127      	movs	r1, #39	; 0x27
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 fa62 	bl	8001468 <CODEC_IO_Write>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	4413      	add	r3, r2
 8000fac:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000fae:	89fb      	ldrh	r3, [r7, #14]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	211f      	movs	r1, #31
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f000 fa56 	bl	8001468 <CODEC_IO_Write>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	220a      	movs	r2, #10
 8000fcc:	211a      	movs	r1, #26
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fa4a 	bl	8001468 <CODEC_IO_Write>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	4413      	add	r3, r2
 8000fdc:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000fde:	89fb      	ldrh	r3, [r7, #14]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	220a      	movs	r2, #10
 8000fe4:	211b      	movs	r1, #27
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fa3e 	bl	8001468 <CODEC_IO_Write>
 8000fec:	4603      	mov	r3, r0
 8000fee:	461a      	mov	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000ff6:	697b      	ldr	r3, [r7, #20]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000019a 	.word	0x2000019a

08001004 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001008:	f7ff fe46 	bl	8000c98 <AUDIO_IO_DeInit>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}

08001010 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800101a:	f7ff fe05 	bl	8000c28 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2101      	movs	r1, #1
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fe52 	bl	8000cce <AUDIO_IO_Read>
 800102a:	4603      	mov	r3, r0
 800102c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	f023 0307 	bic.w	r3, r3, #7
 8001034:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001036:	7bfb      	ldrb	r3, [r7, #15]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	80fb      	strh	r3, [r7, #6]
 800104c:	4613      	mov	r3, r2
 800104e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001054:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <cs43l22_Play+0x70>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d123      	bne.n	80010a4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2206      	movs	r2, #6
 8001062:	210e      	movs	r1, #14
 8001064:	4618      	mov	r0, r3
 8001066:	f000 f9ff 	bl	8001468 <CODEC_IO_Write>
 800106a:	4603      	mov	r3, r0
 800106c:	461a      	mov	r2, r3
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f000 f919 	bl	80012b0 <cs43l22_SetMute>
 800107e:	4602      	mov	r2, r0
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001086:	88fb      	ldrh	r3, [r7, #6]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	229e      	movs	r2, #158	; 0x9e
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f9ea 	bl	8001468 <CODEC_IO_Write>
 8001094:	4603      	mov	r3, r0
 8001096:	461a      	mov	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800109e:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <cs43l22_Play+0x70>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80010a4:	68fb      	ldr	r3, [r7, #12]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000034 	.word	0x20000034

080010b4 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	2101      	movs	r1, #1
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f8f2 	bl	80012b0 <cs43l22_SetMute>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4413      	add	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2201      	movs	r2, #1
 80010da:	2102      	movs	r1, #2
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f9c3 	bl	8001468 <CODEC_IO_Write>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4413      	add	r3, r2
 80010ea:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80010ec:	68fb      	ldr	r3, [r7, #12]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f8ce 	bl	80012b0 <cs43l22_SetMute>
 8001114:	4602      	mov	r2, r0
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	e002      	b.n	8001128 <cs43l22_Resume+0x30>
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	3301      	adds	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2bfe      	cmp	r3, #254	; 0xfe
 800112c:	d9f9      	bls.n	8001122 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	b2d8      	uxtb	r0, r3
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <cs43l22_Resume+0x74>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	461a      	mov	r2, r3
 800113a:	2104      	movs	r1, #4
 800113c:	f000 f994 	bl	8001468 <CODEC_IO_Write>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	229e      	movs	r2, #158	; 0x9e
 8001150:	2102      	movs	r1, #2
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f988 	bl	8001468 <CODEC_IO_Write>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001162:	68fb      	ldr	r3, [r7, #12]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000019a 	.word	0x2000019a

08001170 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	2101      	movs	r1, #1
 8001184:	4618      	mov	r0, r3
 8001186:	f000 f893 	bl	80012b0 <cs43l22_SetMute>
 800118a:	4602      	mov	r2, r0
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2204      	movs	r2, #4
 8001198:	210e      	movs	r1, #14
 800119a:	4618      	mov	r0, r3
 800119c:	f000 f964 	bl	8001468 <CODEC_IO_Write>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	229f      	movs	r2, #159	; 0x9f
 80011b0:	2102      	movs	r1, #2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f958 	bl	8001468 <CODEC_IO_Write>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4413      	add	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80011c2:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <cs43l22_Stop+0x64>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]
  return counter;    
 80011c8:	68fb      	ldr	r3, [r7, #12]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000034 	.word	0x20000034

080011d8 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	460a      	mov	r2, r1
 80011e2:	80fb      	strh	r3, [r7, #6]
 80011e4:	4613      	mov	r3, r2
 80011e6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	2b64      	cmp	r3, #100	; 0x64
 80011f0:	d80b      	bhi.n	800120a <cs43l22_SetVolume+0x32>
 80011f2:	797a      	ldrb	r2, [r7, #5]
 80011f4:	4613      	mov	r3, r2
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	1a9b      	subs	r3, r3, r2
 80011fa:	4a25      	ldr	r2, [pc, #148]	; (8001290 <cs43l22_SetVolume+0xb8>)
 80011fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001200:	1152      	asrs	r2, r2, #5
 8001202:	17db      	asrs	r3, r3, #31
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	b2db      	uxtb	r3, r3
 8001208:	e000      	b.n	800120c <cs43l22_SetVolume+0x34>
 800120a:	23ff      	movs	r3, #255	; 0xff
 800120c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800120e:	7afb      	ldrb	r3, [r7, #11]
 8001210:	2be6      	cmp	r3, #230	; 0xe6
 8001212:	d91c      	bls.n	800124e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	b2d8      	uxtb	r0, r3
 8001218:	7afb      	ldrb	r3, [r7, #11]
 800121a:	3319      	adds	r3, #25
 800121c:	b2db      	uxtb	r3, r3
 800121e:	461a      	mov	r2, r3
 8001220:	2120      	movs	r1, #32
 8001222:	f000 f921 	bl	8001468 <CODEC_IO_Write>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	b2d8      	uxtb	r0, r3
 8001234:	7afb      	ldrb	r3, [r7, #11]
 8001236:	3319      	adds	r3, #25
 8001238:	b2db      	uxtb	r3, r3
 800123a:	461a      	mov	r2, r3
 800123c:	2121      	movs	r1, #33	; 0x21
 800123e:	f000 f913 	bl	8001468 <CODEC_IO_Write>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4413      	add	r3, r2
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	e01b      	b.n	8001286 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	b2d8      	uxtb	r0, r3
 8001252:	7afb      	ldrb	r3, [r7, #11]
 8001254:	3319      	adds	r3, #25
 8001256:	b2db      	uxtb	r3, r3
 8001258:	461a      	mov	r2, r3
 800125a:	2120      	movs	r1, #32
 800125c:	f000 f904 	bl	8001468 <CODEC_IO_Write>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	b2d8      	uxtb	r0, r3
 800126e:	7afb      	ldrb	r3, [r7, #11]
 8001270:	3319      	adds	r3, #25
 8001272:	b2db      	uxtb	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	2121      	movs	r1, #33	; 0x21
 8001278:	f000 f8f6 	bl	8001468 <CODEC_IO_Write>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	51eb851f 	.word	0x51eb851f

08001294 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	80fb      	strh	r3, [r7, #6]
  return 0;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d124      	bne.n	8001310 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80012c6:	88fb      	ldrh	r3, [r7, #6]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	22ff      	movs	r2, #255	; 0xff
 80012cc:	2104      	movs	r1, #4
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f8ca 	bl	8001468 <CODEC_IO_Write>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2201      	movs	r2, #1
 80012e4:	2122      	movs	r1, #34	; 0x22
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f8be 	bl	8001468 <CODEC_IO_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2201      	movs	r2, #1
 80012fc:	2123      	movs	r1, #35	; 0x23
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f8b2 	bl	8001468 <CODEC_IO_Write>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	e025      	b.n	800135c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001310:	88fb      	ldrh	r3, [r7, #6]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2200      	movs	r2, #0
 8001316:	2122      	movs	r1, #34	; 0x22
 8001318:	4618      	mov	r0, r3
 800131a:	f000 f8a5 	bl	8001468 <CODEC_IO_Write>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4413      	add	r3, r2
 8001326:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2200      	movs	r2, #0
 800132e:	2123      	movs	r1, #35	; 0x23
 8001330:	4618      	mov	r0, r3
 8001332:	f000 f899 	bl	8001468 <CODEC_IO_Write>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4413      	add	r3, r2
 800133e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	b2d8      	uxtb	r0, r3
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <cs43l22_SetMute+0xb8>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	461a      	mov	r2, r3
 800134c:	2104      	movs	r1, #4
 800134e:	f000 f88b 	bl	8001468 <CODEC_IO_Write>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4413      	add	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000019a 	.word	0x2000019a

0800136c <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	460a      	mov	r2, r1
 8001376:	80fb      	strh	r3, [r7, #6]
 8001378:	4613      	mov	r3, r2
 800137a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001380:	797b      	ldrb	r3, [r7, #5]
 8001382:	3b01      	subs	r3, #1
 8001384:	2b03      	cmp	r3, #3
 8001386:	d84b      	bhi.n	8001420 <cs43l22_SetOutputMode+0xb4>
 8001388:	a201      	add	r2, pc, #4	; (adr r2, 8001390 <cs43l22_SetOutputMode+0x24>)
 800138a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138e:	bf00      	nop
 8001390:	080013a1 	.word	0x080013a1
 8001394:	080013c1 	.word	0x080013c1
 8001398:	080013e1 	.word	0x080013e1
 800139c:	08001401 	.word	0x08001401
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80013a0:	88fb      	ldrh	r3, [r7, #6]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	22fa      	movs	r2, #250	; 0xfa
 80013a6:	2104      	movs	r1, #4
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 f85d 	bl	8001468 <CODEC_IO_Write>
 80013ae:	4603      	mov	r3, r0
 80013b0:	461a      	mov	r2, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4413      	add	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013ba:	22fa      	movs	r2, #250	; 0xfa
 80013bc:	701a      	strb	r2, [r3, #0]
      break;
 80013be:	e03f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80013c0:	88fb      	ldrh	r3, [r7, #6]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	22af      	movs	r2, #175	; 0xaf
 80013c6:	2104      	movs	r1, #4
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 f84d 	bl	8001468 <CODEC_IO_Write>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	4413      	add	r3, r2
 80013d6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013da:	22af      	movs	r2, #175	; 0xaf
 80013dc:	701a      	strb	r2, [r3, #0]
      break;
 80013de:	e02f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	22aa      	movs	r2, #170	; 0xaa
 80013e6:	2104      	movs	r1, #4
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 f83d 	bl	8001468 <CODEC_IO_Write>
 80013ee:	4603      	mov	r3, r0
 80013f0:	461a      	mov	r2, r3
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013f8:	4b14      	ldr	r3, [pc, #80]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013fa:	22aa      	movs	r2, #170	; 0xaa
 80013fc:	701a      	strb	r2, [r3, #0]
      break;
 80013fe:	e01f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2205      	movs	r2, #5
 8001406:	2104      	movs	r1, #4
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f82d 	bl	8001468 <CODEC_IO_Write>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4413      	add	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 800141a:	2205      	movs	r2, #5
 800141c:	701a      	strb	r2, [r3, #0]
      break;    
 800141e:	e00f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2205      	movs	r2, #5
 8001426:	2104      	movs	r1, #4
 8001428:	4618      	mov	r0, r3
 800142a:	f000 f81d 	bl	8001468 <CODEC_IO_Write>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	4413      	add	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001438:	4b04      	ldr	r3, [pc, #16]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 800143a:	2205      	movs	r2, #5
 800143c:	701a      	strb	r2, [r3, #0]
      break;
 800143e:	bf00      	nop
  }  
  return counter;
 8001440:	68fb      	ldr	r3, [r7, #12]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	2000019a 	.word	0x2000019a

08001450 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
  return 0;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
 8001472:	460b      	mov	r3, r1
 8001474:	71bb      	strb	r3, [r7, #6]
 8001476:	4613      	mov	r3, r2
 8001478:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800147e:	797a      	ldrb	r2, [r7, #5]
 8001480:	79b9      	ldrb	r1, [r7, #6]
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fc0e 	bl	8000ca6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	b2db      	uxtb	r3, r3
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4a08      	ldr	r2, [pc, #32]	; (80014c8 <disk_status+0x30>)
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	4905      	ldr	r1, [pc, #20]	; (80014c8 <disk_status+0x30>)
 80014b2:	440a      	add	r2, r1
 80014b4:	7a12      	ldrb	r2, [r2, #8]
 80014b6:	4610      	mov	r0, r2
 80014b8:	4798      	blx	r3
 80014ba:	4603      	mov	r3, r0
 80014bc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80014be:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200001b0 	.word	0x200001b0

080014cc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80014d6:	2300      	movs	r3, #0
 80014d8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <disk_initialize+0x48>)
 80014de:	5cd3      	ldrb	r3, [r2, r3]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d111      	bne.n	8001508 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4a0b      	ldr	r2, [pc, #44]	; (8001514 <disk_initialize+0x48>)
 80014e8:	2101      	movs	r1, #1
 80014ea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	4a09      	ldr	r2, [pc, #36]	; (8001514 <disk_initialize+0x48>)
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	79fa      	ldrb	r2, [r7, #7]
 80014fa:	4906      	ldr	r1, [pc, #24]	; (8001514 <disk_initialize+0x48>)
 80014fc:	440a      	add	r2, r1
 80014fe:	7a12      	ldrb	r2, [r2, #8]
 8001500:	4610      	mov	r0, r2
 8001502:	4798      	blx	r3
 8001504:	4603      	mov	r3, r0
 8001506:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200001b0 	.word	0x200001b0

08001518 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	4603      	mov	r3, r0
 8001526:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <disk_read+0x3c>)
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	689c      	ldr	r4, [r3, #8]
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	4a07      	ldr	r2, [pc, #28]	; (8001554 <disk_read+0x3c>)
 8001538:	4413      	add	r3, r2
 800153a:	7a18      	ldrb	r0, [r3, #8]
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	47a0      	blx	r4
 8001544:	4603      	mov	r3, r0
 8001546:	75fb      	strb	r3, [r7, #23]
  return res;
 8001548:	7dfb      	ldrb	r3, [r7, #23]
}
 800154a:	4618      	mov	r0, r3
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	bf00      	nop
 8001554:	200001b0 	.word	0x200001b0

08001558 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	4603      	mov	r3, r0
 8001566:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <disk_write+0x3c>)
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	68dc      	ldr	r4, [r3, #12]
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	4a07      	ldr	r2, [pc, #28]	; (8001594 <disk_write+0x3c>)
 8001578:	4413      	add	r3, r2
 800157a:	7a18      	ldrb	r0, [r3, #8]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	47a0      	blx	r4
 8001584:	4603      	mov	r3, r0
 8001586:	75fb      	strb	r3, [r7, #23]
  return res;
 8001588:	7dfb      	ldrb	r3, [r7, #23]
}
 800158a:	4618      	mov	r0, r3
 800158c:	371c      	adds	r7, #28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd90      	pop	{r4, r7, pc}
 8001592:	bf00      	nop
 8001594:	200001b0 	.word	0x200001b0

08001598 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	603a      	str	r2, [r7, #0]
 80015a2:	71fb      	strb	r3, [r7, #7]
 80015a4:	460b      	mov	r3, r1
 80015a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a09      	ldr	r2, [pc, #36]	; (80015d0 <disk_ioctl+0x38>)
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	4906      	ldr	r1, [pc, #24]	; (80015d0 <disk_ioctl+0x38>)
 80015b8:	440a      	add	r2, r1
 80015ba:	7a10      	ldrb	r0, [r2, #8]
 80015bc:	79b9      	ldrb	r1, [r7, #6]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	4798      	blx	r3
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]
  return res;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200001b0 	.word	0x200001b0

080015d4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80015d8:	490a      	ldr	r1, [pc, #40]	; (8001604 <MX_FATFS_Init+0x30>)
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <MX_FATFS_Init+0x34>)
 80015dc:	f003 f994 	bl	8004908 <FATFS_LinkDriver>
 80015e0:	4603      	mov	r3, r0
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_FATFS_Init+0x38>)
 80015e6:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <MX_FATFS_Init+0x38>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <MX_FATFS_Init+0x20>
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_FATFS_Init+0x3c>)
 80015f2:	e000      	b.n	80015f6 <MX_FATFS_Init+0x22>
 80015f4:	4b07      	ldr	r3, [pc, #28]	; (8001614 <MX_FATFS_Init+0x40>)
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	; (8001618 <MX_FATFS_Init+0x44>)
 80015fa:	f00a fdfd 	bl	800c1f8 <iprintf>
    /* USER CODE END Init */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20001850 	.word	0x20001850
 8001608:	20000040 	.word	0x20000040
 800160c:	20001854 	.word	0x20001854
 8001610:	0800d108 	.word	0x0800d108
 8001614:	0800d118 	.word	0x0800d118
 8001618:	0800d120 	.word	0x0800d120

0800161c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800161c:	b480      	push	{r7}
 800161e:	b087      	sub	sp, #28
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8001630:	e007      	b.n	8001642 <mem_cpy+0x26>
		*d++ = *s++;
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	1c53      	adds	r3, r2, #1
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	1c59      	adds	r1, r3, #1
 800163c:	6179      	str	r1, [r7, #20]
 800163e:	7812      	ldrb	r2, [r2, #0]
 8001640:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	1e5a      	subs	r2, r3, #1
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f2      	bne.n	8001632 <mem_cpy+0x16>
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8001668:	e005      	b.n	8001676 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	1c5a      	adds	r2, r3, #1
 800166e:	617a      	str	r2, [r7, #20]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	1e5a      	subs	r2, r3, #1
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f4      	bne.n	800166a <mem_set+0x12>
}
 8001680:	bf00      	nop
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80016a4:	bf00      	nop
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	1e5a      	subs	r2, r3, #1
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00d      	beq.n	80016cc <mem_cmp+0x40>
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	61fa      	str	r2, [r7, #28]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	4619      	mov	r1, r3
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	61ba      	str	r2, [r7, #24]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	1acb      	subs	r3, r1, r3
 80016c4:	617b      	str	r3, [r7, #20]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0ec      	beq.n	80016a6 <mem_cmp+0x1a>
	return r;
 80016cc:	697b      	ldr	r3, [r7, #20]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	; 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80016e4:	e002      	b.n	80016ec <chk_chr+0x12>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <chk_chr+0x26>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d1f2      	bne.n	80016e6 <chk_chr+0xc>
	return *str;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	e038      	b.n	8001796 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8001724:	4930      	ldr	r1, [pc, #192]	; (80017e8 <chk_lock+0xd8>)
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d029      	beq.n	800178c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8001738:	492b      	ldr	r1, [pc, #172]	; (80017e8 <chk_lock+0xd8>)
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800174e:	429a      	cmp	r2, r3
 8001750:	d11e      	bne.n	8001790 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8001752:	4925      	ldr	r1, [pc, #148]	; (80017e8 <chk_lock+0xd8>)
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	4613      	mov	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	3304      	adds	r3, #4
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800176a:	429a      	cmp	r2, r3
 800176c:	d110      	bne.n	8001790 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800176e:	491e      	ldr	r1, [pc, #120]	; (80017e8 <chk_lock+0xd8>)
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	3308      	adds	r3, #8
 800177e:	881a      	ldrh	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 8001786:	429a      	cmp	r2, r3
 8001788:	d102      	bne.n	8001790 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800178a:	e007      	b.n	800179c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800178c:	2301      	movs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	3301      	adds	r3, #1
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0c3      	beq.n	8001724 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d109      	bne.n	80017b6 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d102      	bne.n	80017ae <chk_lock+0x9e>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d101      	bne.n	80017b2 <chk_lock+0xa2>
 80017ae:	2300      	movs	r3, #0
 80017b0:	e013      	b.n	80017da <chk_lock+0xca>
 80017b2:	2312      	movs	r3, #18
 80017b4:	e011      	b.n	80017da <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10b      	bne.n	80017d4 <chk_lock+0xc4>
 80017bc:	490a      	ldr	r1, [pc, #40]	; (80017e8 <chk_lock+0xd8>)
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4613      	mov	r3, r2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4413      	add	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	440b      	add	r3, r1
 80017ca:	330a      	adds	r3, #10
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017d2:	d101      	bne.n	80017d8 <chk_lock+0xc8>
 80017d4:	2310      	movs	r3, #16
 80017d6:	e000      	b.n	80017da <chk_lock+0xca>
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	200001a4 	.word	0x200001a4

080017ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	e002      	b.n	80017fe <enq_lock+0x12>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3301      	adds	r3, #1
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d109      	bne.n	8001818 <enq_lock+0x2c>
 8001804:	490a      	ldr	r1, [pc, #40]	; (8001830 <enq_lock+0x44>)
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	4613      	mov	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4413      	add	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	440b      	add	r3, r1
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ef      	bne.n	80017f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b01      	cmp	r3, #1
 800181c:	bf14      	ite	ne
 800181e:	2301      	movne	r3, #1
 8001820:	2300      	moveq	r3, #0
 8001822:	b2db      	uxtb	r3, r3
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	200001a4 	.word	0x200001a4

08001834 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	e02b      	b.n	800189c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8001844:	4956      	ldr	r1, [pc, #344]	; (80019a0 <inc_lock+0x16c>)
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800185a:	429a      	cmp	r2, r3
 800185c:	d11b      	bne.n	8001896 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800185e:	4950      	ldr	r1, [pc, #320]	; (80019a0 <inc_lock+0x16c>)
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4613      	mov	r3, r2
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4413      	add	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	3304      	adds	r3, #4
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8001876:	429a      	cmp	r2, r3
 8001878:	d10d      	bne.n	8001896 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800187a:	4949      	ldr	r1, [pc, #292]	; (80019a0 <inc_lock+0x16c>)
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4613      	mov	r3, r2
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	3308      	adds	r3, #8
 800188a:	881a      	ldrh	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8001892:	429a      	cmp	r2, r3
 8001894:	d006      	beq.n	80018a4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	3301      	adds	r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0d0      	beq.n	8001844 <inc_lock+0x10>
 80018a2:	e000      	b.n	80018a6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 80018a4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d145      	bne.n	8001938 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	e002      	b.n	80018b8 <inc_lock+0x84>
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3301      	adds	r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <inc_lock+0x9e>
 80018be:	4938      	ldr	r1, [pc, #224]	; (80019a0 <inc_lock+0x16c>)
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	4613      	mov	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1ef      	bne.n	80018b2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <inc_lock+0xa8>
 80018d8:	2300      	movs	r3, #0
 80018da:	e05a      	b.n	8001992 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80018e2:	482f      	ldr	r0, [pc, #188]	; (80019a0 <inc_lock+0x16c>)
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4613      	mov	r3, r2
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	4413      	add	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4403      	add	r3, r0
 80018f0:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80018f8:	4829      	ldr	r0, [pc, #164]	; (80019a0 <inc_lock+0x16c>)
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4403      	add	r3, r0
 8001906:	3304      	adds	r3, #4
 8001908:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8001910:	4923      	ldr	r1, [pc, #140]	; (80019a0 <inc_lock+0x16c>)
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	4613      	mov	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	3308      	adds	r3, #8
 8001920:	4602      	mov	r2, r0
 8001922:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8001924:	491e      	ldr	r1, [pc, #120]	; (80019a0 <inc_lock+0x16c>)
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4613      	mov	r3, r2
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	4413      	add	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	330a      	adds	r3, #10
 8001934:	2200      	movs	r2, #0
 8001936:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00c      	beq.n	8001958 <inc_lock+0x124>
 800193e:	4918      	ldr	r1, [pc, #96]	; (80019a0 <inc_lock+0x16c>)
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	330a      	adds	r3, #10
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <inc_lock+0x124>
 8001954:	2300      	movs	r3, #0
 8001956:	e01c      	b.n	8001992 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10b      	bne.n	8001976 <inc_lock+0x142>
 800195e:	4910      	ldr	r1, [pc, #64]	; (80019a0 <inc_lock+0x16c>)
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4613      	mov	r3, r2
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	4413      	add	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	330a      	adds	r3, #10
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	b299      	uxth	r1, r3
 8001974:	e001      	b.n	800197a <inc_lock+0x146>
 8001976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800197a:	4809      	ldr	r0, [pc, #36]	; (80019a0 <inc_lock+0x16c>)
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4613      	mov	r3, r2
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4403      	add	r3, r0
 8001988:	330a      	adds	r3, #10
 800198a:	460a      	mov	r2, r1
 800198c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	3301      	adds	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	200001a4 	.word	0x200001a4

080019a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d12e      	bne.n	8001a16 <dec_lock+0x72>
		n = Files[i].ctr;
 80019b8:	491b      	ldr	r1, [pc, #108]	; (8001a28 <dec_lock+0x84>)
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4613      	mov	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	330a      	adds	r3, #10
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80019cc:	89fb      	ldrh	r3, [r7, #14]
 80019ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d2:	d101      	bne.n	80019d8 <dec_lock+0x34>
 80019d4:	2300      	movs	r3, #0
 80019d6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80019d8:	89fb      	ldrh	r3, [r7, #14]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <dec_lock+0x40>
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80019e4:	4910      	ldr	r1, [pc, #64]	; (8001a28 <dec_lock+0x84>)
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	440b      	add	r3, r1
 80019f2:	330a      	adds	r3, #10
 80019f4:	89fa      	ldrh	r2, [r7, #14]
 80019f6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80019f8:	89fb      	ldrh	r3, [r7, #14]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d108      	bne.n	8001a10 <dec_lock+0x6c>
 80019fe:	490a      	ldr	r1, [pc, #40]	; (8001a28 <dec_lock+0x84>)
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001a10:	2300      	movs	r3, #0
 8001a12:	737b      	strb	r3, [r7, #13]
 8001a14:	e001      	b.n	8001a1a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8001a16:	2302      	movs	r3, #2
 8001a18:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8001a1a:	7b7b      	ldrb	r3, [r7, #13]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	200001a4 	.word	0x200001a4

08001a2c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e016      	b.n	8001a68 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001a3a:	4910      	ldr	r1, [pc, #64]	; (8001a7c <clear_lock+0x50>)
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d108      	bne.n	8001a62 <clear_lock+0x36>
 8001a50:	490a      	ldr	r1, [pc, #40]	; (8001a7c <clear_lock+0x50>)
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	3301      	adds	r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0e5      	beq.n	8001a3a <clear_lock+0xe>
	}
}
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	200001a4 	.word	0x200001a4

08001a80 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d038      	beq.n	8001b08 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8001a9c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	f7ff fd55 	bl	8001558 <disk_write>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <sync_window+0x3a>
			res = FR_DISK_ERR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
 8001ab8:	e026      	b.n	8001b08 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	1ad2      	subs	r2, r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d218      	bcs.n	8001b08 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	e010      	b.n	8001b02 <sync_window+0x82>
					wsect += fs->fsize;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4413      	add	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	2301      	movs	r3, #1
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	f7ff fd2e 	bl	8001558 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d8eb      	bhi.n	8001ae0 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d01b      	beq.n	8001b64 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff ffa7 	bl	8001a80 <sync_window>
 8001b32:	4603      	mov	r3, r0
 8001b34:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d113      	bne.n	8001b64 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	2301      	movs	r3, #1
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	f7ff fce6 	bl	8001518 <disk_read>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b56:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b084      	sub	sp, #16
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff82 	bl	8001a80 <sync_window>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f040 809b 	bne.w	8001cbe <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	f040 8088 	bne.w	8001ca4 <sync_fs+0x136>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	f040 8082 	bne.w	8001ca4 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fd55 	bl	8001658 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2255      	movs	r2, #85	; 0x55
 8001bb2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	22aa      	movs	r2, #170	; 0xaa
 8001bba:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2252      	movs	r2, #82	; 0x52
 8001bc2:	701a      	strb	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2252      	movs	r2, #82	; 0x52
 8001bc8:	705a      	strb	r2, [r3, #1]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2261      	movs	r2, #97	; 0x61
 8001bce:	709a      	strb	r2, [r3, #2]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2241      	movs	r2, #65	; 0x41
 8001bd4:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2272      	movs	r2, #114	; 0x72
 8001bda:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2272      	movs	r2, #114	; 0x72
 8001be2:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2241      	movs	r2, #65	; 0x41
 8001bea:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2261      	movs	r2, #97	; 0x61
 8001bf2:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	0a1b      	lsrs	r3, r3, #8
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c1e:	0c1b      	lsrs	r3, r3, #16
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c2e:	0e1b      	lsrs	r3, r3, #24
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c70:	0e1b      	lsrs	r3, r3, #24
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8001c96:	2301      	movs	r3, #1
 8001c98:	f7ff fc5e 	bl	8001558 <disk_write>
			fs->fsi_flag = 0;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fc72 	bl	8001598 <disk_ioctl>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <sync_fs+0x150>
			res = FR_DISK_ERR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	3b02      	subs	r3, #2
 8001cd6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001cde:	3b02      	subs	r3, #2
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d301      	bcc.n	8001cea <clust2sect+0x22>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e00a      	b.n	8001d00 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	fb03 f202 	mul.w	r2, r3, r2
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8001cfe:	4413      	add	r3, r2
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d905      	bls.n	8001d28 <get_fat+0x1c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d302      	bcc.n	8001d2e <get_fat+0x22>
		val = 1;	/* Internal error */
 8001d28:	2301      	movs	r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	e0a0      	b.n	8001e70 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d32:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d044      	beq.n	8001dc8 <get_fat+0xbc>
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	d063      	beq.n	8001e0a <get_fat+0xfe>
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	f040 808a 	bne.w	8001e5c <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	085b      	lsrs	r3, r3, #1
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	4413      	add	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	0a5b      	lsrs	r3, r3, #9
 8001d60:	4413      	add	r3, r2
 8001d62:	4619      	mov	r1, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff fed4 	bl	8001b12 <move_window>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d178      	bne.n	8001e62 <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	60fa      	str	r2, [r7, #12]
 8001d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	0a5b      	lsrs	r3, r3, #9
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff febf 	bl	8001b12 <move_window>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d165      	bne.n	8001e66 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	021b      	lsls	r3, r3, #8
 8001da6:	461a      	mov	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d002      	beq.n	8001dbe <get_fat+0xb2>
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	091b      	lsrs	r3, r3, #4
 8001dbc:	e002      	b.n	8001dc4 <get_fat+0xb8>
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc4:	617b      	str	r3, [r7, #20]
			break;
 8001dc6:	e053      	b.n	8001e70 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff fe9b 	bl	8001b12 <move_window>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d143      	bne.n	8001e6a <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3301      	adds	r3, #1
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	b21a      	sxth	r2, r3
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	b21b      	sxth	r3, r3
 8001e00:	4313      	orrs	r3, r2
 8001e02:	b21b      	sxth	r3, r3
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	617b      	str	r3, [r7, #20]
			break;
 8001e08:	e032      	b.n	8001e70 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	09db      	lsrs	r3, r3, #7
 8001e14:	4413      	add	r3, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff fe7a 	bl	8001b12 <move_window>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d124      	bne.n	8001e6e <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	3303      	adds	r3, #3
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	061a      	lsls	r2, r3, #24
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	041b      	lsls	r3, r3, #16
 8001e42:	4313      	orrs	r3, r2
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	3201      	adds	r2, #1
 8001e48:	7812      	ldrb	r2, [r2, #0]
 8001e4a:	0212      	lsls	r2, r2, #8
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	7812      	ldrb	r2, [r2, #0]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e58:	617b      	str	r3, [r7, #20]
			break;
 8001e5a:	e009      	b.n	8001e70 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	e006      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e62:	bf00      	nop
 8001e64:	e004      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e66:	bf00      	nop
 8001e68:	e002      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001e6a:	bf00      	nop
 8001e6c:	e000      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001e6e:	bf00      	nop
		}
	}

	return val;
 8001e70:	697b      	ldr	r3, [r7, #20]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b088      	sub	sp, #32
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d905      	bls.n	8001e98 <put_fat+0x1e>
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d302      	bcc.n	8001e9e <put_fat+0x24>
		res = FR_INT_ERR;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	77fb      	strb	r3, [r7, #31]
 8001e9c:	e0f3      	b.n	8002086 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d074      	beq.n	8001f92 <put_fat+0x118>
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	f000 8099 	beq.w	8001fe0 <put_fat+0x166>
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	f040 80df 	bne.w	8002072 <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	085b      	lsrs	r3, r3, #1
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	0a5b      	lsrs	r3, r3, #9
 8001ecc:	4413      	add	r3, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f7ff fe1e 	bl	8001b12 <move_window>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001eda:	7ffb      	ldrb	r3, [r7, #31]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 80cb 	bne.w	8002078 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	617a      	str	r2, [r7, #20]
 8001ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	4413      	add	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00d      	beq.n	8001f18 <put_fat+0x9e>
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	b25b      	sxtb	r3, r3
 8001f10:	4313      	orrs	r3, r2
 8001f12:	b25b      	sxtb	r3, r3
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	e001      	b.n	8001f1c <put_fat+0xa2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	0a5b      	lsrs	r3, r3, #9
 8001f32:	4413      	add	r3, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f7ff fdeb 	bl	8001b12 <move_window>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001f40:	7ffb      	ldrb	r3, [r7, #31]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f040 809a 	bne.w	800207c <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <put_fat+0xec>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	e00e      	b.n	8001f84 <put_fat+0x10a>
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	f023 030f 	bic.w	r3, r3, #15
 8001f70:	b25a      	sxtb	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	f003 030f 	and.w	r3, r3, #15
 8001f7c:	b25b      	sxtb	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001f90:	e079      	b.n	8002086 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	4413      	add	r3, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f7ff fdb6 	bl	8001b12 <move_window>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001faa:	7ffb      	ldrb	r3, [r7, #31]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d167      	bne.n	8002080 <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	0a1b      	lsrs	r3, r3, #8
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001fde:	e052      	b.n	8002086 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	09db      	lsrs	r3, r3, #7
 8001fea:	4413      	add	r3, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f7ff fd8f 	bl	8001b12 <move_window>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001ff8:	7ffb      	ldrb	r3, [r7, #31]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d142      	bne.n	8002084 <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4413      	add	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	3303      	adds	r3, #3
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	061a      	lsls	r2, r3, #24
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	3302      	adds	r3, #2
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	041b      	lsls	r3, r3, #16
 800201c:	4313      	orrs	r3, r2
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	3201      	adds	r2, #1
 8002022:	7812      	ldrb	r2, [r2, #0]
 8002024:	0212      	lsls	r2, r2, #8
 8002026:	4313      	orrs	r3, r2
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	7812      	ldrb	r2, [r2, #0]
 800202c:	4313      	orrs	r3, r2
 800202e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	4313      	orrs	r3, r2
 8002036:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	701a      	strb	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	b29b      	uxth	r3, r3
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	b29a      	uxth	r2, r3
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	3301      	adds	r3, #1
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	701a      	strb	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	0c1a      	lsrs	r2, r3, #16
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	3302      	adds	r3, #2
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	701a      	strb	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	0e1a      	lsrs	r2, r3, #24
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	3303      	adds	r3, #3
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8002070:	e009      	b.n	8002086 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 8002072:	2302      	movs	r3, #2
 8002074:	77fb      	strb	r3, [r7, #31]
 8002076:	e006      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002078:	bf00      	nop
 800207a:	e004      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 800207c:	bf00      	nop
 800207e:	e002      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002080:	bf00      	nop
 8002082:	e000      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002084:	bf00      	nop
		}
	}

	return res;
 8002086:	7ffb      	ldrb	r3, [r7, #31]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3720      	adds	r7, #32
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d905      	bls.n	80020ac <remove_chain+0x1c>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d302      	bcc.n	80020b2 <remove_chain+0x22>
		res = FR_INT_ERR;
 80020ac:	2302      	movs	r3, #2
 80020ae:	73fb      	strb	r3, [r7, #15]
 80020b0:	e043      	b.n	800213a <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80020b6:	e036      	b.n	8002126 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80020b8:	6839      	ldr	r1, [r7, #0]
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe26 	bl	8001d0c <get_fat>
 80020c0:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d035      	beq.n	8002134 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d102      	bne.n	80020d4 <remove_chain+0x44>
 80020ce:	2302      	movs	r3, #2
 80020d0:	73fb      	strb	r3, [r7, #15]
 80020d2:	e032      	b.n	800213a <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020da:	d102      	bne.n	80020e2 <remove_chain+0x52>
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e02b      	b.n	800213a <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80020e2:	2200      	movs	r2, #0
 80020e4:	6839      	ldr	r1, [r7, #0]
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff fec7 	bl	8001e7a <put_fat>
 80020ec:	4603      	mov	r3, r0
 80020ee:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d120      	bne.n	8002138 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002100:	d00f      	beq.n	8002122 <remove_chain+0x92>
				fs->free_clust++;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	b2da      	uxtb	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d3c2      	bcc.n	80020b8 <remove_chain+0x28>
 8002132:	e002      	b.n	800213a <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8002134:	bf00      	nop
 8002136:	e000      	b.n	800213a <remove_chain+0xaa>
			if (res != FR_OK) break;
 8002138:	bf00      	nop
		}
	}

	return res;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10f      	bne.n	8002174 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800215a:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d005      	beq.n	800216e <create_chain+0x2a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	429a      	cmp	r2, r3
 800216c:	d31c      	bcc.n	80021a8 <create_chain+0x64>
 800216e:	2301      	movs	r3, #1
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	e019      	b.n	80021a8 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8002174:	6839      	ldr	r1, [r7, #0]
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff fdc8 	bl	8001d0c <get_fat>
 800217c:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d801      	bhi.n	8002188 <create_chain+0x44>
 8002184:	2301      	movs	r3, #1
 8002186:	e076      	b.n	8002276 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800218e:	d101      	bne.n	8002194 <create_chain+0x50>
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	e070      	b.n	8002276 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	429a      	cmp	r2, r3
 800219e:	d201      	bcs.n	80021a4 <create_chain+0x60>
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	e068      	b.n	8002276 <create_chain+0x132>
		scl = clst;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	3301      	adds	r3, #1
 80021b0:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d307      	bcc.n	80021ce <create_chain+0x8a>
			ncl = 2;
 80021be:	2302      	movs	r3, #2
 80021c0:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d901      	bls.n	80021ce <create_chain+0x8a>
 80021ca:	2300      	movs	r3, #0
 80021cc:	e053      	b.n	8002276 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80021ce:	6979      	ldr	r1, [r7, #20]
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff fd9b 	bl	8001d0c <get_fat>
 80021d6:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00e      	beq.n	80021fc <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d002      	beq.n	80021ec <create_chain+0xa8>
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <create_chain+0xac>
			return cs;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	e042      	b.n	8002276 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d1d9      	bne.n	80021ac <create_chain+0x68>
 80021f8:	2300      	movs	r3, #0
 80021fa:	e03c      	b.n	8002276 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80021fc:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80021fe:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8002202:	6979      	ldr	r1, [r7, #20]
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff fe38 	bl	8001e7a <put_fat>
 800220a:	4603      	mov	r3, r0
 800220c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800220e:	7bfb      	ldrb	r3, [r7, #15]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d109      	bne.n	8002228 <create_chain+0xe4>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d006      	beq.n	8002228 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff fe2b 	bl	8001e7a <put_fat>
 8002224:	4603      	mov	r3, r0
 8002226:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d11a      	bne.n	8002264 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002240:	d018      	beq.n	8002274 <create_chain+0x130>
			fs->free_clust--;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002248:	1e5a      	subs	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	b2da      	uxtb	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8002262:	e007      	b.n	8002274 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d102      	bne.n	8002270 <create_chain+0x12c>
 800226a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800226e:	e000      	b.n	8002272 <create_chain+0x12e>
 8002270:	2301      	movs	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8002274:	697b      	ldr	r3, [r7, #20]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800227e:	b480      	push	{r7}
 8002280:	b087      	sub	sp, #28
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800228e:	3304      	adds	r3, #4
 8002290:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	0a5b      	lsrs	r3, r3, #9
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800229c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80022a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80022a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1d1a      	adds	r2, r3, #4
 80022aa:	613a      	str	r2, [r7, #16]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <clmt_clust+0x3c>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e010      	b.n	80022dc <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d307      	bcc.n	80022d2 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	3304      	adds	r3, #4
 80022ce:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80022d0:	e7e9      	b.n	80022a6 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80022d2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	4413      	add	r3, r2
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002302:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d007      	beq.n	800231a <dir_sdi+0x32>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002310:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	429a      	cmp	r2, r3
 8002318:	d301      	bcc.n	800231e <dir_sdi+0x36>
		return FR_INT_ERR;
 800231a:	2302      	movs	r3, #2
 800231c:	e074      	b.n	8002408 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10c      	bne.n	800233e <dir_sdi+0x56>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800232a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800232e:	2b03      	cmp	r3, #3
 8002330:	d105      	bne.n	800233e <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002338:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800233c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d111      	bne.n	8002368 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800234a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800234e:	461a      	mov	r2, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	4293      	cmp	r3, r2
 8002354:	d301      	bcc.n	800235a <dir_sdi+0x72>
			return FR_INT_ERR;
 8002356:	2302      	movs	r3, #2
 8002358:	e056      	b.n	8002408 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002360:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	e032      	b.n	80023ce <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800236e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8002376:	e01e      	b.n	80023b6 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800237e:	6979      	ldr	r1, [r7, #20]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fcc3 	bl	8001d0c <get_fat>
 8002386:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800238e:	d101      	bne.n	8002394 <dir_sdi+0xac>
 8002390:	2301      	movs	r3, #1
 8002392:	e039      	b.n	8002408 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d907      	bls.n	80023aa <dir_sdi+0xc2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d301      	bcc.n	80023ae <dir_sdi+0xc6>
				return FR_INT_ERR;
 80023aa:	2302      	movs	r3, #2
 80023ac:	e02c      	b.n	8002408 <dir_sdi+0x120>
			idx -= ic;
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d2dc      	bcs.n	8002378 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023c4:	6979      	ldr	r1, [r7, #20]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fc7e 	bl	8001cc8 <clust2sect>
 80023cc:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <dir_sdi+0xf8>
 80023dc:	2302      	movs	r3, #2
 80023de:	e013      	b.n	8002408 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	091a      	lsrs	r2, r3, #4
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	441a      	add	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023f4:	461a      	mov	r2, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	f003 030f 	and.w	r3, r3, #15
 80023fc:	015b      	lsls	r3, r3, #5
 80023fe:	441a      	add	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002410:	b590      	push	{r4, r7, lr}
 8002412:	b087      	sub	sp, #28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8002420:	3301      	adds	r3, #1
 8002422:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	b29b      	uxth	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d004      	beq.n	8002436 <dir_next+0x26>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <dir_next+0x2a>
		return FR_NO_FILE;
 8002436:	2304      	movs	r3, #4
 8002438:	e0dd      	b.n	80025f6 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f003 030f 	and.w	r3, r3, #15
 8002440:	2b00      	cmp	r3, #0
 8002442:	f040 80c6 	bne.w	80025d2 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10b      	bne.n	8002476 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002464:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8002468:	461a      	mov	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4293      	cmp	r3, r2
 800246e:	f0c0 80b0 	bcc.w	80025d2 <dir_next+0x1c2>
				return FR_NO_FILE;
 8002472:	2304      	movs	r3, #4
 8002474:	e0bf      	b.n	80025f6 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8002480:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8002484:	3a01      	subs	r2, #1
 8002486:	4013      	ands	r3, r2
 8002488:	2b00      	cmp	r3, #0
 800248a:	f040 80a2 	bne.w	80025d2 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800249a:	4619      	mov	r1, r3
 800249c:	4610      	mov	r0, r2
 800249e:	f7ff fc35 	bl	8001d0c <get_fat>
 80024a2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d801      	bhi.n	80024ae <dir_next+0x9e>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e0a3      	b.n	80025f6 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024b4:	d101      	bne.n	80024ba <dir_next+0xaa>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e09d      	b.n	80025f6 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d374      	bcc.n	80025b4 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <dir_next+0xc4>
 80024d0:	2304      	movs	r3, #4
 80024d2:	e090      	b.n	80025f6 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f7ff fe2e 	bl	8002144 <create_chain>
 80024e8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <dir_next+0xe4>
 80024f0:	2307      	movs	r3, #7
 80024f2:	e080      	b.n	80025f6 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <dir_next+0xee>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e07b      	b.n	80025f6 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002504:	d101      	bne.n	800250a <dir_next+0xfa>
 8002506:	2301      	movs	r3, #1
 8002508:	e075      	b.n	80025f6 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fab5 	bl	8001a80 <sync_window>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <dir_next+0x110>
 800251c:	2301      	movs	r3, #1
 800251e:	e06a      	b.n	80025f6 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800252a:	2100      	movs	r1, #0
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff f893 	bl	8001658 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800253e:	6979      	ldr	r1, [r7, #20]
 8002540:	4610      	mov	r0, r2
 8002542:	f7ff fbc1 	bl	8001cc8 <clust2sect>
 8002546:	4603      	mov	r3, r0
 8002548:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800254c:	2300      	movs	r3, #0
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	e01b      	b.n	800258a <dir_next+0x17a>
						dp->fs->wflag = 1;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fa8b 	bl	8001a80 <sync_window>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <dir_next+0x164>
 8002570:	2301      	movs	r3, #1
 8002572:	e040      	b.n	80025f6 <dir_next+0x1e6>
						dp->fs->winsect++;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800257a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800257e:	3201      	adds	r2, #1
 8002580:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	3301      	adds	r3, #1
 8002588:	613b      	str	r3, [r7, #16]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002590:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002594:	461a      	mov	r2, r3
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4293      	cmp	r3, r2
 800259a:	d3da      	bcc.n	8002552 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025a2:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	1a8a      	subs	r2, r1, r2
 80025b0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025c2:	6979      	ldr	r1, [r7, #20]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fb7f 	bl	8001cc8 <clust2sect>
 80025ca:	4602      	mov	r2, r0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025e2:	461a      	mov	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	015b      	lsls	r3, r3, #5
 80025ec:	441a      	add	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}

080025fe <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b084      	sub	sp, #16
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8002608:	2100      	movs	r1, #0
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff fe6c 	bl	80022e8 <dir_sdi>
 8002610:	4603      	mov	r3, r0
 8002612:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d131      	bne.n	800267e <dir_alloc+0x80>
		n = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800262a:	4619      	mov	r1, r3
 800262c:	4610      	mov	r0, r2
 800262e:	f7ff fa70 	bl	8001b12 <move_window>
 8002632:	4603      	mov	r3, r0
 8002634:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d11f      	bne.n	800267c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2be5      	cmp	r3, #229	; 0xe5
 8002646:	d005      	beq.n	8002654 <dir_alloc+0x56>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d107      	bne.n	8002664 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	3301      	adds	r3, #1
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d102      	bne.n	8002668 <dir_alloc+0x6a>
 8002662:	e00c      	b.n	800267e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002664:	2300      	movs	r3, #0
 8002666:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8002668:	2101      	movs	r1, #1
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff fed0 	bl	8002410 <dir_next>
 8002670:	4603      	mov	r3, r0
 8002672:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0d1      	beq.n	800261e <dir_alloc+0x20>
 800267a:	e000      	b.n	800267e <dir_alloc+0x80>
			if (res != FR_OK) break;
 800267c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2b04      	cmp	r3, #4
 8002682:	d101      	bne.n	8002688 <dir_alloc+0x8a>
 8002684:	2307      	movs	r3, #7
 8002686:	73fb      	strb	r3, [r7, #15]
	return res;
 8002688:	7bfb      	ldrb	r3, [r7, #15]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	331b      	adds	r3, #27
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	b21a      	sxth	r2, r3
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	331a      	adds	r3, #26
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	4313      	orrs	r3, r2
 80026b0:	b21b      	sxth	r3, r3
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80026bc:	2b03      	cmp	r3, #3
 80026be:	d10f      	bne.n	80026e0 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	3315      	adds	r3, #21
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	b21a      	sxth	r2, r3
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	3314      	adds	r3, #20
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b21b      	sxth	r3, r3
 80026d2:	4313      	orrs	r3, r2
 80026d4:	b21b      	sxth	r3, r3
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	041b      	lsls	r3, r3, #16
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]

	return cl;
 80026e0:	68fb      	ldr	r3, [r7, #12]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	331a      	adds	r3, #26
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	b29a      	uxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	331b      	adds	r3, #27
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	0c1a      	lsrs	r2, r3, #16
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3314      	adds	r3, #20
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	0c1b      	lsrs	r3, r3, #16
 8002722:	b29b      	uxth	r3, r3
 8002724:	0a1b      	lsrs	r3, r3, #8
 8002726:	b29a      	uxth	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3315      	adds	r3, #21
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	701a      	strb	r2, [r3, #0]
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002744:	2100      	movs	r1, #0
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7ff fdce 	bl	80022e8 <dir_sdi>
 800274c:	4603      	mov	r3, r0
 800274e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <dir_find+0x1e>
 8002756:	7dfb      	ldrb	r3, [r7, #23]
 8002758:	e03b      	b.n	80027d2 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002766:	4619      	mov	r1, r3
 8002768:	4610      	mov	r0, r2
 800276a:	f7ff f9d2 	bl	8001b12 <move_window>
 800276e:	4603      	mov	r3, r0
 8002770:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002772:	7dfb      	ldrb	r3, [r7, #23]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d128      	bne.n	80027ca <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800277e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <dir_find+0x56>
 800278c:	2304      	movs	r3, #4
 800278e:	75fb      	strb	r3, [r7, #23]
 8002790:	e01e      	b.n	80027d0 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	330b      	adds	r3, #11
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10a      	bne.n	80027b6 <dir_find+0x7a>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80027a6:	220b      	movs	r2, #11
 80027a8:	4619      	mov	r1, r3
 80027aa:	6938      	ldr	r0, [r7, #16]
 80027ac:	f7fe ff6e 	bl	800168c <mem_cmp>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80027b6:	2100      	movs	r1, #0
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff fe29 	bl	8002410 <dir_next>
 80027be:	4603      	mov	r3, r0
 80027c0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80027c2:	7dfb      	ldrb	r3, [r7, #23]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0c8      	beq.n	800275a <dir_find+0x1e>
 80027c8:	e002      	b.n	80027d0 <dir_find+0x94>
		if (res != FR_OK) break;
 80027ca:	bf00      	nop
 80027cc:	e000      	b.n	80027d0 <dir_find+0x94>
			break;
 80027ce:	bf00      	nop

	return res;
 80027d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	6039      	str	r1, [r7, #0]
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	res = FR_NO_FILE;
 80027e4:	2304      	movs	r3, #4
 80027e6:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 80027e8:	e03f      	b.n	800286a <dir_read+0x90>
		res = move_window(dp->fs, dp->sect);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80027f6:	4619      	mov	r1, r3
 80027f8:	4610      	mov	r0, r2
 80027fa:	f7ff f98a 	bl	8001b12 <move_window>
 80027fe:	4603      	mov	r3, r0
 8002800:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d136      	bne.n	8002876 <dir_read+0x9c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800280e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d102      	bne.n	8002822 <dir_read+0x48>
 800281c:	2304      	movs	r3, #4
 800281e:	75fb      	strb	r3, [r7, #23]
 8002820:	e02e      	b.n	8002880 <dir_read+0xa6>
		a = dir[DIR_Attr] & AM_MASK;
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	330b      	adds	r3, #11
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800282c:	73bb      	strb	r3, [r7, #14]
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
				break;
			}
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	2be5      	cmp	r3, #229	; 0xe5
 8002832:	d011      	beq.n	8002858 <dir_read+0x7e>
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b2e      	cmp	r3, #46	; 0x2e
 8002838:	d00e      	beq.n	8002858 <dir_read+0x7e>
 800283a:	7bbb      	ldrb	r3, [r7, #14]
 800283c:	2b0f      	cmp	r3, #15
 800283e:	d00b      	beq.n	8002858 <dir_read+0x7e>
 8002840:	7bbb      	ldrb	r3, [r7, #14]
 8002842:	f023 0320 	bic.w	r3, r3, #32
 8002846:	2b08      	cmp	r3, #8
 8002848:	bf0c      	ite	eq
 800284a:	2301      	moveq	r3, #1
 800284c:	2300      	movne	r3, #0
 800284e:	b2db      	uxtb	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	4293      	cmp	r3, r2
 8002856:	d010      	beq.n	800287a <dir_read+0xa0>
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 8002858:	2100      	movs	r1, #0
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff fdd8 	bl	8002410 <dir_next>
 8002860:	4603      	mov	r3, r0
 8002862:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <dir_read+0xa4>
	while (dp->sect) {
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1ba      	bne.n	80027ea <dir_read+0x10>
 8002874:	e004      	b.n	8002880 <dir_read+0xa6>
		if (res != FR_OK) break;
 8002876:	bf00      	nop
 8002878:	e002      	b.n	8002880 <dir_read+0xa6>
			break;
 800287a:	bf00      	nop
 800287c:	e000      	b.n	8002880 <dir_read+0xa6>
		if (res != FR_OK) break;
 800287e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <dir_read+0xb4>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 800288e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80028a0:	2101      	movs	r1, #1
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff feab 	bl	80025fe <dir_alloc>
 80028a8:	4603      	mov	r3, r0
 80028aa:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d126      	bne.n	8002900 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80028be:	4619      	mov	r1, r3
 80028c0:	4610      	mov	r0, r2
 80028c2:	f7ff f926 	bl	8001b12 <move_window>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d117      	bne.n	8002900 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80028d6:	2220      	movs	r2, #32
 80028d8:	2100      	movs	r1, #0
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe febc 	bl	8001658 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80028ec:	220b      	movs	r2, #11
 80028ee:	4619      	mov	r1, r3
 80028f0:	f7fe fe94 	bl	800161c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800290a:	b480      	push	{r7}
 800290c:	b087      	sub	sp, #28
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	3309      	adds	r3, #9
 8002918:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002920:	2b00      	cmp	r3, #0
 8002922:	d05a      	beq.n	80029da <get_fileinfo+0xd0>
		dir = dp->dir;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800292a:	60bb      	str	r3, [r7, #8]
		i = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8002930:	e01c      	b.n	800296c <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	617a      	str	r2, [r7, #20]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	4413      	add	r3, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	2b20      	cmp	r3, #32
 8002944:	d100      	bne.n	8002948 <get_fileinfo+0x3e>
 8002946:	e011      	b.n	800296c <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	2b05      	cmp	r3, #5
 800294c:	d101      	bne.n	8002952 <get_fileinfo+0x48>
 800294e:	23e5      	movs	r3, #229	; 0xe5
 8002950:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b09      	cmp	r3, #9
 8002956:	d104      	bne.n	8002962 <get_fileinfo+0x58>
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	613a      	str	r2, [r7, #16]
 800295e:	222e      	movs	r2, #46	; 0x2e
 8002960:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	613a      	str	r2, [r7, #16]
 8002968:	7bfa      	ldrb	r2, [r7, #15]
 800296a:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b0a      	cmp	r3, #10
 8002970:	d9df      	bls.n	8002932 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	7ada      	ldrb	r2, [r3, #11]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	331f      	adds	r3, #31
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	061a      	lsls	r2, r3, #24
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	331e      	adds	r3, #30
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	041b      	lsls	r3, r3, #16
 800298a:	4313      	orrs	r3, r2
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	321d      	adds	r2, #29
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	0212      	lsls	r2, r2, #8
 8002994:	4313      	orrs	r3, r2
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	321c      	adds	r2, #28
 800299a:	7812      	ldrb	r2, [r2, #0]
 800299c:	431a      	orrs	r2, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3319      	adds	r3, #25
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	b21a      	sxth	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	3318      	adds	r3, #24
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	b21b      	sxth	r3, r3
 80029b4:	4313      	orrs	r3, r2
 80029b6:	b21b      	sxth	r3, r3
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	3317      	adds	r3, #23
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	b21a      	sxth	r2, r3
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	3316      	adds	r3, #22
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	b21b      	sxth	r3, r3
 80029d0:	4313      	orrs	r3, r2
 80029d2:	b21b      	sxth	r3, r3
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 80029e0:	bf00      	nop
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	e002      	b.n	8002a04 <create_name+0x18>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3301      	adds	r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b2f      	cmp	r3, #47	; 0x2f
 8002a0a:	d0f8      	beq.n	80029fe <create_name+0x12>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b5c      	cmp	r3, #92	; 0x5c
 8002a12:	d0f4      	beq.n	80029fe <create_name+0x12>
	sfn = dp->fn;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002a1a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8002a1c:	220b      	movs	r2, #11
 8002a1e:	2120      	movs	r1, #32
 8002a20:	68b8      	ldr	r0, [r7, #8]
 8002a22:	f7fe fe19 	bl	8001658 <mem_set>
	si = i = b = 0; ni = 8;
 8002a26:	2300      	movs	r3, #0
 8002a28:	77fb      	strb	r3, [r7, #31]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	2308      	movs	r3, #8
 8002a34:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	617a      	str	r2, [r7, #20]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	4413      	add	r3, r2
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8002a44:	7fbb      	ldrb	r3, [r7, #30]
 8002a46:	2b20      	cmp	r3, #32
 8002a48:	d953      	bls.n	8002af2 <create_name+0x106>
 8002a4a:	7fbb      	ldrb	r3, [r7, #30]
 8002a4c:	2b2f      	cmp	r3, #47	; 0x2f
 8002a4e:	d050      	beq.n	8002af2 <create_name+0x106>
 8002a50:	7fbb      	ldrb	r3, [r7, #30]
 8002a52:	2b5c      	cmp	r3, #92	; 0x5c
 8002a54:	d04d      	beq.n	8002af2 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8002a56:	7fbb      	ldrb	r3, [r7, #30]
 8002a58:	2b2e      	cmp	r3, #46	; 0x2e
 8002a5a:	d003      	beq.n	8002a64 <create_name+0x78>
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d30f      	bcc.n	8002a84 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d102      	bne.n	8002a70 <create_name+0x84>
 8002a6a:	7fbb      	ldrb	r3, [r7, #30]
 8002a6c:	2b2e      	cmp	r3, #46	; 0x2e
 8002a6e:	d001      	beq.n	8002a74 <create_name+0x88>
 8002a70:	2306      	movs	r3, #6
 8002a72:	e073      	b.n	8002b5c <create_name+0x170>
			i = 8; ni = 11;
 8002a74:	2308      	movs	r3, #8
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	230b      	movs	r3, #11
 8002a7a:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8002a7c:	7ffb      	ldrb	r3, [r7, #31]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	77fb      	strb	r3, [r7, #31]
 8002a82:	e035      	b.n	8002af0 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8002a84:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da08      	bge.n	8002a9e <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8002a8c:	7ffb      	ldrb	r3, [r7, #31]
 8002a8e:	f043 0303 	orr.w	r3, r3, #3
 8002a92:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8002a94:	7fbb      	ldrb	r3, [r7, #30]
 8002a96:	3b80      	subs	r3, #128	; 0x80
 8002a98:	4a32      	ldr	r2, [pc, #200]	; (8002b64 <create_name+0x178>)
 8002a9a:	5cd3      	ldrb	r3, [r2, r3]
 8002a9c:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8002a9e:	7fbb      	ldrb	r3, [r7, #30]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4831      	ldr	r0, [pc, #196]	; (8002b68 <create_name+0x17c>)
 8002aa4:	f7fe fe19 	bl	80016da <chk_chr>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <create_name+0xc6>
				return FR_INVALID_NAME;
 8002aae:	2306      	movs	r3, #6
 8002ab0:	e054      	b.n	8002b5c <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8002ab2:	7fbb      	ldrb	r3, [r7, #30]
 8002ab4:	2b40      	cmp	r3, #64	; 0x40
 8002ab6:	d907      	bls.n	8002ac8 <create_name+0xdc>
 8002ab8:	7fbb      	ldrb	r3, [r7, #30]
 8002aba:	2b5a      	cmp	r3, #90	; 0x5a
 8002abc:	d804      	bhi.n	8002ac8 <create_name+0xdc>
				b |= 2;
 8002abe:	7ffb      	ldrb	r3, [r7, #31]
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	77fb      	strb	r3, [r7, #31]
 8002ac6:	e00c      	b.n	8002ae2 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8002ac8:	7fbb      	ldrb	r3, [r7, #30]
 8002aca:	2b60      	cmp	r3, #96	; 0x60
 8002acc:	d909      	bls.n	8002ae2 <create_name+0xf6>
 8002ace:	7fbb      	ldrb	r3, [r7, #30]
 8002ad0:	2b7a      	cmp	r3, #122	; 0x7a
 8002ad2:	d806      	bhi.n	8002ae2 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8002ad4:	7ffb      	ldrb	r3, [r7, #31]
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	77fb      	strb	r3, [r7, #31]
 8002adc:	7fbb      	ldrb	r3, [r7, #30]
 8002ade:	3b20      	subs	r3, #32
 8002ae0:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	613a      	str	r2, [r7, #16]
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	4413      	add	r3, r2
 8002aec:	7fba      	ldrb	r2, [r7, #30]
 8002aee:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8002af0:	e7a1      	b.n	8002a36 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	441a      	add	r2, r3
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8002afc:	7fbb      	ldrb	r3, [r7, #30]
 8002afe:	2b20      	cmp	r3, #32
 8002b00:	d801      	bhi.n	8002b06 <create_name+0x11a>
 8002b02:	2304      	movs	r3, #4
 8002b04:	e000      	b.n	8002b08 <create_name+0x11c>
 8002b06:	2300      	movs	r3, #0
 8002b08:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <create_name+0x128>
 8002b10:	2306      	movs	r3, #6
 8002b12:	e023      	b.n	8002b5c <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2be5      	cmp	r3, #229	; 0xe5
 8002b1a:	d102      	bne.n	8002b22 <create_name+0x136>
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	2205      	movs	r2, #5
 8002b20:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d102      	bne.n	8002b2e <create_name+0x142>
 8002b28:	7ffb      	ldrb	r3, [r7, #31]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8002b2e:	7ffb      	ldrb	r3, [r7, #31]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d103      	bne.n	8002b40 <create_name+0x154>
 8002b38:	7fbb      	ldrb	r3, [r7, #30]
 8002b3a:	f043 0310 	orr.w	r3, r3, #16
 8002b3e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d103      	bne.n	8002b52 <create_name+0x166>
 8002b4a:	7fbb      	ldrb	r3, [r7, #30]
 8002b4c:	f043 0308 	orr.w	r3, r3, #8
 8002b50:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	330b      	adds	r3, #11
 8002b56:	7fba      	ldrb	r2, [r7, #30]
 8002b58:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002b5a:	2300      	movs	r3, #0
#endif
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	0800d410 	.word	0x0800d410
 8002b68:	0800d134 	.word	0x0800d134

08002b6c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b2f      	cmp	r3, #47	; 0x2f
 8002b7c:	d003      	beq.n	8002b86 <follow_path+0x1a>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b5c      	cmp	r3, #92	; 0x5c
 8002b84:	d102      	bne.n	8002b8c <follow_path+0x20>
		path++;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b1f      	cmp	r3, #31
 8002b9a:	d80a      	bhi.n	8002bb2 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff fba2 	bl	80022e8 <dir_sdi>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002bb0:	e045      	b.n	8002c3e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ff18 	bl	80029ec <create_name>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d136      	bne.n	8002c34 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff fdb8 	bl	800273c <dir_find>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002bd6:	7adb      	ldrb	r3, [r3, #11]
 8002bd8:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00a      	beq.n	8002bf6 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d128      	bne.n	8002c38 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002be6:	7bbb      	ldrb	r3, [r7, #14]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d123      	bne.n	8002c38 <follow_path+0xcc>
 8002bf0:	2305      	movs	r3, #5
 8002bf2:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8002bf4:	e020      	b.n	8002c38 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002bf6:	7bbb      	ldrb	r3, [r7, #14]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d11d      	bne.n	8002c3c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002c06:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	330b      	adds	r3, #11
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	f003 0310 	and.w	r3, r3, #16
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8002c16:	2305      	movs	r3, #5
 8002c18:	73fb      	strb	r3, [r7, #15]
 8002c1a:	e010      	b.n	8002c3e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fd34 	bl	8002692 <ld_clust>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002c32:	e7be      	b.n	8002bb2 <follow_path+0x46>
			if (res != FR_OK) break;
 8002c34:	bf00      	nop
 8002c36:	e002      	b.n	8002c3e <follow_path+0xd2>
				break;
 8002c38:	bf00      	nop
 8002c3a:	e000      	b.n	8002c3e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002c3c:	bf00      	nop
		}
	}

	return res;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c54:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d031      	beq.n	8002cc2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	e002      	b.n	8002c6c <get_ldnumber+0x24>
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b20      	cmp	r3, #32
 8002c72:	d903      	bls.n	8002c7c <get_ldnumber+0x34>
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b3a      	cmp	r3, #58	; 0x3a
 8002c7a:	d1f4      	bne.n	8002c66 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b3a      	cmp	r3, #58	; 0x3a
 8002c82:	d11c      	bne.n	8002cbe <get_ldnumber+0x76>
			tp = *path;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	1c5a      	adds	r2, r3, #1
 8002c8e:	60fa      	str	r2, [r7, #12]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	3b30      	subs	r3, #48	; 0x30
 8002c94:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b09      	cmp	r3, #9
 8002c9a:	d80e      	bhi.n	8002cba <get_ldnumber+0x72>
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d10a      	bne.n	8002cba <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d107      	bne.n	8002cba <get_ldnumber+0x72>
					vol = (int)i;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	e002      	b.n	8002cc4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002cc2:	693b      	ldr	r3, [r7, #16]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	371c      	adds	r7, #28
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ce8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002cec:	6839      	ldr	r1, [r7, #0]
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7fe ff0f 	bl	8001b12 <move_window>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <check_fs+0x2e>
		return 3;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e04a      	b.n	8002d94 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002d04:	3301      	adds	r3, #1
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	b21a      	sxth	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002d12:	b21b      	sxth	r3, r3
 8002d14:	4313      	orrs	r3, r2
 8002d16:	b21b      	sxth	r3, r3
 8002d18:	4a20      	ldr	r2, [pc, #128]	; (8002d9c <check_fs+0xcc>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d001      	beq.n	8002d22 <check_fs+0x52>
		return 2;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e038      	b.n	8002d94 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3336      	adds	r3, #54	; 0x36
 8002d26:	3303      	adds	r3, #3
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	061a      	lsls	r2, r3, #24
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3336      	adds	r3, #54	; 0x36
 8002d30:	3302      	adds	r3, #2
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	041b      	lsls	r3, r3, #16
 8002d36:	4313      	orrs	r3, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	3236      	adds	r2, #54	; 0x36
 8002d3c:	3201      	adds	r2, #1
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	0212      	lsls	r2, r2, #8
 8002d42:	4313      	orrs	r3, r2
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002d50:	4a13      	ldr	r2, [pc, #76]	; (8002da0 <check_fs+0xd0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d101      	bne.n	8002d5a <check_fs+0x8a>
		return 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e01c      	b.n	8002d94 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3352      	adds	r3, #82	; 0x52
 8002d5e:	3303      	adds	r3, #3
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	061a      	lsls	r2, r3, #24
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3352      	adds	r3, #82	; 0x52
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	3252      	adds	r2, #82	; 0x52
 8002d74:	3201      	adds	r2, #1
 8002d76:	7812      	ldrb	r2, [r2, #0]
 8002d78:	0212      	lsls	r2, r2, #8
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002d88:	4a05      	ldr	r2, [pc, #20]	; (8002da0 <check_fs+0xd0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d101      	bne.n	8002d92 <check_fs+0xc2>
		return 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e000      	b.n	8002d94 <check_fs+0xc4>

	return 1;
 8002d92:	2301      	movs	r3, #1
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	ffffaa55 	.word	0xffffaa55
 8002da0:	00544146 	.word	0x00544146

08002da4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b096      	sub	sp, #88	; 0x58
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	4613      	mov	r3, r2
 8002db0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002db8:	68b8      	ldr	r0, [r7, #8]
 8002dba:	f7ff ff45 	bl	8002c48 <get_ldnumber>
 8002dbe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	da01      	bge.n	8002dca <find_volume+0x26>
 8002dc6:	230b      	movs	r3, #11
 8002dc8:	e2aa      	b.n	8003320 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002dca:	4a9e      	ldr	r2, [pc, #632]	; (8003044 <find_volume+0x2a0>)
 8002dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <find_volume+0x3a>
 8002dda:	230c      	movs	r3, #12
 8002ddc:	e2a0      	b.n	8003320 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002de2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8002de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d01b      	beq.n	8002e26 <find_volume+0x82>
		stat = disk_status(fs->drv);
 8002dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fb4f 	bl	8001498 <disk_status>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002e00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10c      	bne.n	8002e26 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002e0c:	79fb      	ldrb	r3, [r7, #7]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <find_volume+0x7e>
 8002e12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8002e1e:	230a      	movs	r3, #10
 8002e20:	e27e      	b.n	8003320 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8002e22:	2300      	movs	r3, #0
 8002e24:	e27c      	b.n	8003320 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e34:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe fb44 	bl	80014cc <disk_initialize>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002e4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002e56:	2303      	movs	r3, #3
 8002e58:	e262      	b.n	8003320 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d007      	beq.n	8002e70 <find_volume+0xcc>
 8002e60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8002e6c:	230a      	movs	r3, #10
 8002e6e:	e257      	b.n	8003320 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002e74:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002e76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002e78:	f7ff ff2a 	bl	8002cd0 <check_fs>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002e82:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d155      	bne.n	8002f36 <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	643b      	str	r3, [r7, #64]	; 0x40
 8002e8e:	e029      	b.n	8002ee4 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8002e90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002e9a:	4413      	add	r3, r2
 8002e9c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <find_volume+0x12a>
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	330b      	adds	r3, #11
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	061a      	lsls	r2, r3, #24
 8002eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb2:	330a      	adds	r3, #10
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	041b      	lsls	r3, r3, #16
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ebc:	3209      	adds	r2, #9
 8002ebe:	7812      	ldrb	r2, [r2, #0]
 8002ec0:	0212      	lsls	r2, r2, #8
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ec6:	3208      	adds	r2, #8
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	e000      	b.n	8002ed0 <find_volume+0x12c>
 8002ece:	2200      	movs	r2, #0
 8002ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002ed8:	440b      	add	r3, r1
 8002eda:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	643b      	str	r3, [r7, #64]	; 0x40
 8002ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d9d2      	bls.n	8002e90 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8002eea:	2300      	movs	r3, #0
 8002eec:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8002eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <find_volume+0x156>
 8002ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8002efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002f02:	4413      	add	r3, r2
 8002f04:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002f08:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002f0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <find_volume+0x178>
 8002f10:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f12:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f14:	f7ff fedc 	bl	8002cd0 <check_fs>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	e000      	b.n	8002f1e <find_volume+0x17a>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002f22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d005      	beq.n	8002f36 <find_volume+0x192>
 8002f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	643b      	str	r3, [r7, #64]	; 0x40
 8002f30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d9e1      	bls.n	8002efa <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002f36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	d101      	bne.n	8002f42 <find_volume+0x19e>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e1ee      	b.n	8003320 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002f42:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <find_volume+0x1aa>
 8002f4a:	230d      	movs	r3, #13
 8002f4c:	e1e8      	b.n	8003320 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f50:	7b1b      	ldrb	r3, [r3, #12]
 8002f52:	021b      	lsls	r3, r3, #8
 8002f54:	b21a      	sxth	r2, r3
 8002f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f58:	7adb      	ldrb	r3, [r3, #11]
 8002f5a:	b21b      	sxth	r3, r3
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	b21b      	sxth	r3, r3
 8002f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f64:	d001      	beq.n	8002f6a <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 8002f66:	230d      	movs	r3, #13
 8002f68:	e1da      	b.n	8003320 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f6c:	7ddb      	ldrb	r3, [r3, #23]
 8002f6e:	021b      	lsls	r3, r3, #8
 8002f70:	b21a      	sxth	r2, r3
 8002f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f74:	7d9b      	ldrb	r3, [r3, #22]
 8002f76:	b21b      	sxth	r3, r3
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	b21b      	sxth	r3, r3
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d112      	bne.n	8002fac <find_volume+0x208>
 8002f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f88:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002f8c:	061a      	lsls	r2, r3, #24
 8002f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f90:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002f94:	041b      	lsls	r3, r3, #16
 8002f96:	4313      	orrs	r3, r2
 8002f98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f9a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8002f9e:	0212      	lsls	r2, r2, #8
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fa4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8002fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fb0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb6:	7c1a      	ldrb	r2, [r3, #16]
 8002fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fba:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d006      	beq.n	8002fd6 <find_volume+0x232>
 8002fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fca:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d001      	beq.n	8002fd6 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8002fd2:	230d      	movs	r3, #13
 8002fd4:	e1a4      	b.n	8003320 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fdc:	461a      	mov	r2, r3
 8002fde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe0:	fb02 f303 	mul.w	r3, r2, r3
 8002fe4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe8:	7b5a      	ldrb	r2, [r3, #13]
 8002fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fec:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00a      	beq.n	8003010 <find_volume+0x26c>
 8002ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003000:	461a      	mov	r2, r3
 8003002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003004:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003008:	3b01      	subs	r3, #1
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8003010:	230d      	movs	r3, #13
 8003012:	e185      	b.n	8003320 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8003014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003016:	7c9b      	ldrb	r3, [r3, #18]
 8003018:	021b      	lsls	r3, r3, #8
 800301a:	b21a      	sxth	r2, r3
 800301c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301e:	7c5b      	ldrb	r3, [r3, #17]
 8003020:	b21b      	sxth	r3, r3
 8003022:	4313      	orrs	r3, r2
 8003024:	b21b      	sxth	r3, r3
 8003026:	b29a      	uxth	r2, r3
 8003028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800302e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003030:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	b29b      	uxth	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d004      	beq.n	8003048 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 800303e:	230d      	movs	r3, #13
 8003040:	e16e      	b.n	8003320 <find_volume+0x57c>
 8003042:	bf00      	nop
 8003044:	2000019c 	.word	0x2000019c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8003048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304a:	7d1b      	ldrb	r3, [r3, #20]
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	b21a      	sxth	r2, r3
 8003050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003052:	7cdb      	ldrb	r3, [r3, #19]
 8003054:	b21b      	sxth	r3, r3
 8003056:	4313      	orrs	r3, r2
 8003058:	b21b      	sxth	r3, r3
 800305a:	b29b      	uxth	r3, r3
 800305c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800305e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003060:	2b00      	cmp	r3, #0
 8003062:	d112      	bne.n	800308a <find_volume+0x2e6>
 8003064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003066:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800306a:	061a      	lsls	r2, r3, #24
 800306c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003072:	041b      	lsls	r3, r3, #16
 8003074:	4313      	orrs	r3, r2
 8003076:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003078:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800307c:	0212      	lsls	r2, r2, #8
 800307e:	4313      	orrs	r3, r2
 8003080:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003082:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003086:	4313      	orrs	r3, r2
 8003088:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800308a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308c:	7bdb      	ldrb	r3, [r3, #15]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	b21a      	sxth	r2, r3
 8003092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003094:	7b9b      	ldrb	r3, [r3, #14]
 8003096:	b21b      	sxth	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b21b      	sxth	r3, r3
 800309c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800309e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <find_volume+0x304>
 80030a4:	230d      	movs	r3, #13
 80030a6:	e13b      	b.n	8003320 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80030a8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80030aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030ac:	4413      	add	r3, r2
 80030ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030b0:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80030b4:	0912      	lsrs	r2, r2, #4
 80030b6:	b292      	uxth	r2, r2
 80030b8:	4413      	add	r3, r2
 80030ba:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80030bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d201      	bcs.n	80030c8 <find_volume+0x324>
 80030c4:	230d      	movs	r3, #13
 80030c6:	e12b      	b.n	8003320 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80030c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030d0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80030d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <find_volume+0x340>
 80030e0:	230d      	movs	r3, #13
 80030e2:	e11d      	b.n	8003320 <find_volume+0x57c>
	fmt = FS_FAT12;
 80030e4:	2301      	movs	r3, #1
 80030e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	f640 72f5 	movw	r2, #4085	; 0xff5
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d902      	bls.n	80030fa <find_volume+0x356>
 80030f4:	2302      	movs	r3, #2
 80030f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003100:	4293      	cmp	r3, r2
 8003102:	d902      	bls.n	800310a <find_volume+0x366>
 8003104:	2303      	movs	r3, #3
 8003106:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	1c9a      	adds	r2, r3, #2
 800310e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003110:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003118:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800311c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800311e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003120:	441a      	add	r2, r3
 8003122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003124:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8003128:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	441a      	add	r2, r3
 800312e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003130:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8003134:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003138:	2b03      	cmp	r3, #3
 800313a:	d121      	bne.n	8003180 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <find_volume+0x3a6>
 8003146:	230d      	movs	r3, #13
 8003148:	e0ea      	b.n	8003320 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800314a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003150:	061a      	lsls	r2, r3, #24
 8003152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003154:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003158:	041b      	lsls	r3, r3, #16
 800315a:	4313      	orrs	r3, r2
 800315c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800315e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8003162:	0212      	lsls	r2, r2, #8
 8003164:	4313      	orrs	r3, r2
 8003166:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003168:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800316c:	431a      	orrs	r2, r3
 800316e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003170:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8003174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003176:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	647b      	str	r3, [r7, #68]	; 0x44
 800317e:	e025      	b.n	80031cc <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8003180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003182:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <find_volume+0x3ea>
 800318a:	230d      	movs	r3, #13
 800318c:	e0c8      	b.n	8003320 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800318e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003190:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8003194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003196:	441a      	add	r2, r3
 8003198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800319e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d104      	bne.n	80031b0 <find_volume+0x40c>
 80031a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	e00c      	b.n	80031ca <find_volume+0x426>
 80031b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80031b6:	4613      	mov	r3, r2
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	4413      	add	r3, r2
 80031bc:	085a      	lsrs	r2, r3, #1
 80031be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80031ca:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80031cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ce:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80031d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031d4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80031d8:	0a5b      	lsrs	r3, r3, #9
 80031da:	429a      	cmp	r2, r3
 80031dc:	d201      	bcs.n	80031e2 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 80031de:	230d      	movs	r3, #13
 80031e0:	e09e      	b.n	8003320 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80031e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031e8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80031ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80031f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80031f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8003200:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003204:	2b03      	cmp	r3, #3
 8003206:	d177      	bne.n	80032f8 <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8003208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	b21a      	sxth	r2, r3
 8003212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003214:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003218:	b21b      	sxth	r3, r3
 800321a:	4313      	orrs	r3, r2
 800321c:	b21b      	sxth	r3, r3
 800321e:	2b01      	cmp	r3, #1
 8003220:	d16a      	bne.n	80032f8 <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 8003222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003224:	3301      	adds	r3, #1
 8003226:	4619      	mov	r1, r3
 8003228:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800322a:	f7fe fc72 	bl	8001b12 <move_window>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d161      	bne.n	80032f8 <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 8003234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800323c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800323e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	b21a      	sxth	r2, r3
 8003246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003248:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800324c:	b21b      	sxth	r3, r3
 800324e:	4313      	orrs	r3, r2
 8003250:	b21b      	sxth	r3, r3
 8003252:	4a35      	ldr	r2, [pc, #212]	; (8003328 <find_volume+0x584>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d14f      	bne.n	80032f8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8003258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800325a:	78db      	ldrb	r3, [r3, #3]
 800325c:	061a      	lsls	r2, r3, #24
 800325e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003260:	789b      	ldrb	r3, [r3, #2]
 8003262:	041b      	lsls	r3, r3, #16
 8003264:	4313      	orrs	r3, r2
 8003266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003268:	7852      	ldrb	r2, [r2, #1]
 800326a:	0212      	lsls	r2, r2, #8
 800326c:	4313      	orrs	r3, r2
 800326e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	4a2d      	ldr	r2, [pc, #180]	; (800332c <find_volume+0x588>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d13e      	bne.n	80032f8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327c:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8003280:	061a      	lsls	r2, r3, #24
 8003282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003284:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8003288:	041b      	lsls	r3, r3, #16
 800328a:	4313      	orrs	r3, r2
 800328c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800328e:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8003292:	0212      	lsls	r2, r2, #8
 8003294:	4313      	orrs	r3, r2
 8003296:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003298:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800329c:	4313      	orrs	r3, r2
 800329e:	4a24      	ldr	r2, [pc, #144]	; (8003330 <find_volume+0x58c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d129      	bne.n	80032f8 <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80032a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a6:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80032aa:	061a      	lsls	r2, r3, #24
 80032ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ae:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80032b2:	041b      	lsls	r3, r3, #16
 80032b4:	4313      	orrs	r3, r2
 80032b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032b8:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80032bc:	0212      	lsls	r2, r2, #8
 80032be:	4313      	orrs	r3, r2
 80032c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032c2:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80032c6:	431a      	orrs	r2, r3
 80032c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80032ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d0:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80032d4:	061a      	lsls	r2, r3, #24
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d8:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80032dc:	041b      	lsls	r3, r3, #16
 80032de:	4313      	orrs	r3, r2
 80032e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032e2:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80032e6:	0212      	lsls	r2, r2, #8
 80032e8:	4313      	orrs	r3, r2
 80032ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ec:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80032f0:	431a      	orrs	r2, r3
 80032f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80032f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80032fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8003302:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <find_volume+0x590>)
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	b29a      	uxth	r2, r3
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <find_volume+0x590>)
 800330c:	801a      	strh	r2, [r3, #0]
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <find_volume+0x590>)
 8003310:	881a      	ldrh	r2, [r3, #0]
 8003312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003314:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8003318:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800331a:	f7fe fb87 	bl	8001a2c <clear_lock>
#endif

	return FR_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3758      	adds	r7, #88	; 0x58
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	ffffaa55 	.word	0xffffaa55
 800332c:	41615252 	.word	0x41615252
 8003330:	61417272 	.word	0x61417272
 8003334:	200001a0 	.word	0x200001a0

08003338 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d022      	beq.n	8003390 <validate+0x58>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003350:	2b00      	cmp	r3, #0
 8003352:	d01d      	beq.n	8003390 <validate+0x58>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800335a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800335e:	2b00      	cmp	r3, #0
 8003360:	d016      	beq.n	8003390 <validate+0x58>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003368:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8003372:	429a      	cmp	r2, r3
 8003374:	d10c      	bne.n	8003390 <validate+0x58>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800337c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8003380:	4618      	mov	r0, r3
 8003382:	f7fe f889 	bl	8001498 <disk_status>
 8003386:	4603      	mov	r3, r0
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8003390:	2309      	movs	r3, #9
 8003392:	e000      	b.n	8003396 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	4613      	mov	r3, r2
 80033ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80033b2:	f107 0310 	add.w	r3, r7, #16
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fc46 	bl	8002c48 <get_ldnumber>
 80033bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	da01      	bge.n	80033c8 <f_mount+0x28>
 80033c4:	230b      	movs	r3, #11
 80033c6:	e02d      	b.n	8003424 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80033c8:	4a18      	ldr	r2, [pc, #96]	; (800342c <f_mount+0x8c>)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80033d8:	69b8      	ldr	r0, [r7, #24]
 80033da:	f7fe fb27 	bl	8001a2c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	490d      	ldr	r1, [pc, #52]	; (800342c <f_mount+0x8c>)
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <f_mount+0x6a>
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d001      	beq.n	800340e <f_mount+0x6e>
 800340a:	2300      	movs	r3, #0
 800340c:	e00a      	b.n	8003424 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800340e:	f107 0108 	add.w	r1, r7, #8
 8003412:	f107 030c 	add.w	r3, r7, #12
 8003416:	2200      	movs	r2, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fcc3 	bl	8002da4 <find_volume>
 800341e:	4603      	mov	r3, r0
 8003420:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8003422:	7dfb      	ldrb	r3, [r7, #23]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3720      	adds	r7, #32
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	2000019c 	.word	0x2000019c

08003430 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8003436:	af00      	add	r7, sp, #0
 8003438:	f107 030c 	add.w	r3, r7, #12
 800343c:	6018      	str	r0, [r3, #0]
 800343e:	f107 0308 	add.w	r3, r7, #8
 8003442:	6019      	str	r1, [r3, #0]
 8003444:	1dfb      	adds	r3, r7, #7
 8003446:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8003448:	f107 030c 	add.w	r3, r7, #12
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <f_open+0x26>
 8003452:	2309      	movs	r3, #9
 8003454:	e1f1      	b.n	800383a <f_open+0x40a>
	fp->fs = 0;			/* Clear file object */
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2200      	movs	r2, #0
 800345e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	1dfa      	adds	r2, r7, #7
 8003466:	7812      	ldrb	r2, [r2, #0]
 8003468:	f002 021f 	and.w	r2, r2, #31
 800346c:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	b2da      	uxtb	r2, r3
 8003478:	f107 0108 	add.w	r1, r7, #8
 800347c:	f107 0320 	add.w	r3, r7, #32
 8003480:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fc8d 	bl	8002da4 <find_volume>
 800348a:	4603      	mov	r3, r0
 800348c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8003490:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003494:	2b00      	cmp	r3, #0
 8003496:	f040 81ce 	bne.w	8003836 <f_open+0x406>
		INIT_BUF(dj);
 800349a:	f107 0320 	add.w	r3, r7, #32
 800349e:	f107 0214 	add.w	r2, r7, #20
 80034a2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80034a6:	f107 0308 	add.w	r3, r7, #8
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	f107 0320 	add.w	r3, r7, #32
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fb5a 	bl	8002b6c <follow_path>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80034be:	f107 0320 	add.w	r3, r7, #32
 80034c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80034c6:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80034ca:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d11a      	bne.n	8003508 <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 80034d2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d103      	bne.n	80034e2 <f_open+0xb2>
				res = FR_INVALID_NAME;
 80034da:	2306      	movs	r3, #6
 80034dc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80034e0:	e012      	b.n	8003508 <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80034e2:	1dfb      	adds	r3, r7, #7
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	f023 0301 	bic.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bf14      	ite	ne
 80034ee:	2301      	movne	r3, #1
 80034f0:	2300      	moveq	r3, #0
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	f107 0320 	add.w	r3, r7, #32
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fe f907 	bl	8001710 <chk_lock>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003508:	1dfb      	adds	r3, r7, #7
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	f003 031c 	and.w	r3, r3, #28
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 80cb 	beq.w	80036ac <f_open+0x27c>
			if (res != FR_OK) {					/* No file, create new */
 8003516:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800351a:	2b00      	cmp	r3, #0
 800351c:	d01f      	beq.n	800355e <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800351e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003522:	2b04      	cmp	r3, #4
 8003524:	d10e      	bne.n	8003544 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003526:	f7fe f961 	bl	80017ec <enq_lock>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <f_open+0x10e>
 8003530:	f107 0320 	add.w	r3, r7, #32
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff f9af 	bl	8002898 <dir_register>
 800353a:	4603      	mov	r3, r0
 800353c:	e000      	b.n	8003540 <f_open+0x110>
 800353e:	2312      	movs	r3, #18
 8003540:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003544:	1dfb      	adds	r3, r7, #7
 8003546:	1dfa      	adds	r2, r7, #7
 8003548:	7812      	ldrb	r2, [r2, #0]
 800354a:	f042 0208 	orr.w	r2, r2, #8
 800354e:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8003550:	f107 0320 	add.w	r3, r7, #32
 8003554:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003558:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800355c:	e014      	b.n	8003588 <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800355e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003562:	330b      	adds	r3, #11
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	f003 0311 	and.w	r3, r3, #17
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <f_open+0x146>
					res = FR_DENIED;
 800356e:	2307      	movs	r3, #7
 8003570:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8003574:	e008      	b.n	8003588 <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8003576:	1dfb      	adds	r3, r7, #7
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <f_open+0x158>
						res = FR_EXIST;
 8003582:	2308      	movs	r3, #8
 8003584:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003588:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800358c:	2b00      	cmp	r3, #0
 800358e:	f040 80ae 	bne.w	80036ee <f_open+0x2be>
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	f003 0308 	and.w	r3, r3, #8
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 80a7 	beq.w	80036ee <f_open+0x2be>
				dw = GET_FATTIME();				/* Created time */
 80035a0:	4ba8      	ldr	r3, [pc, #672]	; (8003844 <f_open+0x414>)
 80035a2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80035a6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035aa:	330e      	adds	r3, #14
 80035ac:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	0a1b      	lsrs	r3, r3, #8
 80035bc:	b29a      	uxth	r2, r3
 80035be:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035c2:	330f      	adds	r3, #15
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035cc:	0c1a      	lsrs	r2, r3, #16
 80035ce:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035d2:	3310      	adds	r3, #16
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]
 80035d8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035dc:	0e1a      	lsrs	r2, r3, #24
 80035de:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035e2:	3311      	adds	r3, #17
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80035e8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035ec:	330b      	adds	r3, #11
 80035ee:	2200      	movs	r2, #0
 80035f0:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80035f2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035f6:	331c      	adds	r3, #28
 80035f8:	2200      	movs	r2, #0
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003600:	331d      	adds	r3, #29
 8003602:	2200      	movs	r2, #0
 8003604:	701a      	strb	r2, [r3, #0]
 8003606:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800360a:	331e      	adds	r3, #30
 800360c:	2200      	movs	r2, #0
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003614:	331f      	adds	r3, #31
 8003616:	2200      	movs	r2, #0
 8003618:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800361a:	f107 0320 	add.w	r3, r7, #32
 800361e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003622:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff f833 	bl	8002692 <ld_clust>
 800362c:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8003630:	2100      	movs	r1, #0
 8003632:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8003636:	f7ff f85a 	bl	80026ee <st_clust>
				dj.fs->wflag = 1;
 800363a:	f107 0320 	add.w	r3, r7, #32
 800363e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8003648:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800364c:	2b00      	cmp	r3, #0
 800364e:	d04e      	beq.n	80036ee <f_open+0x2be>
					dw = dj.fs->winsect;
 8003650:	f107 0320 	add.w	r3, r7, #32
 8003654:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003658:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800365c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8003660:	f107 0320 	add.w	r3, r7, #32
 8003664:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003668:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 800366c:	4618      	mov	r0, r3
 800366e:	f7fe fd0f 	bl	8002090 <remove_chain>
 8003672:	4603      	mov	r3, r0
 8003674:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8003678:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800367c:	2b00      	cmp	r3, #0
 800367e:	d136      	bne.n	80036ee <f_open+0x2be>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8003680:	f107 0320 	add.w	r3, r7, #32
 8003684:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003688:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 800368c:	3a01      	subs	r2, #1
 800368e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8003692:	f107 0320 	add.w	r3, r7, #32
 8003696:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800369a:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fa37 	bl	8001b12 <move_window>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80036aa:	e020      	b.n	80036ee <f_open+0x2be>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80036ac:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d11c      	bne.n	80036ee <f_open+0x2be>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80036b4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80036b8:	330b      	adds	r3, #11
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <f_open+0x29c>
					res = FR_NO_FILE;
 80036c4:	2304      	movs	r3, #4
 80036c6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80036ca:	e010      	b.n	80036ee <f_open+0x2be>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80036cc:	1dfb      	adds	r3, r7, #7
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <f_open+0x2be>
 80036d8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80036dc:	330b      	adds	r3, #11
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <f_open+0x2be>
						res = FR_DENIED;
 80036e8:	2307      	movs	r3, #7
 80036ea:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 80036ee:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d13d      	bne.n	8003772 <f_open+0x342>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80036f6:	1dfb      	adds	r3, r7, #7
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <f_open+0x2de>
				mode |= FA__WRITTEN;
 8003702:	1dfb      	adds	r3, r7, #7
 8003704:	1dfa      	adds	r2, r7, #7
 8003706:	7812      	ldrb	r2, [r2, #0]
 8003708:	f042 0220 	orr.w	r2, r2, #32
 800370c:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800370e:	f107 0320 	add.w	r3, r7, #32
 8003712:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003716:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800371a:	f107 030c 	add.w	r3, r7, #12
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8003724:	f107 030c 	add.w	r3, r7, #12
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800372e:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003732:	1dfb      	adds	r3, r7, #7
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	bf14      	ite	ne
 800373e:	2301      	movne	r3, #1
 8003740:	2300      	moveq	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	f107 0320 	add.w	r3, r7, #32
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe f871 	bl	8001834 <inc_lock>
 8003752:	4602      	mov	r2, r0
 8003754:	f107 030c 	add.w	r3, r7, #12
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800375e:	f107 030c 	add.w	r3, r7, #12
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8003768:	2b00      	cmp	r3, #0
 800376a:	d102      	bne.n	8003772 <f_open+0x342>
 800376c:	2302      	movs	r3, #2
 800376e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8003772:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003776:	2b00      	cmp	r3, #0
 8003778:	d15d      	bne.n	8003836 <f_open+0x406>
			fp->flag = mode;					/* File access mode */
 800377a:	f107 030c 	add.w	r3, r7, #12
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	1dfa      	adds	r2, r7, #7
 8003782:	7812      	ldrb	r2, [r2, #0]
 8003784:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003794:	f107 0320 	add.w	r3, r7, #32
 8003798:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800379c:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fe ff76 	bl	8002692 <ld_clust>
 80037a6:	4602      	mov	r2, r0
 80037a8:	f107 030c 	add.w	r3, r7, #12
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80037b2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80037b6:	331f      	adds	r3, #31
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	061a      	lsls	r2, r3, #24
 80037bc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80037c0:	331e      	adds	r3, #30
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	041b      	lsls	r3, r3, #16
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80037cc:	321d      	adds	r2, #29
 80037ce:	7812      	ldrb	r2, [r2, #0]
 80037d0:	0212      	lsls	r2, r2, #8
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80037d8:	321c      	adds	r2, #28
 80037da:	7812      	ldrb	r2, [r2, #0]
 80037dc:	431a      	orrs	r2, r3
 80037de:	f107 030c 	add.w	r3, r7, #12
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8003800:	f107 030c 	add.w	r3, r7, #12
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800380c:	f107 0320 	add.w	r3, r7, #32
 8003810:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003814:	f107 030c 	add.w	r3, r7, #12
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 800381e:	f107 030c 	add.w	r3, r7, #12
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003828:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800382c:	f107 030c 	add.w	r3, r7, #12
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8003836:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 800383a:	4618      	mov	r0, r3
 800383c:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	50640000 	.word	0x50640000

08003848 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08c      	sub	sp, #48	; 0x30
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff fd69 	bl	8003338 <validate>
 8003866:	4603      	mov	r3, r0
 8003868:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800386a:	7ffb      	ldrb	r3, [r7, #31]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <f_read+0x2c>
 8003870:	7ffb      	ldrb	r3, [r7, #31]
 8003872:	e150      	b.n	8003b16 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003884:	e147      	b.n	8003b16 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003894:	2307      	movs	r3, #7
 8003896:	e13e      	b.n	8003b16 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	f240 812d 	bls.w	8003b0c <f_read+0x2c4>
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80038b6:	e129      	b.n	8003b0c <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f040 80f2 	bne.w	8003aac <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038ce:	0a5b      	lsrs	r3, r3, #9
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038d8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80038dc:	3b01      	subs	r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	4013      	ands	r3, r2
 80038e2:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d139      	bne.n	800395e <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d104      	bne.n	80038fe <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80038fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fc:	e018      	b.n	8003930 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800390e:	4619      	mov	r1, r3
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7fe fcb4 	bl	800227e <clmt_clust>
 8003916:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003918:	e00a      	b.n	8003930 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003926:	4619      	mov	r1, r3
 8003928:	4610      	mov	r0, r2
 800392a:	f7fe f9ef 	bl	8001d0c <get_fat>
 800392e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d805      	bhi.n	8003942 <f_read+0xfa>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2202      	movs	r2, #2
 800393a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800393e:	2302      	movs	r3, #2
 8003940:	e0e9      	b.n	8003b16 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003948:	d105      	bne.n	8003956 <f_read+0x10e>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003952:	2301      	movs	r3, #1
 8003954:	e0df      	b.n	8003b16 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800395a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800396a:	4619      	mov	r1, r3
 800396c:	4610      	mov	r0, r2
 800396e:	f7fe f9ab 	bl	8001cc8 <clust2sect>
 8003972:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d105      	bne.n	8003986 <f_read+0x13e>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003982:	2302      	movs	r3, #2
 8003984:	e0c7      	b.n	8003b16 <f_read+0x2ce>
			sect += csect;
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	0a5b      	lsrs	r3, r3, #9
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	2b00      	cmp	r3, #0
 8003998:	d046      	beq.n	8003a28 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800399a:	7dfa      	ldrb	r2, [r7, #23]
 800399c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399e:	4413      	add	r3, r2
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80039a6:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d908      	bls.n	80039c0 <f_read+0x178>
					cc = fp->fs->csize - csect;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039b4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80039b8:	461a      	mov	r2, r3
 80039ba:	7dfb      	ldrb	r3, [r7, #23]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039c6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	6a39      	ldr	r1, [r7, #32]
 80039d0:	f7fd fda2 	bl	8001518 <disk_read>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d005      	beq.n	80039e6 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80039e2:	2301      	movs	r3, #1
 80039e4:	e097      	b.n	8003b16 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80039ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <f_read+0x1d8>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d90d      	bls.n	8003a20 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	025b      	lsls	r3, r3, #9
 8003a10:	6a3a      	ldr	r2, [r7, #32]
 8003a12:	4413      	add	r3, r2
 8003a14:	68f9      	ldr	r1, [r7, #12]
 8003a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd fdfe 	bl	800161c <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	025b      	lsls	r3, r3, #9
 8003a24:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8003a26:	e05b      	b.n	8003ae0 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d037      	beq.n	8003aa4 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d01d      	beq.n	8003a7e <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a48:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003a4c:	68f9      	ldr	r1, [r7, #12]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003a54:	2301      	movs	r3, #1
 8003a56:	f7fd fd7f 	bl	8001558 <disk_write>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e054      	b.n	8003b16 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a84:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003a88:	68f9      	ldr	r1, [r7, #12]
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	f7fd fd43 	bl	8001518 <disk_read>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d005      	beq.n	8003aa4 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e038      	b.n	8003b16 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ab6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8003abc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d901      	bls.n	8003ac8 <f_read+0x280>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ad8:	4619      	mov	r1, r3
 8003ada:	6a38      	ldr	r0, [r7, #32]
 8003adc:	f7fd fd9e 	bl	800161c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae4:	4413      	add	r3, r2
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af0:	441a      	add	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afe:	441a      	add	r2, r3
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	601a      	str	r2, [r3, #0]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f47f aed2 	bne.w	80038b8 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3730      	adds	r7, #48	; 0x30
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b08a      	sub	sp, #40	; 0x28
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	60f8      	str	r0, [r7, #12]
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f7ff fbfe 	bl	8003338 <validate>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <f_write+0x2c>
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	e192      	b.n	8003e70 <f_write+0x352>
	if (fp->err)							/* Check error */
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003b5a:	e189      	b.n	8003e70 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003b6a:	2307      	movs	r3, #7
 8003b6c:	e180      	b.n	8003e70 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	441a      	add	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	f080 8158 	bcs.w	8003e34 <f_write+0x316>
 8003b84:	2300      	movs	r3, #0
 8003b86:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8003b88:	e154      	b.n	8003e34 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f040 8114 	bne.w	8003dc2 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003ba0:	0a5b      	lsrs	r3, r3, #9
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003baa:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8003bb6:	7dbb      	ldrb	r3, [r7, #22]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d151      	bne.n	8003c60 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10f      	bne.n	8003be6 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d121      	bne.n	8003c18 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003bda:	2100      	movs	r1, #0
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fab1 	bl	8002144 <create_chain>
 8003be2:	6278      	str	r0, [r7, #36]	; 0x24
 8003be4:	e018      	b.n	8003c18 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d008      	beq.n	8003c02 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f7fe fb40 	bl	800227e <clmt_clust>
 8003bfe:	6278      	str	r0, [r7, #36]	; 0x24
 8003c00:	e00a      	b.n	8003c18 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4610      	mov	r0, r2
 8003c12:	f7fe fa97 	bl	8002144 <create_chain>
 8003c16:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 810f 	beq.w	8003e3e <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d105      	bne.n	8003c32 <f_write+0x114>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003c2e:	2302      	movs	r3, #2
 8003c30:	e11e      	b.n	8003e70 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c38:	d105      	bne.n	8003c46 <f_write+0x128>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003c42:	2301      	movs	r3, #1
 8003c44:	e114      	b.n	8003e70 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c4a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d103      	bne.n	8003c60 <f_write+0x142>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d01d      	beq.n	8003caa <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c74:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003c78:	68f9      	ldr	r1, [r7, #12]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003c80:	2301      	movs	r3, #1
 8003c82:	f7fd fc69 	bl	8001558 <disk_write>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0eb      	b.n	8003e70 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003c9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	4610      	mov	r0, r2
 8003cba:	f7fe f805 	bl	8001cc8 <clust2sect>
 8003cbe:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d105      	bne.n	8003cd2 <f_write+0x1b4>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e0ce      	b.n	8003e70 <f_write+0x352>
			sect += csect;
 8003cd2:	7dbb      	ldrb	r3, [r7, #22]
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	0a5b      	lsrs	r3, r3, #9
 8003cde:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d048      	beq.n	8003d78 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003ce6:	7dba      	ldrb	r2, [r7, #22]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	4413      	add	r3, r2
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8003cf2:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d908      	bls.n	8003d0c <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d00:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003d04:	461a      	mov	r2, r3
 8003d06:	7dbb      	ldrb	r3, [r7, #22]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d12:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	69b9      	ldr	r1, [r7, #24]
 8003d1c:	f7fd fc1c 	bl	8001558 <disk_write>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d005      	beq.n	8003d32 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e09e      	b.n	8003e70 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	69fa      	ldr	r2, [r7, #28]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d916      	bls.n	8003d70 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	025b      	lsls	r3, r3, #9
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4413      	add	r3, r2
 8003d54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d58:	4619      	mov	r1, r3
 8003d5a:	f7fd fc5f 	bl	800161c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003d64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	025b      	lsls	r3, r3, #9
 8003d74:	623b      	str	r3, [r7, #32]
				continue;
 8003d76:	e047      	b.n	8003e08 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d01a      	beq.n	8003dba <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d212      	bcs.n	8003dba <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d9a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003d9e:	68f9      	ldr	r1, [r7, #12]
 8003da0:	2301      	movs	r3, #1
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	f7fd fbb8 	bl	8001518 <disk_read>
 8003da8:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d005      	beq.n	8003dba <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003db6:	2301      	movs	r3, #1
 8003db8:	e05a      	b.n	8003e70 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003dc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dcc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003dd0:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8003dd2:	6a3a      	ldr	r2, [r7, #32]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d901      	bls.n	8003dde <f_write+0x2c0>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4413      	add	r3, r2
 8003dec:	6a3a      	ldr	r2, [r7, #32]
 8003dee:	69b9      	ldr	r1, [r7, #24]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fd fc13 	bl	800161c <mem_cpy>
		fp->flag |= FA__DIRTY;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	441a      	add	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	441a      	add	r2, r3
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f47f aea7 	bne.w	8003b8a <f_write+0x6c>
 8003e3c:	e000      	b.n	8003e40 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003e3e:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d905      	bls.n	8003e5c <f_write+0x33e>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003e62:	f043 0320 	orr.w	r3, r3, #32
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3728      	adds	r7, #40	; 0x28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff fa59 	bl	8003338 <validate>
 8003e86:	4603      	mov	r3, r0
 8003e88:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f040 80a7 	bne.w	8003fe0 <f_sync+0x168>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 809f 	beq.w	8003fe0 <f_sync+0x168>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d019      	beq.n	8003ee4 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003eb6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003eba:	6879      	ldr	r1, [r7, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f7fd fb48 	bl	8001558 <disk_write>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e087      	b.n	8003fe2 <f_sync+0x16a>
				fp->flag &= ~FA__DIRTY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f7fd fe0d 	bl	8001b12 <move_window>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8003efc:	7dfb      	ldrb	r3, [r7, #23]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d16e      	bne.n	8003fe0 <f_sync+0x168>
				dir = fp->dir_ptr;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8003f08:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	330b      	adds	r3, #11
 8003f0e:	781a      	ldrb	r2, [r3, #0]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	330b      	adds	r3, #11
 8003f14:	f042 0220 	orr.w	r2, r2, #32
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	331c      	adds	r3, #28
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	0a1b      	lsrs	r3, r3, #8
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	331d      	adds	r3, #29
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003f44:	0c1a      	lsrs	r2, r3, #16
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	331e      	adds	r3, #30
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	701a      	strb	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003f54:	0e1a      	lsrs	r2, r3, #24
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	331f      	adds	r3, #31
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003f64:	4619      	mov	r1, r3
 8003f66:	6938      	ldr	r0, [r7, #16]
 8003f68:	f7fe fbc1 	bl	80026ee <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8003f6c:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <f_sync+0x174>)
 8003f6e:	60fb      	str	r3, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	3316      	adds	r3, #22
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	701a      	strb	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	3317      	adds	r3, #23
 8003f86:	b2d2      	uxtb	r2, r2
 8003f88:	701a      	strb	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	0c1a      	lsrs	r2, r3, #16
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	3318      	adds	r3, #24
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	701a      	strb	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	0e1a      	lsrs	r2, r3, #24
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	3319      	adds	r3, #25
 8003f9e:	b2d2      	uxtb	r2, r2
 8003fa0:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	3312      	adds	r3, #18
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	701a      	strb	r2, [r3, #0]
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	3313      	adds	r3, #19
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003fb8:	f023 0320 	bic.w	r3, r3, #32
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fd fdc9 	bl	8001b6e <sync_fs>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8003fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	50640000 	.word	0x50640000

08003ff0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff ff3d 	bl	8003e78 <f_sync>
 8003ffe:	4603      	mov	r3, r0
 8004000:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8004002:	7bfb      	ldrb	r3, [r7, #15]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d116      	bne.n	8004036 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff f995 	bl	8003338 <validate>
 800400e:	4603      	mov	r3, r0
 8004010:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8004012:	7bfb      	ldrb	r3, [r7, #15]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10e      	bne.n	8004036 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800401e:	4618      	mov	r0, r3
 8004020:	f7fd fcc0 	bl	80019a4 <dec_lock>
 8004024:	4603      	mov	r3, r0
 8004026:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8004028:	7bfb      	ldrb	r3, [r7, #15]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d103      	bne.n	8004036 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8004036:	7bfb      	ldrb	r3, [r7, #15]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b090      	sub	sp, #64	; 0x40
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff f974 	bl	8003338 <validate>
 8004050:	4603      	mov	r3, r0
 8004052:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004056:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <f_lseek+0x24>
 800405e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004062:	e247      	b.n	80044f4 <f_lseek+0x4b4>
	if (fp->err)						/* Check error */
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <f_lseek+0x36>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8004074:	e23e      	b.n	80044f4 <f_lseek+0x4b4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 80f2 	beq.w	8004266 <f_lseek+0x226>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004088:	d164      	bne.n	8004154 <f_lseek+0x114>
			tbl = fp->cltbl;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8004090:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	1d1a      	adds	r2, r3, #4
 8004096:	627a      	str	r2, [r7, #36]	; 0x24
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	617b      	str	r3, [r7, #20]
 800409c:	2302      	movs	r3, #2
 800409e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80040a6:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80040a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d041      	beq.n	8004132 <f_lseek+0xf2>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80040ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	2300      	movs	r3, #0
 80040b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b8:	3302      	adds	r3, #2
 80040ba:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80040bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c2:	3301      	adds	r3, #1
 80040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fd fe1c 	bl	8001d0c <get_fat>
 80040d4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 80040d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d805      	bhi.n	80040e8 <f_lseek+0xa8>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80040e4:	2302      	movs	r3, #2
 80040e6:	e205      	b.n	80044f4 <f_lseek+0x4b4>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040ee:	d105      	bne.n	80040fc <f_lseek+0xbc>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80040f8:	2301      	movs	r3, #1
 80040fa:	e1fb      	b.n	80044f4 <f_lseek+0x4b4>
					} while (cl == pcl + 1);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	3301      	adds	r3, #1
 8004100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004102:	429a      	cmp	r2, r3
 8004104:	d0da      	beq.n	80040bc <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8004106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	429a      	cmp	r2, r3
 800410c:	d809      	bhi.n	8004122 <f_lseek+0xe2>
						*tbl++ = ncl; *tbl++ = tcl;
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	1d1a      	adds	r2, r3, #4
 8004112:	627a      	str	r2, [r7, #36]	; 0x24
 8004114:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	1d1a      	adds	r2, r3, #4
 800411c:	627a      	str	r2, [r7, #36]	; 0x24
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004128:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800412c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800412e:	429a      	cmp	r2, r3
 8004130:	d3bd      	bcc.n	80040ae <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8004138:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800413a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800413c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	429a      	cmp	r2, r3
 8004142:	d803      	bhi.n	800414c <f_lseek+0x10c>
				*tbl = 0;		/* Terminate table */
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]
 800414a:	e1d1      	b.n	80044f0 <f_lseek+0x4b0>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800414c:	2311      	movs	r3, #17
 800414e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004152:	e1cd      	b.n	80044f0 <f_lseek+0x4b0>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d903      	bls.n	8004168 <f_lseek+0x128>
				ofs = fp->fsize;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004166:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			if (ofs) {
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 81bc 	beq.w	80044f0 <f_lseek+0x4b0>
				fp->clust = clmt_clust(fp, ofs - 1);
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	3b01      	subs	r3, #1
 800417c:	4619      	mov	r1, r3
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7fe f87d 	bl	800227e <clmt_clust>
 8004184:	4602      	mov	r2, r0
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				dsc = clust2sect(fp->fs, fp->clust);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004198:	4619      	mov	r1, r3
 800419a:	4610      	mov	r0, r2
 800419c:	f7fd fd94 	bl	8001cc8 <clust2sect>
 80041a0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d105      	bne.n	80041b4 <f_lseek+0x174>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80041b0:	2302      	movs	r3, #2
 80041b2:	e19f      	b.n	80044f4 <f_lseek+0x4b4>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	0a5b      	lsrs	r3, r3, #9
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80041c0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80041c4:	3a01      	subs	r2, #1
 80041c6:	4013      	ands	r3, r2
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4413      	add	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80041d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 8189 	beq.w	80044f0 <f_lseek+0x4b0>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	f000 8182 	beq.w	80044f0 <f_lseek+0x4b0>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80041f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d01d      	beq.n	8004236 <f_lseek+0x1f6>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004200:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004204:	6879      	ldr	r1, [r7, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800420c:	2301      	movs	r3, #1
 800420e:	f7fd f9a3 	bl	8001558 <disk_write>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d005      	beq.n	8004224 <f_lseek+0x1e4>
							ABORT(fp->fs, FR_DISK_ERR);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004220:	2301      	movs	r3, #1
 8004222:	e167      	b.n	80044f4 <f_lseek+0x4b4>
						fp->flag &= ~FA__DIRTY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800422a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800422e:	b2da      	uxtb	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800423c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	2301      	movs	r3, #1
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	f7fd f967 	bl	8001518 <disk_read>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <f_lseek+0x21c>
						ABORT(fp->fs, FR_DISK_ERR);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004258:	2301      	movs	r3, #1
 800425a:	e14b      	b.n	80044f4 <f_lseek+0x4b4>
#endif
					fp->dsect = dsc;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8004264:	e144      	b.n	80044f0 <f_lseek+0x4b0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	429a      	cmp	r2, r3
 8004270:	d90a      	bls.n	8004288 <f_lseek+0x248>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d103      	bne.n	8004288 <f_lseek+0x248>
#endif
			) ofs = fp->fsize;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004286:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800428e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8004290:	2300      	movs	r3, #0
 8004292:	637b      	str	r3, [r7, #52]	; 0x34
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004298:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		if (ofs) {
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80c6 	beq.w	8004430 <f_lseek+0x3f0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80042aa:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80042ae:	025b      	lsls	r3, r3, #9
 80042b0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01e      	beq.n	80042f6 <f_lseek+0x2b6>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	1e5a      	subs	r2, r3, #1
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	fbb2 f2f3 	udiv	r2, r2, r3
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	1e59      	subs	r1, r3, #1
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d312      	bcc.n	80042f6 <f_lseek+0x2b6>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	1e5a      	subs	r2, r3, #1
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	425b      	negs	r3, r3
 80042d8:	401a      	ands	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				ofs -= fp->fptr;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80042f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80042f4:	e029      	b.n	800434a <f_lseek+0x30a>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80042fc:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80042fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004300:	2b00      	cmp	r3, #0
 8004302:	d11e      	bne.n	8004342 <f_lseek+0x302>
					clst = create_chain(fp->fs, 0);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800430a:	2100      	movs	r1, #0
 800430c:	4618      	mov	r0, r3
 800430e:	f7fd ff19 	bl	8002144 <create_chain>
 8004312:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8004314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004316:	2b01      	cmp	r3, #1
 8004318:	d105      	bne.n	8004326 <f_lseek+0x2e6>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2202      	movs	r2, #2
 800431e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004322:	2302      	movs	r3, #2
 8004324:	e0e6      	b.n	80044f4 <f_lseek+0x4b4>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004328:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800432c:	d105      	bne.n	800433a <f_lseek+0x2fa>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004336:	2301      	movs	r3, #1
 8004338:	e0dc      	b.n	80044f4 <f_lseek+0x4b4>
					fp->sclust = clst;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800433e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				}
#endif
				fp->clust = clst;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004346:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			if (clst != 0) {
 800434a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800434c:	2b00      	cmp	r3, #0
 800434e:	d06f      	beq.n	8004430 <f_lseek+0x3f0>
				while (ofs > bcs) {						/* Cluster following loop */
 8004350:	e047      	b.n	80043e2 <f_lseek+0x3a2>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00d      	beq.n	800437c <f_lseek+0x33c>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004366:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004368:	4618      	mov	r0, r3
 800436a:	f7fd feeb 	bl	8002144 <create_chain>
 800436e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8004370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10a      	bne.n	800438c <f_lseek+0x34c>
							ofs = bcs; break;
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	603b      	str	r3, [r7, #0]
 800437a:	e036      	b.n	80043ea <f_lseek+0x3aa>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004382:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004384:	4618      	mov	r0, r3
 8004386:	f7fd fcc1 	bl	8001d0c <get_fat>
 800438a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800438c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800438e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004392:	d105      	bne.n	80043a0 <f_lseek+0x360>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800439c:	2301      	movs	r3, #1
 800439e:	e0a9      	b.n	80044f4 <f_lseek+0x4b4>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80043a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d907      	bls.n	80043b6 <f_lseek+0x376>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80043ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80043b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d305      	bcc.n	80043c2 <f_lseek+0x382>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2202      	movs	r2, #2
 80043ba:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80043be:	2302      	movs	r3, #2
 80043c0:	e098      	b.n	80044f4 <f_lseek+0x4b4>
					fp->clust = clst;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
					fp->fptr += bcs;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	441a      	add	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
					ofs -= bcs;
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d8b3      	bhi.n	8004352 <f_lseek+0x312>
				}
				fp->fptr += ofs;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	441a      	add	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004400:	2b00      	cmp	r3, #0
 8004402:	d015      	beq.n	8004430 <f_lseek+0x3f0>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800440a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800440c:	4618      	mov	r0, r3
 800440e:	f7fd fc5b 	bl	8001cc8 <clust2sect>
 8004412:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8004414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004416:	2b00      	cmp	r3, #0
 8004418:	d105      	bne.n	8004426 <f_lseek+0x3e6>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2202      	movs	r2, #2
 800441e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004422:	2302      	movs	r3, #2
 8004424:	e066      	b.n	80044f4 <f_lseek+0x4b4>
					nsect += ofs / SS(fp->fs);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	0a5b      	lsrs	r3, r3, #9
 800442a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800442c:	4413      	add	r3, r2
 800442e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8004436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443a:	2b00      	cmp	r3, #0
 800443c:	d041      	beq.n	80044c2 <f_lseek+0x482>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004444:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004446:	429a      	cmp	r2, r3
 8004448:	d03b      	beq.n	80044c2 <f_lseek+0x482>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d01d      	beq.n	8004494 <f_lseek+0x454>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800445e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800446a:	2301      	movs	r3, #1
 800446c:	f7fd f874 	bl	8001558 <disk_write>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <f_lseek+0x442>
					ABORT(fp->fs, FR_DISK_ERR);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800447e:	2301      	movs	r3, #1
 8004480:	e038      	b.n	80044f4 <f_lseek+0x4b4>
				fp->flag &= ~FA__DIRTY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004488:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800448c:	b2da      	uxtb	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800449a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	2301      	movs	r3, #1
 80044a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044a4:	f7fd f838 	bl	8001518 <disk_read>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <f_lseek+0x47a>
				ABORT(fp->fs, FR_DISK_ERR);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80044b6:	2301      	movs	r3, #1
 80044b8:	e01c      	b.n	80044f4 <f_lseek+0x4b4>
#endif
			fp->dsect = nsect;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044be:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d90e      	bls.n	80044f0 <f_lseek+0x4b0>
			fp->fsize = fp->fptr;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80044e4:	f043 0320 	orr.w	r3, r3, #32
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 80044f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3740      	adds	r7, #64	; 0x40
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b088      	sub	sp, #32
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <f_opendir+0x14>
 800450c:	2309      	movs	r3, #9
 800450e:	e073      	b.n	80045f8 <f_opendir+0xfc>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8004510:	4639      	mov	r1, r7
 8004512:	f107 0318 	add.w	r3, r7, #24
 8004516:	2200      	movs	r2, #0
 8004518:	4618      	mov	r0, r3
 800451a:	f7fe fc43 	bl	8002da4 <find_volume>
 800451e:	4603      	mov	r3, r0
 8004520:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) {
 8004522:	7ffb      	ldrb	r3, [r7, #31]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d15f      	bne.n	80045e8 <f_opendir+0xec>
		dp->fs = fs;
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		INIT_BUF(*dp);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f107 020c 	add.w	r2, r7, #12
 8004536:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	4619      	mov	r1, r3
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7fe fb14 	bl	8002b6c <follow_path>
 8004544:	4603      	mov	r3, r0
 8004546:	77fb      	strb	r3, [r7, #31]
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 8004548:	7ffb      	ldrb	r3, [r7, #31]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d147      	bne.n	80045de <f_opendir+0xe2>
			if (dp->dir) {						/* It is not the origin directory itself */
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004554:	2b00      	cmp	r3, #0
 8004556:	d017      	beq.n	8004588 <f_opendir+0x8c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800455e:	330b      	adds	r3, #11
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00c      	beq.n	8004584 <f_opendir+0x88>
					dp->sclust = ld_clust(fs, dp->dir);
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004572:	4619      	mov	r1, r3
 8004574:	4610      	mov	r0, r2
 8004576:	f7fe f88c 	bl	8002692 <ld_clust>
 800457a:	4602      	mov	r2, r0
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8004582:	e001      	b.n	8004588 <f_opendir+0x8c>
				else							/* The object is a file */
					res = FR_NO_PATH;
 8004584:	2305      	movs	r3, #5
 8004586:	77fb      	strb	r3, [r7, #31]
			}
			if (res == FR_OK) {
 8004588:	7ffb      	ldrb	r3, [r7, #31]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d127      	bne.n	80045de <f_opendir+0xe2>
				dp->id = fs->id;
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800459a:	2100      	movs	r1, #0
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fd fea3 	bl	80022e8 <dir_sdi>
 80045a2:	4603      	mov	r3, r0
 80045a4:	77fb      	strb	r3, [r7, #31]
#if _FS_LOCK
				if (res == FR_OK) {
 80045a6:	7ffb      	ldrb	r3, [r7, #31]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d118      	bne.n	80045de <f_opendir+0xe2>
					if (dp->sclust) {
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00f      	beq.n	80045d6 <f_opendir+0xda>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80045b6:	2100      	movs	r1, #0
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7fd f93b 	bl	8001834 <inc_lock>
 80045be:	4602      	mov	r2, r0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
						if (!dp->lockid)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <f_opendir+0xe2>
							res = FR_TOO_MANY_OPEN_FILES;
 80045d0:	2312      	movs	r3, #18
 80045d2:	77fb      	strb	r3, [r7, #31]
 80045d4:	e003      	b.n	80045de <f_opendir+0xe2>
					} else {
						dp->lockid = 0;	/* Root directory need not to be locked */
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80045de:	7ffb      	ldrb	r3, [r7, #31]
 80045e0:	2b04      	cmp	r3, #4
 80045e2:	d101      	bne.n	80045e8 <f_opendir+0xec>
 80045e4:	2305      	movs	r3, #5
 80045e6:	77fb      	strb	r3, [r7, #31]
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 80045e8:	7ffb      	ldrb	r3, [r7, #31]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <f_opendir+0xfa>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	LEAVE_FF(fs, res);
 80045f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3720      	adds	r7, #32
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = validate(dp);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7fe fe95 	bl	8003338 <validate>
 800460e:	4603      	mov	r3, r0
 8004610:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004612:	7bfb      	ldrb	r3, [r7, #15]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d113      	bne.n	8004640 <f_closedir+0x40>
#if _FS_REENTRANT
		FATFS *fs = dp->fs;
#endif
#if _FS_LOCK
		if (dp->lockid)				/* Decrement sub-directory open counter */
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800461e:	2b00      	cmp	r3, #0
 8004620:	d007      	beq.n	8004632 <f_closedir+0x32>
			res = dec_lock(dp->lockid);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004628:	4618      	mov	r0, r3
 800462a:	f7fd f9bb 	bl	80019a4 <dec_lock>
 800462e:	4603      	mov	r3, r0
 8004630:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK)
 8004632:	7bfb      	ldrb	r3, [r7, #15]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d103      	bne.n	8004640 <f_closedir+0x40>
#endif
			dp->fs = 0;				/* Invalidate directory object */
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8004640:	7bfb      	ldrb	r3, [r7, #15]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b086      	sub	sp, #24
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7fe fe6f 	bl	8003338 <validate>
 800465a:	4603      	mov	r3, r0
 800465c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800465e:	7dfb      	ldrb	r3, [r7, #23]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d133      	bne.n	80046cc <f_readdir+0x82>
		if (!fno) {
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <f_readdir+0x2e>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800466a:	2100      	movs	r1, #0
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7fd fe3b 	bl	80022e8 <dir_sdi>
 8004672:	4603      	mov	r3, r0
 8004674:	75fb      	strb	r3, [r7, #23]
 8004676:	e029      	b.n	80046cc <f_readdir+0x82>
		} else {
			INIT_BUF(*dp);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f107 0208 	add.w	r2, r7, #8
 800467e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 8004682:	2100      	movs	r1, #0
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7fe f8a8 	bl	80027da <dir_read>
 800468a:	4603      	mov	r3, r0
 800468c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 800468e:	7dfb      	ldrb	r3, [r7, #23]
 8004690:	2b04      	cmp	r3, #4
 8004692:	d105      	bne.n	80046a0 <f_readdir+0x56>
				dp->sect = 0;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				res = FR_OK;
 800469c:	2300      	movs	r3, #0
 800469e:	75fb      	strb	r3, [r7, #23]
			}
			if (res == FR_OK) {				/* A valid entry is found */
 80046a0:	7dfb      	ldrb	r3, [r7, #23]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d112      	bne.n	80046cc <f_readdir+0x82>
				get_fileinfo(dp, fno);		/* Get the object information */
 80046a6:	6839      	ldr	r1, [r7, #0]
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f7fe f92e 	bl	800290a <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80046ae:	2100      	movs	r1, #0
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fd fead 	bl	8002410 <dir_next>
 80046b6:	4603      	mov	r3, r0
 80046b8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) {
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d105      	bne.n	80046cc <f_readdir+0x82>
					dp->sect = 0;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
					res = FR_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	75fb      	strb	r3, [r7, #23]
			}
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
 80046cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b08e      	sub	sp, #56	; 0x38
 80046da:	af00      	add	r7, sp, #0
 80046dc:	60f8      	str	r0, [r7, #12]
 80046de:	60b9      	str	r1, [r7, #8]
 80046e0:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 80046e2:	f107 030c 	add.w	r3, r7, #12
 80046e6:	2200      	movs	r2, #0
 80046e8:	4619      	mov	r1, r3
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fe fb5a 	bl	8002da4 <find_volume>
 80046f0:	4603      	mov	r3, r0
 80046f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 80046fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004700:	2b00      	cmp	r3, #0
 8004702:	f040 80af 	bne.w	8004864 <f_getfree+0x18e>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004712:	3b02      	subs	r3, #2
 8004714:	429a      	cmp	r2, r3
 8004716:	d805      	bhi.n	8004724 <f_getfree+0x4e>
			*nclst = fs->free_clust;
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e09f      	b.n	8004864 <f_getfree+0x18e>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800472a:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800472c:	2300      	movs	r3, #0
 800472e:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 8004730:	7efb      	ldrb	r3, [r7, #27]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d125      	bne.n	8004782 <f_getfree+0xac>
				clst = 2;
 8004736:	2302      	movs	r3, #2
 8004738:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 800473a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800473c:	69f8      	ldr	r0, [r7, #28]
 800473e:	f7fd fae5 	bl	8001d0c <get_fat>
 8004742:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800474a:	d103      	bne.n	8004754 <f_getfree+0x7e>
 800474c:	2301      	movs	r3, #1
 800474e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004752:	e077      	b.n	8004844 <f_getfree+0x16e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2b01      	cmp	r3, #1
 8004758:	d103      	bne.n	8004762 <f_getfree+0x8c>
 800475a:	2302      	movs	r3, #2
 800475c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004760:	e070      	b.n	8004844 <f_getfree+0x16e>
					if (stat == 0) n++;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d102      	bne.n	800476e <f_getfree+0x98>
 8004768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476a:	3301      	adds	r3, #1
 800476c:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800476e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004770:	3301      	adds	r3, #1
 8004772:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800477a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800477c:	429a      	cmp	r2, r3
 800477e:	d3dc      	bcc.n	800473a <f_getfree+0x64>
 8004780:	e060      	b.n	8004844 <f_getfree+0x16e>
			} else {
				clst = fs->n_fatent;
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004788:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004790:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8004792:	2300      	movs	r3, #0
 8004794:	627b      	str	r3, [r7, #36]	; 0x24
 8004796:	2300      	movs	r3, #0
 8004798:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	2b00      	cmp	r3, #0
 800479e:	d112      	bne.n	80047c6 <f_getfree+0xf0>
						res = move_window(fs, sect++);
 80047a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	62ba      	str	r2, [r7, #40]	; 0x28
 80047a6:	4619      	mov	r1, r3
 80047a8:	69f8      	ldr	r0, [r7, #28]
 80047aa:	f7fd f9b2 	bl	8001b12 <move_window>
 80047ae:	4603      	mov	r3, r0
 80047b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 80047b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d142      	bne.n	8004842 <f_getfree+0x16c>
						p = fs->win.d8;
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 80047c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 80047c6:	7efb      	ldrb	r3, [r7, #27]
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d115      	bne.n	80047f8 <f_getfree+0x122>
						if (LD_WORD(p) == 0) n++;
 80047cc:	6a3b      	ldr	r3, [r7, #32]
 80047ce:	3301      	adds	r3, #1
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	021b      	lsls	r3, r3, #8
 80047d4:	b21a      	sxth	r2, r3
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	b21b      	sxth	r3, r3
 80047dc:	4313      	orrs	r3, r2
 80047de:	b21b      	sxth	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d102      	bne.n	80047ea <f_getfree+0x114>
 80047e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e6:	3301      	adds	r3, #1
 80047e8:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 80047ea:	6a3b      	ldr	r3, [r7, #32]
 80047ec:	3302      	adds	r3, #2
 80047ee:	623b      	str	r3, [r7, #32]
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	3b02      	subs	r3, #2
 80047f4:	627b      	str	r3, [r7, #36]	; 0x24
 80047f6:	e01d      	b.n	8004834 <f_getfree+0x15e>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	3303      	adds	r3, #3
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	061a      	lsls	r2, r3, #24
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	3302      	adds	r3, #2
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	041b      	lsls	r3, r3, #16
 8004808:	4313      	orrs	r3, r2
 800480a:	6a3a      	ldr	r2, [r7, #32]
 800480c:	3201      	adds	r2, #1
 800480e:	7812      	ldrb	r2, [r2, #0]
 8004810:	0212      	lsls	r2, r2, #8
 8004812:	4313      	orrs	r3, r2
 8004814:	6a3a      	ldr	r2, [r7, #32]
 8004816:	7812      	ldrb	r2, [r2, #0]
 8004818:	4313      	orrs	r3, r2
 800481a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d102      	bne.n	8004828 <f_getfree+0x152>
 8004822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004824:	3301      	adds	r3, #1
 8004826:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 8004828:	6a3b      	ldr	r3, [r7, #32]
 800482a:	3304      	adds	r3, #4
 800482c:	623b      	str	r3, [r7, #32]
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	3b04      	subs	r3, #4
 8004832:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8004834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004836:	3b01      	subs	r3, #1
 8004838:	62fb      	str	r3, [r7, #44]	; 0x2c
 800483a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1ac      	bne.n	800479a <f_getfree+0xc4>
 8004840:	e000      	b.n	8004844 <f_getfree+0x16e>
						if (res != FR_OK) break;
 8004842:	bf00      	nop
			}
			fs->free_clust = n;
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004848:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	b2da      	uxtb	r2, r3
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
			*nclst = n;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004862:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8004864:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004868:	4618      	mov	r0, r3
 800486a:	3738      	adds	r7, #56	; 0x38
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	4613      	mov	r3, r2
 800487c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800487e:	2301      	movs	r3, #1
 8004880:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8004882:	2300      	movs	r3, #0
 8004884:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8004886:	4b1f      	ldr	r3, [pc, #124]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 8004888:	7a5b      	ldrb	r3, [r3, #9]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b01      	cmp	r3, #1
 800488e:	d831      	bhi.n	80048f4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004890:	4b1c      	ldr	r3, [pc, #112]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 8004892:	7a5b      	ldrb	r3, [r3, #9]
 8004894:	b2db      	uxtb	r3, r3
 8004896:	461a      	mov	r2, r3
 8004898:	4b1a      	ldr	r3, [pc, #104]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 800489a:	2100      	movs	r1, #0
 800489c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800489e:	4b19      	ldr	r3, [pc, #100]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048a0:	7a5b      	ldrb	r3, [r3, #9]
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	4a17      	ldr	r2, [pc, #92]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 80048ae:	4b15      	ldr	r3, [pc, #84]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048b0:	7a5b      	ldrb	r3, [r3, #9]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	461a      	mov	r2, r3
 80048b6:	4b13      	ldr	r3, [pc, #76]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048b8:	4413      	add	r3, r2
 80048ba:	79fa      	ldrb	r2, [r7, #7]
 80048bc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80048be:	4b11      	ldr	r3, [pc, #68]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048c0:	7a5b      	ldrb	r3, [r3, #9]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	b2d1      	uxtb	r1, r2
 80048c8:	4a0e      	ldr	r2, [pc, #56]	; (8004904 <FATFS_LinkDriverEx+0x94>)
 80048ca:	7251      	strb	r1, [r2, #9]
 80048cc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80048ce:	7dbb      	ldrb	r3, [r7, #22]
 80048d0:	3330      	adds	r3, #48	; 0x30
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	3301      	adds	r3, #1
 80048dc:	223a      	movs	r2, #58	; 0x3a
 80048de:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	3302      	adds	r3, #2
 80048e4:	222f      	movs	r2, #47	; 0x2f
 80048e6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	3303      	adds	r3, #3
 80048ec:	2200      	movs	r2, #0
 80048ee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	200001b0 	.word	0x200001b0

08004908 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004912:	2200      	movs	r2, #0
 8004914:	6839      	ldr	r1, [r7, #0]
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7ff ffaa 	bl	8004870 <FATFS_LinkDriverEx>
 800491c:	4603      	mov	r3, r0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <__io_putchar>:
  * @param  None
  * @retval None
  */

PUTCHAR_PROTOTYPE
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 8004930:	1d39      	adds	r1, r7, #4
 8004932:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004936:	2201      	movs	r2, #1
 8004938:	4803      	ldr	r0, [pc, #12]	; (8004948 <__io_putchar+0x20>)
 800493a:	f006 fc98 	bl	800b26e <HAL_UART_Transmit>

  return ch;
 800493e:	687b      	ldr	r3, [r7, #4]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	2000179c 	.word	0x2000179c

0800494c <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 8004952:	1d3a      	adds	r2, r7, #4
 8004954:	463b      	mov	r3, r7
 8004956:	4619      	mov	r1, r3
 8004958:	4814      	ldr	r0, [pc, #80]	; (80049ac <exf_getfree+0x60>)
 800495a:	f7ff febc 	bl	80046d6 <f_getfree>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d11f      	bne.n	80049a4 <exf_getfree+0x58>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800496a:	3b02      	subs	r3, #2
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8004972:	fb02 f303 	mul.w	r3, r2, r3
 8004976:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800497e:	461a      	mov	r2, r3
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	fb03 f302 	mul.w	r3, r3, r2
 8004986:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// ×ªÎªMB
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	0adb      	lsrs	r3, r3, #11
 800498c:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// ×ªÎªMB
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	0adb      	lsrs	r3, r3, #11
 8004992:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 8004994:	68f9      	ldr	r1, [r7, #12]
 8004996:	4806      	ldr	r0, [pc, #24]	; (80049b0 <exf_getfree+0x64>)
 8004998:	f007 fc2e 	bl	800c1f8 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 800499c:	68b9      	ldr	r1, [r7, #8]
 800499e:	4805      	ldr	r0, [pc, #20]	; (80049b4 <exf_getfree+0x68>)
 80049a0:	f007 fc2a 	bl	800c1f8 <iprintf>
    }
}
 80049a4:	bf00      	nop
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	20001850 	.word	0x20001850
 80049b0:	0800d178 	.word	0x0800d178
 80049b4:	0800d198 	.word	0x0800d198

080049b8 <exf_mount>:

void exf_mount(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 80049bc:	2201      	movs	r2, #1
 80049be:	4908      	ldr	r1, [pc, #32]	; (80049e0 <exf_mount+0x28>)
 80049c0:	4808      	ldr	r0, [pc, #32]	; (80049e4 <exf_mount+0x2c>)
 80049c2:	f7fe fced 	bl	80033a0 <f_mount>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <exf_mount+0x18>
 80049cc:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <exf_mount+0x30>)
 80049ce:	e000      	b.n	80049d2 <exf_mount+0x1a>
 80049d0:	4b06      	ldr	r3, [pc, #24]	; (80049ec <exf_mount+0x34>)
 80049d2:	4619      	mov	r1, r3
 80049d4:	4806      	ldr	r0, [pc, #24]	; (80049f0 <exf_mount+0x38>)
 80049d6:	f007 fc0f 	bl	800c1f8 <iprintf>
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20001850 	.word	0x20001850
 80049e4:	20001a84 	.word	0x20001a84
 80049e8:	0800d1b8 	.word	0x0800d1b8
 80049ec:	0800d1c8 	.word	0x0800d1c8
 80049f0:	0800d1d0 	.word	0x0800d1d0

080049f4 <exf_open>:

uint8_t exf_open(const void* filename, BYTE mode)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	460b      	mov	r3, r1
 80049fe:	70fb      	strb	r3, [r7, #3]
    return f_open(&USERFile, filename, mode) == FR_OK ? 0 : 1;
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	461a      	mov	r2, r3
 8004a04:	6879      	ldr	r1, [r7, #4]
 8004a06:	4806      	ldr	r0, [pc, #24]	; (8004a20 <exf_open+0x2c>)
 8004a08:	f7fe fd12 	bl	8003430 <f_open>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	bf14      	ite	ne
 8004a12:	2301      	movne	r3, #1
 8004a14:	2300      	moveq	r3, #0
 8004a16:	b2db      	uxtb	r3, r3
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	20001858 	.word	0x20001858

08004a24 <exf_write>:

uint8_t exf_write(const void* filename, const void* buf, uint32_t len)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
    uint32_t btw = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	617b      	str	r3, [r7, #20]
    return f_write(&USERFile, buf, len, &btw) == FR_OK ? 0 : 1;
 8004a34:	f107 0314 	add.w	r3, r7, #20
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	68b9      	ldr	r1, [r7, #8]
 8004a3c:	4806      	ldr	r0, [pc, #24]	; (8004a58 <exf_write+0x34>)
 8004a3e:	f7ff f86e 	bl	8003b1e <f_write>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	bf14      	ite	ne
 8004a48:	2301      	movne	r3, #1
 8004a4a:	2300      	moveq	r3, #0
 8004a4c:	b2db      	uxtb	r3, r3
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20001858 	.word	0x20001858

08004a5c <exf_read>:

uint8_t exf_read(const void* filename, void* buf, uint32_t len)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
    uint32_t btr = 0;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	617b      	str	r3, [r7, #20]
    return f_read(&USERFile, buf, len, &btr) == FR_OK ? 0 : 1;
 8004a6c:	f107 0314 	add.w	r3, r7, #20
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	68b9      	ldr	r1, [r7, #8]
 8004a74:	4806      	ldr	r0, [pc, #24]	; (8004a90 <exf_read+0x34>)
 8004a76:	f7fe fee7 	bl	8003848 <f_read>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	20001858 	.word	0x20001858

08004a94 <exf_lseek>:

uint8_t exf_lseek(DWORD offset)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
    return f_lseek(&USERFile, offset) == FR_OK ? 0 : 1;
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	4806      	ldr	r0, [pc, #24]	; (8004ab8 <exf_lseek+0x24>)
 8004aa0:	f7ff face 	bl	8004040 <f_lseek>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	bf14      	ite	ne
 8004aaa:	2301      	movne	r3, #1
 8004aac:	2300      	moveq	r3, #0
 8004aae:	b2db      	uxtb	r3, r3
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	20001858 	.word	0x20001858

08004abc <exf_close>:

void exf_close(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
    f_close(&USERFile);
 8004ac0:	4802      	ldr	r0, [pc, #8]	; (8004acc <exf_close+0x10>)
 8004ac2:	f7ff fa95 	bl	8003ff0 <f_close>
}
 8004ac6:	bf00      	nop
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	20001858 	.word	0x20001858

08004ad0 <FATFS_RdWrTest>:

void FATFS_RdWrTest(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b088      	sub	sp, #32
 8004ad4:	af00      	add	r7, sp, #0
    char* filename = "test.txt";
 8004ad6:	4b26      	ldr	r3, [pc, #152]	; (8004b70 <FATFS_RdWrTest+0xa0>)
 8004ad8:	61fb      	str	r3, [r7, #28]
    uint8_t bufw[10] = "HelloWorld";
 8004ada:	4a26      	ldr	r2, [pc, #152]	; (8004b74 <FATFS_RdWrTest+0xa4>)
 8004adc:	f107 0310 	add.w	r3, r7, #16
 8004ae0:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ae2:	c303      	stmia	r3!, {r0, r1}
 8004ae4:	801a      	strh	r2, [r3, #0]
    uint8_t bufr[10];

    if(exf_open(filename, FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8004ae6:	2113      	movs	r1, #19
 8004ae8:	69f8      	ldr	r0, [r7, #28]
 8004aea:	f7ff ff83 	bl	80049f4 <exf_open>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <FATFS_RdWrTest+0x2e>
    {
        printf("##[Error]: open %s failed!\r\n", filename);
 8004af4:	69f9      	ldr	r1, [r7, #28]
 8004af6:	4820      	ldr	r0, [pc, #128]	; (8004b78 <FATFS_RdWrTest+0xa8>)
 8004af8:	f007 fb7e 	bl	800c1f8 <iprintf>
        return;
 8004afc:	e034      	b.n	8004b68 <FATFS_RdWrTest+0x98>
    }

    if(exf_write(filename, bufw, sizeof(bufw)) != 0)
 8004afe:	f107 0310 	add.w	r3, r7, #16
 8004b02:	220a      	movs	r2, #10
 8004b04:	4619      	mov	r1, r3
 8004b06:	69f8      	ldr	r0, [r7, #28]
 8004b08:	f7ff ff8c 	bl	8004a24 <exf_write>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d004      	beq.n	8004b1c <FATFS_RdWrTest+0x4c>
    {
        printf("##[Error]: write %s failed!\r\n", filename);
 8004b12:	69f9      	ldr	r1, [r7, #28]
 8004b14:	4819      	ldr	r0, [pc, #100]	; (8004b7c <FATFS_RdWrTest+0xac>)
 8004b16:	f007 fb6f 	bl	800c1f8 <iprintf>
        goto __exit;
 8004b1a:	e022      	b.n	8004b62 <FATFS_RdWrTest+0x92>
    }

    exf_lseek(0);
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	f7ff ffb9 	bl	8004a94 <exf_lseek>

    if(exf_read(filename, bufr, 10) != 0)
 8004b22:	1d3b      	adds	r3, r7, #4
 8004b24:	220a      	movs	r2, #10
 8004b26:	4619      	mov	r1, r3
 8004b28:	69f8      	ldr	r0, [r7, #28]
 8004b2a:	f7ff ff97 	bl	8004a5c <exf_read>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d004      	beq.n	8004b3e <FATFS_RdWrTest+0x6e>
    {
        printf("##[Error]: read %s failed!\r\n", filename);
 8004b34:	69f9      	ldr	r1, [r7, #28]
 8004b36:	4812      	ldr	r0, [pc, #72]	; (8004b80 <FATFS_RdWrTest+0xb0>)
 8004b38:	f007 fb5e 	bl	800c1f8 <iprintf>
        goto __exit;
 8004b3c:	e011      	b.n	8004b62 <FATFS_RdWrTest+0x92>
    }

    printf("# FatFs Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufw)) == 0 ? "Successfully" : "Failed");
 8004b3e:	f107 0110 	add.w	r1, r7, #16
 8004b42:	1d3b      	adds	r3, r7, #4
 8004b44:	220a      	movs	r2, #10
 8004b46:	4618      	mov	r0, r3
 8004b48:	f007 fb3e 	bl	800c1c8 <memcmp>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <FATFS_RdWrTest+0x86>
 8004b52:	4b0c      	ldr	r3, [pc, #48]	; (8004b84 <FATFS_RdWrTest+0xb4>)
 8004b54:	e000      	b.n	8004b58 <FATFS_RdWrTest+0x88>
 8004b56:	4b0c      	ldr	r3, [pc, #48]	; (8004b88 <FATFS_RdWrTest+0xb8>)
 8004b58:	4619      	mov	r1, r3
 8004b5a:	480c      	ldr	r0, [pc, #48]	; (8004b8c <FATFS_RdWrTest+0xbc>)
 8004b5c:	f007 fb4c 	bl	800c1f8 <iprintf>

    goto __exit;
 8004b60:	bf00      	nop

__exit:
    exf_close();
 8004b62:	f7ff ffab 	bl	8004abc <exf_close>
    return;
 8004b66:	bf00      	nop
}
 8004b68:	3720      	adds	r7, #32
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	0800d1e8 	.word	0x0800d1e8
 8004b74:	0800d284 	.word	0x0800d284
 8004b78:	0800d1f4 	.word	0x0800d1f4
 8004b7c:	0800d214 	.word	0x0800d214
 8004b80:	0800d234 	.word	0x0800d234
 8004b84:	0800d254 	.word	0x0800d254
 8004b88:	0800d1c8 	.word	0x0800d1c8
 8004b8c:	0800d264 	.word	0x0800d264

08004b90 <SD_RdWrTest>:




void SD_RdWrTest(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
    int i = 0;
 8004b96:	2300      	movs	r3, #0
 8004b98:	607b      	str	r3, [r7, #4]
    static uint8_t bufr[SD_SECTOR_SIZE];
    static uint8_t bufw[SD_SECTOR_SIZE];

    for(i = 0; i < sizeof(bufw); i++)
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	607b      	str	r3, [r7, #4]
 8004b9e:	e019      	b.n	8004bd4 <SD_RdWrTest+0x44>
    {
        bufr[i] = 0;
 8004ba0:	4a1d      	ldr	r2, [pc, #116]	; (8004c18 <SD_RdWrTest+0x88>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	701a      	strb	r2, [r3, #0]
        bufw[i] = i % 0xFF;
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	4b1b      	ldr	r3, [pc, #108]	; (8004c1c <SD_RdWrTest+0x8c>)
 8004bae:	fb83 1302 	smull	r1, r3, r3, r2
 8004bb2:	4413      	add	r3, r2
 8004bb4:	11d9      	asrs	r1, r3, #7
 8004bb6:	17d3      	asrs	r3, r2, #31
 8004bb8:	1ac9      	subs	r1, r1, r3
 8004bba:	460b      	mov	r3, r1
 8004bbc:	021b      	lsls	r3, r3, #8
 8004bbe:	1a5b      	subs	r3, r3, r1
 8004bc0:	1ad1      	subs	r1, r2, r3
 8004bc2:	b2c9      	uxtb	r1, r1
 8004bc4:	4a16      	ldr	r2, [pc, #88]	; (8004c20 <SD_RdWrTest+0x90>)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4413      	add	r3, r2
 8004bca:	460a      	mov	r2, r1
 8004bcc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(bufw); i++)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	607b      	str	r3, [r7, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bda:	d3e1      	bcc.n	8004ba0 <SD_RdWrTest+0x10>
    }

    SD_WriteDisk(bufw, 1, 1);
 8004bdc:	2201      	movs	r2, #1
 8004bde:	2101      	movs	r1, #1
 8004be0:	480f      	ldr	r0, [pc, #60]	; (8004c20 <SD_RdWrTest+0x90>)
 8004be2:	f000 fe5b 	bl	800589c <SD_WriteDisk>
    SD_ReadDisk(bufr, 1, 1);
 8004be6:	2201      	movs	r2, #1
 8004be8:	2101      	movs	r1, #1
 8004bea:	480b      	ldr	r0, [pc, #44]	; (8004c18 <SD_RdWrTest+0x88>)
 8004bec:	f000 fe0a 	bl	8005804 <SD_ReadDisk>
    printf("# SD Card Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufr)) == 0 ? "Successfully" : "Failed");
 8004bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bf4:	490a      	ldr	r1, [pc, #40]	; (8004c20 <SD_RdWrTest+0x90>)
 8004bf6:	4808      	ldr	r0, [pc, #32]	; (8004c18 <SD_RdWrTest+0x88>)
 8004bf8:	f007 fae6 	bl	800c1c8 <memcmp>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <SD_RdWrTest+0x76>
 8004c02:	4b08      	ldr	r3, [pc, #32]	; (8004c24 <SD_RdWrTest+0x94>)
 8004c04:	e000      	b.n	8004c08 <SD_RdWrTest+0x78>
 8004c06:	4b08      	ldr	r3, [pc, #32]	; (8004c28 <SD_RdWrTest+0x98>)
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4808      	ldr	r0, [pc, #32]	; (8004c2c <SD_RdWrTest+0x9c>)
 8004c0c:	f007 faf4 	bl	800c1f8 <iprintf>
}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	200001c0 	.word	0x200001c0
 8004c1c:	80808081 	.word	0x80808081
 8004c20:	200003c0 	.word	0x200003c0
 8004c24:	0800d290 	.word	0x0800d290
 8004c28:	0800d2a0 	.word	0x0800d2a0
 8004c2c:	0800d2a8 	.word	0x0800d2a8

08004c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004c30:	b590      	push	{r4, r7, lr}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8004c36:	f04f 0300 	mov.w	r3, #0
 8004c3a:	f04f 0400 	mov.w	r4, #0
 8004c3e:	e9c7 3400 	strd	r3, r4, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004c42:	f001 fc1b 	bl	800647c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004c46:	f000 f895 	bl	8004d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004c4a:	f000 f9f1 	bl	8005030 <MX_GPIO_Init>
  MX_DMA_Init();
 8004c4e:	f000 f9cf 	bl	8004ff0 <MX_DMA_Init>
  MX_SPI1_Init();
 8004c52:	f000 f96d 	bl	8004f30 <MX_SPI1_Init>
  MX_UART4_Init();
 8004c56:	f000 f9a1 	bl	8004f9c <MX_UART4_Init>
  MX_I2C1_Init();
 8004c5a:	f000 f90d 	bl	8004e78 <MX_I2C1_Init>
  MX_I2S3_Init();
 8004c5e:	f000 f939 	bl	8004ed4 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
//  	uint8_t test;
  	while(SD_Initialize() != 0)
 8004c62:	e00b      	b.n	8004c7c <main+0x4c>
	{
  		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);			// çº¢ç¯
 8004c64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c68:	483a      	ldr	r0, [pc, #232]	; (8004d54 <main+0x124>)
 8004c6a:	f002 fc36 	bl	80074da <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8004c6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c72:	f001 fc45 	bl	8006500 <HAL_Delay>
		printf("## [Warining]: sd card not found !\r\n");
 8004c76:	4838      	ldr	r0, [pc, #224]	; (8004d58 <main+0x128>)
 8004c78:	f007 fb32 	bl	800c2e0 <puts>
  	while(SD_Initialize() != 0)
 8004c7c:	f000 fcce 	bl	800561c <SD_Initialize>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1ee      	bne.n	8004c64 <main+0x34>
	}

//	 è·åSDå¡æåºæ°

//  	while(1){
  		CardSize = SD_GetSectorCount();
 8004c86:	f000 fc78 	bl	800557a <SD_GetSectorCount>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f04f 0400 	mov.w	r4, #0
 8004c90:	e9c7 3400 	strd	r3, r4, [r7]

		// å­èè½¬ä¸ºå
		CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8004c94:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	f04f 0400 	mov.w	r4, #0
 8004ca0:	0254      	lsls	r4, r2, #9
 8004ca2:	ea44 54d1 	orr.w	r4, r4, r1, lsr #23
 8004ca6:	024b      	lsls	r3, r1, #9
 8004ca8:	f04f 0100 	mov.w	r1, #0
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	0d19      	lsrs	r1, r3, #20
 8004cb2:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 8004cb6:	0d22      	lsrs	r2, r4, #20
 8004cb8:	e9c7 1200 	strd	r1, r2, [r7]

		// æå°ä¿¡æ¯
		printf("# SD Card Type:0x%02X\r\n", SD_Type);
 8004cbc:	4b27      	ldr	r3, [pc, #156]	; (8004d5c <main+0x12c>)
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	4827      	ldr	r0, [pc, #156]	; (8004d60 <main+0x130>)
 8004cc4:	f007 fa98 	bl	800c1f8 <iprintf>
		printf("# SD Card Size:%luMB\r\n", (uint32_t)CardSize);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4825      	ldr	r0, [pc, #148]	; (8004d64 <main+0x134>)
 8004cce:	f007 fa93 	bl	800c1f8 <iprintf>
		HAL_Delay(1000);
 8004cd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004cd6:	f001 fc13 	bl	8006500 <HAL_Delay>
//  	}

  	SD_RdWrTest();
 8004cda:	f7ff ff59 	bl	8004b90 <SD_RdWrTest>
//	{
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
//		HAL_Delay(1000);
//	}

	printf("\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
 8004cde:	4822      	ldr	r0, [pc, #136]	; (8004d68 <main+0x138>)
 8004ce0:	f007 fafe 	bl	800c2e0 <puts>
	MX_FATFS_Init();
 8004ce4:	f7fc fc76 	bl	80015d4 <MX_FATFS_Init>
	exf_mount();
 8004ce8:	f7ff fe66 	bl	80049b8 <exf_mount>
	exf_getfree();
 8004cec:	f7ff fe2e 	bl	800494c <exf_getfree>
	FATFS_RdWrTest();
 8004cf0:	f7ff feee 	bl	8004ad0 <FATFS_RdWrTest>
//	{
//		printf("##[Error]: open %s failed!\r\n", "/gg/gg.txt");
//		return;
//	}
//	exf_close();
	uint8_t count=0;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	73fb      	strb	r3, [r7, #15]
	while(1)
	{	if(count==5){
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
 8004cfa:	2b05      	cmp	r3, #5
 8004cfc:	d100      	bne.n	8004d00 <main+0xd0>
			break;
 8004cfe:	e00c      	b.n	8004d1a <main+0xea>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
 8004d00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d04:	4813      	ldr	r0, [pc, #76]	; (8004d54 <main+0x124>)
 8004d06:	f002 fbe8 	bl	80074da <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8004d0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d0e:	f001 fbf7 	bl	8006500 <HAL_Delay>
		count++;
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	3301      	adds	r3, #1
 8004d16:	73fb      	strb	r3, [r7, #15]
	{	if(count==5){
 8004d18:	e7ee      	b.n	8004cf8 <main+0xc8>
	}
	while(1){
		AUDIO_PLAYER_Start(0);
 8004d1a:	2000      	movs	r0, #0
 8004d1c:	f001 f9de 	bl	80060dc <AUDIO_PLAYER_Start>
		while(!isFinished){
 8004d20:	e009      	b.n	8004d36 <main+0x106>
			AUDIO_PLAYER_Process(pdTRUE);
 8004d22:	2001      	movs	r0, #1
 8004d24:	f001 fa3a 	bl	800619c <AUDIO_PLAYER_Process>
			if(AudioState==AUDIO_STATE_STOP){
 8004d28:	4b10      	ldr	r3, [pc, #64]	; (8004d6c <main+0x13c>)
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b09      	cmp	r3, #9
 8004d2e:	d102      	bne.n	8004d36 <main+0x106>
				isFinished=1;
 8004d30:	4b0f      	ldr	r3, [pc, #60]	; (8004d70 <main+0x140>)
 8004d32:	2201      	movs	r2, #1
 8004d34:	701a      	strb	r2, [r3, #0]
		while(!isFinished){
 8004d36:	4b0e      	ldr	r3, [pc, #56]	; (8004d70 <main+0x140>)
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0f1      	beq.n	8004d22 <main+0xf2>
			}


		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);			// é»ç¯
 8004d3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d42:	4804      	ldr	r0, [pc, #16]	; (8004d54 <main+0x124>)
 8004d44:	f002 fbc9 	bl	80074da <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8004d48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d4c:	f001 fbd8 	bl	8006500 <HAL_Delay>
		AUDIO_PLAYER_Start(0);
 8004d50:	e7e3      	b.n	8004d1a <main+0xea>
 8004d52:	bf00      	nop
 8004d54:	40020c00 	.word	0x40020c00
 8004d58:	0800d2cc 	.word	0x0800d2cc
 8004d5c:	200005c0 	.word	0x200005c0
 8004d60:	0800d2f0 	.word	0x0800d2f0
 8004d64:	0800d308 	.word	0x0800d308
 8004d68:	0800d320 	.word	0x0800d320
 8004d6c:	20001df4 	.word	0x20001df4
 8004d70:	200001bc 	.word	0x200001bc

08004d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b098      	sub	sp, #96	; 0x60
 8004d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d7e:	2230      	movs	r2, #48	; 0x30
 8004d80:	2100      	movs	r1, #0
 8004d82:	4618      	mov	r0, r3
 8004d84:	f007 fa2f 	bl	800c1e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d88:	f107 031c 	add.w	r3, r7, #28
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
 8004d90:	605a      	str	r2, [r3, #4]
 8004d92:	609a      	str	r2, [r3, #8]
 8004d94:	60da      	str	r2, [r3, #12]
 8004d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004d98:	f107 030c 	add.w	r3, r7, #12
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	605a      	str	r2, [r3, #4]
 8004da2:	609a      	str	r2, [r3, #8]
 8004da4:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004da6:	2300      	movs	r3, #0
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	4b31      	ldr	r3, [pc, #196]	; (8004e70 <SystemClock_Config+0xfc>)
 8004dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dae:	4a30      	ldr	r2, [pc, #192]	; (8004e70 <SystemClock_Config+0xfc>)
 8004db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004db4:	6413      	str	r3, [r2, #64]	; 0x40
 8004db6:	4b2e      	ldr	r3, [pc, #184]	; (8004e70 <SystemClock_Config+0xfc>)
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dbe:	60bb      	str	r3, [r7, #8]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	607b      	str	r3, [r7, #4]
 8004dc6:	4b2b      	ldr	r3, [pc, #172]	; (8004e74 <SystemClock_Config+0x100>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a2a      	ldr	r2, [pc, #168]	; (8004e74 <SystemClock_Config+0x100>)
 8004dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	4b28      	ldr	r3, [pc, #160]	; (8004e74 <SystemClock_Config+0x100>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dda:	607b      	str	r3, [r7, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004dde:	2301      	movs	r3, #1
 8004de0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004de2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004de6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004de8:	2302      	movs	r3, #2
 8004dea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004dec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004df0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004df2:	2308      	movs	r3, #8
 8004df4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004df6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004dfa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004e00:	2304      	movs	r3, #4
 8004e02:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f004 fc2b 	bl	8009664 <HAL_RCC_OscConfig>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8004e14:	f000 fa16 	bl	8005244 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e18:	230f      	movs	r3, #15
 8004e1a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e20:	2300      	movs	r3, #0
 8004e22:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8004e24:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004e28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8004e2a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004e2e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e30:	f107 031c 	add.w	r3, r7, #28
 8004e34:	2105      	movs	r1, #5
 8004e36:	4618      	mov	r0, r3
 8004e38:	f004 fe84 	bl	8009b44 <HAL_RCC_ClockConfig>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8004e42:	f000 f9ff 	bl	8005244 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8004e46:	2301      	movs	r3, #1
 8004e48:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 8004e4a:	f240 130f 	movw	r3, #271	; 0x10f
 8004e4e:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8004e50:	2306      	movs	r3, #6
 8004e52:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e54:	f107 030c 	add.w	r3, r7, #12
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f005 f897 	bl	8009f8c <HAL_RCCEx_PeriphCLKConfig>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8004e64:	f000 f9ee 	bl	8005244 <Error_Handler>
  }
}
 8004e68:	bf00      	nop
 8004e6a:	3760      	adds	r7, #96	; 0x60
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40023800 	.word	0x40023800
 8004e74:	40007000 	.word	0x40007000

08004e78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004e7c:	4b12      	ldr	r3, [pc, #72]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e7e:	4a13      	ldr	r2, [pc, #76]	; (8004ecc <MX_I2C1_Init+0x54>)
 8004e80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004e82:	4b11      	ldr	r3, [pc, #68]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e84:	4a12      	ldr	r2, [pc, #72]	; (8004ed0 <MX_I2C1_Init+0x58>)
 8004e86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004e88:	4b0f      	ldr	r3, [pc, #60]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004e8e:	4b0e      	ldr	r3, [pc, #56]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e94:	4b0c      	ldr	r3, [pc, #48]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004ea2:	4b09      	ldr	r3, [pc, #36]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ea8:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004eae:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004eb4:	4804      	ldr	r0, [pc, #16]	; (8004ec8 <MX_I2C1_Init+0x50>)
 8004eb6:	f002 fb43 	bl	8007540 <HAL_I2C_Init>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d001      	beq.n	8004ec4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004ec0:	f000 f9c0 	bl	8005244 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ec4:	bf00      	nop
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	20001cb4 	.word	0x20001cb4
 8004ecc:	40005400 	.word	0x40005400
 8004ed0:	000186a0 	.word	0x000186a0

08004ed4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8004ed8:	4b13      	ldr	r3, [pc, #76]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004eda:	4a14      	ldr	r2, [pc, #80]	; (8004f2c <MX_I2S3_Init+0x58>)
 8004edc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8004ede:	4b12      	ldr	r3, [pc, #72]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004ee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ee4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8004ee6:	4b10      	ldr	r3, [pc, #64]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8004eec:	4b0e      	ldr	r3, [pc, #56]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8004ef2:	4b0d      	ldr	r3, [pc, #52]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004ef4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ef8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8004efa:	4b0b      	ldr	r3, [pc, #44]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004efc:	f64a 4244 	movw	r2, #44100	; 0xac44
 8004f00:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8004f02:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8004f08:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8004f0e:	4b06      	ldr	r3, [pc, #24]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8004f14:	4804      	ldr	r0, [pc, #16]	; (8004f28 <MX_I2S3_Init+0x54>)
 8004f16:	f003 fb05 	bl	8008524 <HAL_I2S_Init>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8004f20:	f000 f990 	bl	8005244 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8004f24:	bf00      	nop
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	20001d6c 	.word	0x20001d6c
 8004f2c:	40003c00 	.word	0x40003c00

08004f30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004f34:	4b17      	ldr	r3, [pc, #92]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f36:	4a18      	ldr	r2, [pc, #96]	; (8004f98 <MX_SPI1_Init+0x68>)
 8004f38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004f3a:	4b16      	ldr	r3, [pc, #88]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f3c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004f40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004f42:	4b14      	ldr	r3, [pc, #80]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f48:	4b12      	ldr	r3, [pc, #72]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f4e:	4b11      	ldr	r3, [pc, #68]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f54:	4b0f      	ldr	r3, [pc, #60]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004f5a:	4b0e      	ldr	r3, [pc, #56]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f60:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f62:	4b0c      	ldr	r3, [pc, #48]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f68:	4b0a      	ldr	r3, [pc, #40]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f6e:	4b09      	ldr	r3, [pc, #36]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f74:	4b07      	ldr	r3, [pc, #28]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004f7a:	4b06      	ldr	r3, [pc, #24]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f7c:	220a      	movs	r2, #10
 8004f7e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004f80:	4804      	ldr	r0, [pc, #16]	; (8004f94 <MX_SPI1_Init+0x64>)
 8004f82:	f005 f96d 	bl	800a260 <HAL_SPI_Init>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004f8c:	f000 f95a 	bl	8005244 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004f90:	bf00      	nop
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	200017e0 	.word	0x200017e0
 8004f98:	40013000 	.word	0x40013000

08004f9c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004fa0:	4b11      	ldr	r3, [pc, #68]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fa2:	4a12      	ldr	r2, [pc, #72]	; (8004fec <MX_UART4_Init+0x50>)
 8004fa4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004fa6:	4b10      	ldr	r3, [pc, #64]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fa8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004fac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004fae:	4b0e      	ldr	r3, [pc, #56]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004fb4:	4b0c      	ldr	r3, [pc, #48]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004fba:	4b0b      	ldr	r3, [pc, #44]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004fc0:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fc2:	220c      	movs	r2, #12
 8004fc4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fc6:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fcc:	4b06      	ldr	r3, [pc, #24]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004fd2:	4805      	ldr	r0, [pc, #20]	; (8004fe8 <MX_UART4_Init+0x4c>)
 8004fd4:	f006 f8fe 	bl	800b1d4 <HAL_UART_Init>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8004fde:	f000 f931 	bl	8005244 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004fe2:	bf00      	nop
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	2000179c 	.word	0x2000179c
 8004fec:	40004c00 	.word	0x40004c00

08004ff0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	607b      	str	r3, [r7, #4]
 8004ffa:	4b0c      	ldr	r3, [pc, #48]	; (800502c <MX_DMA_Init+0x3c>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffe:	4a0b      	ldr	r2, [pc, #44]	; (800502c <MX_DMA_Init+0x3c>)
 8005000:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005004:	6313      	str	r3, [r2, #48]	; 0x30
 8005006:	4b09      	ldr	r3, [pc, #36]	; (800502c <MX_DMA_Init+0x3c>)
 8005008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800500e:	607b      	str	r3, [r7, #4]
 8005010:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8005012:	2200      	movs	r2, #0
 8005014:	2100      	movs	r1, #0
 8005016:	2010      	movs	r0, #16
 8005018:	f001 fb4c 	bl	80066b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800501c:	2010      	movs	r0, #16
 800501e:	f001 fb65 	bl	80066ec <HAL_NVIC_EnableIRQ>

}
 8005022:	bf00      	nop
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40023800 	.word	0x40023800

08005030 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b08c      	sub	sp, #48	; 0x30
 8005034:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005036:	f107 031c 	add.w	r3, r7, #28
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]
 800503e:	605a      	str	r2, [r3, #4]
 8005040:	609a      	str	r2, [r3, #8]
 8005042:	60da      	str	r2, [r3, #12]
 8005044:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005046:	2300      	movs	r3, #0
 8005048:	61bb      	str	r3, [r7, #24]
 800504a:	4b49      	ldr	r3, [pc, #292]	; (8005170 <MX_GPIO_Init+0x140>)
 800504c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800504e:	4a48      	ldr	r2, [pc, #288]	; (8005170 <MX_GPIO_Init+0x140>)
 8005050:	f043 0310 	orr.w	r3, r3, #16
 8005054:	6313      	str	r3, [r2, #48]	; 0x30
 8005056:	4b46      	ldr	r3, [pc, #280]	; (8005170 <MX_GPIO_Init+0x140>)
 8005058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505a:	f003 0310 	and.w	r3, r3, #16
 800505e:	61bb      	str	r3, [r7, #24]
 8005060:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	617b      	str	r3, [r7, #20]
 8005066:	4b42      	ldr	r3, [pc, #264]	; (8005170 <MX_GPIO_Init+0x140>)
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	4a41      	ldr	r2, [pc, #260]	; (8005170 <MX_GPIO_Init+0x140>)
 800506c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005070:	6313      	str	r3, [r2, #48]	; 0x30
 8005072:	4b3f      	ldr	r3, [pc, #252]	; (8005170 <MX_GPIO_Init+0x140>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800507a:	617b      	str	r3, [r7, #20]
 800507c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800507e:	2300      	movs	r3, #0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	4b3b      	ldr	r3, [pc, #236]	; (8005170 <MX_GPIO_Init+0x140>)
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005086:	4a3a      	ldr	r2, [pc, #232]	; (8005170 <MX_GPIO_Init+0x140>)
 8005088:	f043 0301 	orr.w	r3, r3, #1
 800508c:	6313      	str	r3, [r2, #48]	; 0x30
 800508e:	4b38      	ldr	r3, [pc, #224]	; (8005170 <MX_GPIO_Init+0x140>)
 8005090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	4b34      	ldr	r3, [pc, #208]	; (8005170 <MX_GPIO_Init+0x140>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	4a33      	ldr	r2, [pc, #204]	; (8005170 <MX_GPIO_Init+0x140>)
 80050a4:	f043 0308 	orr.w	r3, r3, #8
 80050a8:	6313      	str	r3, [r2, #48]	; 0x30
 80050aa:	4b31      	ldr	r3, [pc, #196]	; (8005170 <MX_GPIO_Init+0x140>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050b6:	2300      	movs	r3, #0
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	4b2d      	ldr	r3, [pc, #180]	; (8005170 <MX_GPIO_Init+0x140>)
 80050bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050be:	4a2c      	ldr	r2, [pc, #176]	; (8005170 <MX_GPIO_Init+0x140>)
 80050c0:	f043 0304 	orr.w	r3, r3, #4
 80050c4:	6313      	str	r3, [r2, #48]	; 0x30
 80050c6:	4b2a      	ldr	r3, [pc, #168]	; (8005170 <MX_GPIO_Init+0x140>)
 80050c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ca:	f003 0304 	and.w	r3, r3, #4
 80050ce:	60bb      	str	r3, [r7, #8]
 80050d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050d2:	2300      	movs	r3, #0
 80050d4:	607b      	str	r3, [r7, #4]
 80050d6:	4b26      	ldr	r3, [pc, #152]	; (8005170 <MX_GPIO_Init+0x140>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050da:	4a25      	ldr	r2, [pc, #148]	; (8005170 <MX_GPIO_Init+0x140>)
 80050dc:	f043 0302 	orr.w	r3, r3, #2
 80050e0:	6313      	str	r3, [r2, #48]	; 0x30
 80050e2:	4b23      	ldr	r3, [pc, #140]	; (8005170 <MX_GPIO_Init+0x140>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	607b      	str	r3, [r7, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80050ee:	2200      	movs	r2, #0
 80050f0:	2110      	movs	r1, #16
 80050f2:	4820      	ldr	r0, [pc, #128]	; (8005174 <MX_GPIO_Init+0x144>)
 80050f4:	f002 f9d8 	bl	80074a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80050f8:	2200      	movs	r2, #0
 80050fa:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80050fe:	481e      	ldr	r0, [pc, #120]	; (8005178 <MX_GPIO_Init+0x148>)
 8005100:	f002 f9d2 	bl	80074a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005104:	2310      	movs	r3, #16
 8005106:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005108:	2301      	movs	r3, #1
 800510a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510c:	2300      	movs	r3, #0
 800510e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005110:	2300      	movs	r3, #0
 8005112:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005114:	f107 031c 	add.w	r3, r7, #28
 8005118:	4619      	mov	r1, r3
 800511a:	4816      	ldr	r0, [pc, #88]	; (8005174 <MX_GPIO_Init+0x144>)
 800511c:	f001 ff30 	bl	8006f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8005120:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8005124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005126:	2301      	movs	r3, #1
 8005128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512a:	2300      	movs	r3, #0
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800512e:	2300      	movs	r3, #0
 8005130:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005132:	f107 031c 	add.w	r3, r7, #28
 8005136:	4619      	mov	r1, r3
 8005138:	480f      	ldr	r0, [pc, #60]	; (8005178 <MX_GPIO_Init+0x148>)
 800513a:	f001 ff21 	bl	8006f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800513e:	2301      	movs	r3, #1
 8005140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005142:	4b0e      	ldr	r3, [pc, #56]	; (800517c <MX_GPIO_Init+0x14c>)
 8005144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005146:	2300      	movs	r3, #0
 8005148:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800514a:	f107 031c 	add.w	r3, r7, #28
 800514e:	4619      	mov	r1, r3
 8005150:	4808      	ldr	r0, [pc, #32]	; (8005174 <MX_GPIO_Init+0x144>)
 8005152:	f001 ff15 	bl	8006f80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8005156:	2200      	movs	r2, #0
 8005158:	210f      	movs	r1, #15
 800515a:	2006      	movs	r0, #6
 800515c:	f001 faaa 	bl	80066b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005160:	2006      	movs	r0, #6
 8005162:	f001 fac3 	bl	80066ec <HAL_NVIC_EnableIRQ>

}
 8005166:	bf00      	nop
 8005168:	3730      	adds	r7, #48	; 0x30
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023800 	.word	0x40023800
 8005174:	40021000 	.word	0x40021000
 8005178:	40020c00 	.word	0x40020c00
 800517c:	10110000 	.word	0x10110000

08005180 <HAL_GPIO_EXTI_Callback>:
//		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	4603      	mov	r3, r0
 8005188:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	 if(GPIO_Pin == GPIO_PIN_0)
 800518a:	88fb      	ldrh	r3, [r7, #6]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d137      	bne.n	8005200 <HAL_GPIO_EXTI_Callback+0x80>
	 {
		 xHigherPriorityTaskWoken = pdFALSE;
 8005190:	2300      	movs	r3, #0
 8005192:	60fb      	str	r3, [r7, #12]
		 if(flag==pdTRUE){
 8005194:	4b1c      	ldr	r3, [pc, #112]	; (8005208 <HAL_GPIO_EXTI_Callback+0x88>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d107      	bne.n	80051ac <HAL_GPIO_EXTI_Callback+0x2c>
			 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
 800519c:	4b1b      	ldr	r3, [pc, #108]	; (800520c <HAL_GPIO_EXTI_Callback+0x8c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f107 020c 	add.w	r2, r7, #12
 80051a4:	4611      	mov	r1, r2
 80051a6:	4618      	mov	r0, r3
 80051a8:	f006 fd0e 	bl	800bbc8 <xQueueGiveFromISR>
		 }else{
			 //do nothing
		 }

		 HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 80051ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80051b0:	4817      	ldr	r0, [pc, #92]	; (8005210 <HAL_GPIO_EXTI_Callback+0x90>)
 80051b2:	f002 f992 	bl	80074da <HAL_GPIO_TogglePin>
		 uint8_t data_1=0x5f|0x80;
 80051b6:	23df      	movs	r3, #223	; 0xdf
 80051b8:	72fb      	strb	r3, [r7, #11]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80051ba:	2200      	movs	r2, #0
 80051bc:	2108      	movs	r1, #8
 80051be:	4815      	ldr	r0, [pc, #84]	; (8005214 <HAL_GPIO_EXTI_Callback+0x94>)
 80051c0:	f002 f972 	bl	80074a8 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1,&data_1,1,10);
 80051c4:	f107 010b 	add.w	r1, r7, #11
 80051c8:	230a      	movs	r3, #10
 80051ca:	2201      	movs	r2, #1
 80051cc:	4812      	ldr	r0, [pc, #72]	; (8005218 <HAL_GPIO_EXTI_Callback+0x98>)
 80051ce:	f005 f8d3 	bl	800a378 <HAL_SPI_Transmit>
		  ////	HAL_Delay(10);
		 HAL_SPI_Receive(&hspi1,&data_1,1,10);
 80051d2:	f107 010b 	add.w	r1, r7, #11
 80051d6:	230a      	movs	r3, #10
 80051d8:	2201      	movs	r2, #1
 80051da:	480f      	ldr	r0, [pc, #60]	; (8005218 <HAL_GPIO_EXTI_Callback+0x98>)
 80051dc:	f005 fa00 	bl	800a5e0 <HAL_SPI_Receive>
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 80051e0:	2201      	movs	r2, #1
 80051e2:	2108      	movs	r1, #8
 80051e4:	480b      	ldr	r0, [pc, #44]	; (8005214 <HAL_GPIO_EXTI_Callback+0x94>)
 80051e6:	f002 f95f 	bl	80074a8 <HAL_GPIO_WritePin>
		 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d007      	beq.n	8005200 <HAL_GPIO_EXTI_Callback+0x80>
 80051f0:	4b0a      	ldr	r3, [pc, #40]	; (800521c <HAL_GPIO_EXTI_Callback+0x9c>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
	 }


}
 8005200:	bf00      	nop
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20000035 	.word	0x20000035
 800520c:	20001d08 	.word	0x20001d08
 8005210:	40020c00 	.word	0x40020c00
 8005214:	40021000 	.word	0x40021000
 8005218:	200017e0 	.word	0x200017e0
 800521c:	e000ed04 	.word	0xe000ed04

08005220 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a04      	ldr	r2, [pc, #16]	; (8005240 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d101      	bne.n	8005236 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005232:	f001 f945 	bl	80064c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005236:	bf00      	nop
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	40001000 	.word	0x40001000

08005244 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005244:	b480      	push	{r7}
 8005246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005248:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800524a:	e7fe      	b.n	800524a <Error_Handler+0x6>

0800524c <SPI1_Error>:

/////////////////////////////////////////////////////// ÒÆÖ²ÐÞ¸ÄÇøº¯Êý //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8005250:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <SPI1_Error+0x34>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4b0a      	ldr	r3, [pc, #40]	; (8005280 <SPI1_Error+0x34>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800525e:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8005260:	4807      	ldr	r0, [pc, #28]	; (8005280 <SPI1_Error+0x34>)
 8005262:	f005 f861 	bl	800a328 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 8005266:	f7ff fe63 	bl	8004f30 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 800526a:	4b05      	ldr	r3, [pc, #20]	; (8005280 <SPI1_Error+0x34>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b03      	ldr	r3, [pc, #12]	; (8005280 <SPI1_Error+0x34>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005278:	601a      	str	r2, [r3, #0]
}
 800527a:	bf00      	nop
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	200017e0 	.word	0x200017e0

08005284 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af02      	add	r7, sp, #8
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 800528e:	2300      	movs	r3, #0
 8005290:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8005292:	f107 020f 	add.w	r2, r7, #15
 8005296:	1df9      	adds	r1, r7, #7
 8005298:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800529c:	9300      	str	r3, [sp, #0]
 800529e:	2301      	movs	r3, #1
 80052a0:	4806      	ldr	r0, [pc, #24]	; (80052bc <SPI1_ReadWriteByte+0x38>)
 80052a2:	f005 faa6 	bl	800a7f2 <HAL_SPI_TransmitReceive>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 80052ac:	f7ff ffce 	bl	800524c <SPI1_Error>
    }
    return RxData;
 80052b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	200017e0 	.word	0x200017e0

080052c0 <SD_SPI_ReadWriteByte>:
 * SD¿¨SPI½Ó¿Ú¶ÁÐ´Ò»¸ö×Ö½Ú
 * @param  TxData ´ýÐ´ÈëµÄ×Ö½Ú
 * @return        À´×ÔSPIµÄ½ÓÊÕ
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	4603      	mov	r3, r0
 80052c8:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 80052ca:	79fb      	ldrb	r3, [r7, #7]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff ffd9 	bl	8005284 <SPI1_ReadWriteByte>
 80052d2:	4603      	mov	r3, r0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3708      	adds	r7, #8
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <SD_SPI_Init>:

/// SPIÓ²¼þ²ã³õÊ¼»¯
void SD_SPI_Init(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 80052e0:	f7ff fe26 	bl	8004f30 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80052e4:	4b08      	ldr	r3, [pc, #32]	; (8005308 <SD_SPI_Init+0x2c>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	4b07      	ldr	r3, [pc, #28]	; (8005308 <SD_SPI_Init+0x2c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052f2:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 80052f4:	20ff      	movs	r0, #255	; 0xff
 80052f6:	f7ff ffe3 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 80052fa:	2201      	movs	r2, #1
 80052fc:	2110      	movs	r1, #16
 80052fe:	4803      	ldr	r0, [pc, #12]	; (800530c <SD_SPI_Init+0x30>)
 8005300:	f002 f8d2 	bl	80074a8 <HAL_GPIO_WritePin>
}
 8005304:	bf00      	nop
 8005306:	bd80      	pop	{r7, pc}
 8005308:	200017e0 	.word	0x200017e0
 800530c:	40021000 	.word	0x40021000

08005310 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI Çý¶¯´úÂë  /////////////////////////////////////////////////////////////

//È¡ÏûÑ¡Ôñ,ÊÍ·ÅSPI×ÜÏß
void SD_DisSelect(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
    SD_CS_H();
 8005314:	2201      	movs	r2, #1
 8005316:	2110      	movs	r1, #16
 8005318:	4803      	ldr	r0, [pc, #12]	; (8005328 <SD_DisSelect+0x18>)
 800531a:	f002 f8c5 	bl	80074a8 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//Ìá¹©¶îÍâµÄ8¸öÊ±ÖÓ
 800531e:	20ff      	movs	r0, #255	; 0xff
 8005320:	f7ff ffce 	bl	80052c0 <SD_SPI_ReadWriteByte>
}
 8005324:	bf00      	nop
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40021000 	.word	0x40021000

0800532c <SD_Select>:
/**
 * Ñ¡ÖÐSD¿¨²¢µÈ´ý¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_Select(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
    SD_CS_L();
 8005330:	2200      	movs	r2, #0
 8005332:	2110      	movs	r1, #16
 8005334:	4807      	ldr	r0, [pc, #28]	; (8005354 <SD_Select+0x28>)
 8005336:	f002 f8b7 	bl	80074a8 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //µÈ´ý³É¹¦
 800533a:	f000 f80d 	bl	8005358 <SD_WaitReady>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <SD_Select+0x1c>
 8005344:	2300      	movs	r3, #0
 8005346:	e002      	b.n	800534e <SD_Select+0x22>
    SD_DisSelect();
 8005348:	f7ff ffe2 	bl	8005310 <SD_DisSelect>
    return 1;//µÈ´ýÊ§°Ü
 800534c:	2301      	movs	r3, #1
}
 800534e:	4618      	mov	r0, r3
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40021000 	.word	0x40021000

08005358 <SD_WaitReady>:
/**
 * µÈ´ýSD¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WaitReady(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8005362:	20ff      	movs	r0, #255	; 0xff
 8005364:	f7ff ffac 	bl	80052c0 <SD_SPI_ReadWriteByte>
 8005368:	4603      	mov	r3, r0
 800536a:	2bff      	cmp	r3, #255	; 0xff
 800536c:	d101      	bne.n	8005372 <SD_WaitReady+0x1a>
 800536e:	2300      	movs	r3, #0
 8005370:	e007      	b.n	8005382 <SD_WaitReady+0x2a>
        t++;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3301      	adds	r3, #1
 8005376:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //µÈ´ý
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a04      	ldr	r2, [pc, #16]	; (800538c <SD_WaitReady+0x34>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d9f0      	bls.n	8005362 <SD_WaitReady+0xa>
    return 1;
 8005380:	2301      	movs	r3, #1
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	00fffffe 	.word	0x00fffffe

08005390 <SD_GetResponse>:
 * µÈ´ýSD¿¨»ØÓ¦
 * @param  Response ÒªµÃµ½µÄ»ØÓ¦Öµ
 * @return          0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	4603      	mov	r3, r0
 8005398:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //µÈ´ý´ÎÊý
 800539a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800539e:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //µÈ´ýµÃµ½×¼È·µÄ»ØÓ¦
 80053a0:	e002      	b.n	80053a8 <SD_GetResponse+0x18>
 80053a2:	89fb      	ldrh	r3, [r7, #14]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	81fb      	strh	r3, [r7, #14]
 80053a8:	20ff      	movs	r0, #255	; 0xff
 80053aa:	f7ff ff89 	bl	80052c0 <SD_SPI_ReadWriteByte>
 80053ae:	4603      	mov	r3, r0
 80053b0:	461a      	mov	r2, r3
 80053b2:	79fb      	ldrb	r3, [r7, #7]
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d002      	beq.n	80053be <SD_GetResponse+0x2e>
 80053b8:	89fb      	ldrh	r3, [r7, #14]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1f1      	bne.n	80053a2 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //µÃµ½»ØÓ¦Ê§°Ü
 80053be:	89fb      	ldrh	r3, [r7, #14]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d101      	bne.n	80053c8 <SD_GetResponse+0x38>
 80053c4:	23ff      	movs	r3, #255	; 0xff
 80053c6:	e000      	b.n	80053ca <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//ÕýÈ·»ØÓ¦
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <SD_RecvData>:
 * @param  buf ´æ·Å½ÓÊÕµÄÊý¾Ý
 * @param  len ½ÓÊÕµÄÊý¾Ý³¤¶È
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 80053d2:	b580      	push	{r7, lr}
 80053d4:	b082      	sub	sp, #8
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
 80053da:	460b      	mov	r3, r1
 80053dc:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //µÈ´ýSD¿¨·¢»ØÊý¾ÝÆðÊ¼ÁîÅÆ0xFE
 80053de:	20fe      	movs	r0, #254	; 0xfe
 80053e0:	f7ff ffd6 	bl	8005390 <SD_GetResponse>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00b      	beq.n	8005402 <SD_RecvData+0x30>
 80053ea:	2301      	movs	r3, #1
 80053ec:	e015      	b.n	800541a <SD_RecvData+0x48>
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 80053ee:	20ff      	movs	r0, #255	; 0xff
 80053f0:	f7ff ff66 	bl	80052c0 <SD_SPI_ReadWriteByte>
 80053f4:	4603      	mov	r3, r0
 80053f6:	461a      	mov	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	701a      	strb	r2, [r3, #0]
        buf++;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3301      	adds	r3, #1
 8005400:	607b      	str	r3, [r7, #4]
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
 8005402:	887b      	ldrh	r3, [r7, #2]
 8005404:	1e5a      	subs	r2, r3, #1
 8005406:	807a      	strh	r2, [r7, #2]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f0      	bne.n	80053ee <SD_RecvData+0x1c>
    }
    //ÏÂÃæÊÇ2¸öÎ±CRC£¨dummy CRC£©
    SD_SPI_ReadWriteByte(0xFF);
 800540c:	20ff      	movs	r0, #255	; 0xff
 800540e:	f7ff ff57 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 8005412:	20ff      	movs	r0, #255	; 0xff
 8005414:	f7ff ff54 	bl	80052c0 <SD_SPI_ReadWriteByte>
    return 0;//¶ÁÈ¡³É¹¦
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <SD_SendBlock>:
 * @param  buf ´ýÐ´ÈëµÄÊý¾Ý£¬size=512
 * @param  cmd Ö¸Áî
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
 800542a:	460b      	mov	r3, r1
 800542c:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //µÈ´ý×¼±¸Ê§Ð§
 800542e:	f7ff ff93 	bl	8005358 <SD_WaitReady>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <SD_SendBlock+0x1a>
 8005438:	2301      	movs	r3, #1
 800543a:	e02a      	b.n	8005492 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 800543c:	78fb      	ldrb	r3, [r7, #3]
 800543e:	4618      	mov	r0, r3
 8005440:	f7ff ff3e 	bl	80052c0 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //²»ÊÇ½áÊøÖ¸Áî
 8005444:	78fb      	ldrb	r3, [r7, #3]
 8005446:	2bfd      	cmp	r3, #253	; 0xfd
 8005448:	d022      	beq.n	8005490 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //Ìá¸ßËÙ¶È,¼õÉÙº¯Êý´«²ÎÊ±¼ä
 800544a:	2300      	movs	r3, #0
 800544c:	81fb      	strh	r3, [r7, #14]
 800544e:	e009      	b.n	8005464 <SD_SendBlock+0x42>
 8005450:	89fb      	ldrh	r3, [r7, #14]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	4413      	add	r3, r2
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff ff31 	bl	80052c0 <SD_SPI_ReadWriteByte>
 800545e:	89fb      	ldrh	r3, [r7, #14]
 8005460:	3301      	adds	r3, #1
 8005462:	81fb      	strh	r3, [r7, #14]
 8005464:	89fb      	ldrh	r3, [r7, #14]
 8005466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546a:	d3f1      	bcc.n	8005450 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//ºöÂÔcrc
 800546c:	20ff      	movs	r0, #255	; 0xff
 800546e:	f7ff ff27 	bl	80052c0 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8005472:	20ff      	movs	r0, #255	; 0xff
 8005474:	f7ff ff24 	bl	80052c0 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //½ÓÊÕÏìÓ¦
 8005478:	20ff      	movs	r0, #255	; 0xff
 800547a:	f7ff ff21 	bl	80052c0 <SD_SPI_ReadWriteByte>
 800547e:	4603      	mov	r3, r0
 8005480:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //ÏìÓ¦´íÎó
 8005482:	89fb      	ldrh	r3, [r7, #14]
 8005484:	f003 031f 	and.w	r3, r3, #31
 8005488:	2b05      	cmp	r3, #5
 800548a:	d001      	beq.n	8005490 <SD_SendBlock+0x6e>
 800548c:	2302      	movs	r3, #2
 800548e:	e000      	b.n	8005492 <SD_SendBlock+0x70>
    }
    return 0;//Ð´Èë³É¹¦
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <SD_SendCmd>:
 * @param  arg ²ÎÊý
 * @param  crc crcÐ£ÑéÖµ
 * @return     SD¿¨·µ»ØµÄÏìÓ¦Öµ
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	4603      	mov	r3, r0
 80054a2:	6039      	str	r1, [r7, #0]
 80054a4:	71fb      	strb	r3, [r7, #7]
 80054a6:	4613      	mov	r3, r2
 80054a8:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 80054aa:	2300      	movs	r3, #0
 80054ac:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//È¡ÏûÉÏ´ÎÆ¬Ñ¡
 80054ae:	f7ff ff2f 	bl	8005310 <SD_DisSelect>
    if (SD_Select())return 0XFF; //Æ¬Ñ¡Ê§Ð§
 80054b2:	f7ff ff3b 	bl	800532c <SD_Select>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <SD_SendCmd+0x26>
 80054bc:	23ff      	movs	r3, #255	; 0xff
 80054be:	e038      	b.n	8005532 <SD_SendCmd+0x98>
    //·¢ËÍ
    SD_SPI_ReadWriteByte(cmd | 0x40);//·Ö±ðÐ´ÈëÃüÁî
 80054c0:	79fb      	ldrb	r3, [r7, #7]
 80054c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff fef9 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	0e1b      	lsrs	r3, r3, #24
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff fef3 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	0c1b      	lsrs	r3, r3, #16
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7ff feed 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	0a1b      	lsrs	r3, r3, #8
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff fee7 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7ff fee2 	bl	80052c0 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 80054fc:	79bb      	ldrb	r3, [r7, #6]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fede 	bl	80052c0 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8005504:	79fb      	ldrb	r3, [r7, #7]
 8005506:	2b0c      	cmp	r3, #12
 8005508:	d102      	bne.n	8005510 <SD_SendCmd+0x76>
 800550a:	20ff      	movs	r0, #255	; 0xff
 800550c:	f7ff fed8 	bl	80052c0 <SD_SPI_ReadWriteByte>
    //µÈ´ýÏìÓ¦£¬»ò³¬Ê±ÍË³ö
    Retry = 0X1F;
 8005510:	231f      	movs	r3, #31
 8005512:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8005514:	20ff      	movs	r0, #255	; 0xff
 8005516:	f7ff fed3 	bl	80052c0 <SD_SPI_ReadWriteByte>
 800551a:	4603      	mov	r3, r0
 800551c:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 800551e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005522:	2b00      	cmp	r3, #0
 8005524:	da04      	bge.n	8005530 <SD_SendCmd+0x96>
 8005526:	7bfb      	ldrb	r3, [r7, #15]
 8005528:	1e5a      	subs	r2, r3, #1
 800552a:	73fa      	strb	r2, [r7, #15]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1f1      	bne.n	8005514 <SD_SendCmd+0x7a>
    //·µ»Ø×´Ì¬Öµ
    return r1;
 8005530:	7bbb      	ldrb	r3, [r7, #14]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}

0800553a <SD_GetCSD>:
 * ²éÑ¯SD¿¨CIDÐÅÏ¢£¬°üÀ¨ÖÆÔìÉÌÐÅÏ¢
 * @param  csd_data ´æ·ÅCIDÐÅÏ¢£¬ÖÁÉÙ16×Ö½Ú
 * @return          0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b084      	sub	sp, #16
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //·¢CMD9ÃüÁî£¬¶ÁCSD
 8005542:	2201      	movs	r2, #1
 8005544:	2100      	movs	r1, #0
 8005546:	2009      	movs	r0, #9
 8005548:	f7ff ffa7 	bl	800549a <SD_SendCmd>
 800554c:	4603      	mov	r3, r0
 800554e:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d105      	bne.n	8005562 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //½ÓÊÕ16¸ö×Ö½ÚµÄÊý¾Ý
 8005556:	2110      	movs	r1, #16
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff ff3a 	bl	80053d2 <SD_RecvData>
 800555e:	4603      	mov	r3, r0
 8005560:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8005562:	f7ff fed5 	bl	8005310 <SD_DisSelect>
    if (r1)return 1;
 8005566:	7bfb      	ldrb	r3, [r7, #15]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <SD_GetCSD+0x36>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <SD_GetCSD+0x38>
    else return 0;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <SD_GetSectorCount>:
/**
 * »ñÈ¡SD¿¨ÉÈÇøÊý
 * @return  0£º»ñÈ¡³ö´í  other£ºSD¿¨ÉÈÇøÊý
 */
uint32_t SD_GetSectorCount(void)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b086      	sub	sp, #24
 800557e:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //È¡CSDÐÅÏ¢£¬Èç¹ûÆÚ¼ä³ö´í£¬·µ»Ø0
    if (SD_GetCSD(csd) != 0) return 0;
 8005580:	463b      	mov	r3, r7
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff ffd9 	bl	800553a <SD_GetCSD>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <SD_GetSectorCount+0x18>
 800558e:	2300      	movs	r3, #0
 8005590:	e040      	b.n	8005614 <SD_GetSectorCount+0x9a>
    //Èç¹ûÎªSDHC¿¨£¬°´ÕÕÏÂÃæ·½Ê½¼ÆËã
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00µÄ¿¨
 8005592:	783b      	ldrb	r3, [r7, #0]
 8005594:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005598:	2b40      	cmp	r3, #64	; 0x40
 800559a:	d10d      	bne.n	80055b8 <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 800559c:	7a7b      	ldrb	r3, [r7, #9]
 800559e:	b29a      	uxth	r2, r3
 80055a0:	7a3b      	ldrb	r3, [r7, #8]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	021b      	lsls	r3, r3, #8
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	4413      	add	r3, r2
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	3301      	adds	r3, #1
 80055ae:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//µÃµ½ÉÈÇøÊý
 80055b0:	8a3b      	ldrh	r3, [r7, #16]
 80055b2:	029b      	lsls	r3, r3, #10
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	e02c      	b.n	8005612 <SD_GetSectorCount+0x98>
    }
    else //V1.XXµÄ¿¨
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80055b8:	797b      	ldrb	r3, [r7, #5]
 80055ba:	f003 030f 	and.w	r3, r3, #15
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	7abb      	ldrb	r3, [r7, #10]
 80055c2:	09db      	lsrs	r3, r3, #7
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	4413      	add	r3, r2
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	7a7b      	ldrb	r3, [r7, #9]
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	f003 0306 	and.w	r3, r3, #6
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	4413      	add	r3, r2
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	3302      	adds	r3, #2
 80055dc:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 80055de:	7a3b      	ldrb	r3, [r7, #8]
 80055e0:	099b      	lsrs	r3, r3, #6
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	4413      	add	r3, r2
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	79bb      	ldrb	r3, [r7, #6]
 80055f4:	029b      	lsls	r3, r3, #10
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	4413      	add	r3, r2
 8005600:	b29b      	uxth	r3, r3
 8005602:	3301      	adds	r3, #1
 8005604:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //µÃµ½ÉÈÇøÊý
 8005606:	8a3a      	ldrh	r2, [r7, #16]
 8005608:	7cfb      	ldrb	r3, [r7, #19]
 800560a:	3b09      	subs	r3, #9
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8005612:	697b      	ldr	r3, [r7, #20]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <SD_Initialize>:
    if (retry == 200)return 1; //Ê§°Ü
    return 0;//³É¹¦
}
/// ³õÊ¼»¯SD¿¨
uint8_t SD_Initialize(void)
{
 800561c:	b590      	push	{r4, r7, lr}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
    uint8_t r1;      // ´æ·ÅSD¿¨µÄ·µ»ØÖµ
    uint16_t retry;  // ÓÃÀ´½øÐÐ³¬Ê±¼ÆÊý
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//³õÊ¼»¯IO
 8005622:	f7ff fe5b 	bl	80052dc <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//´¿ÑÓÊ±£¬µÈ´ýSD¿¨ÉÏµçÍê³É
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //·¢ËÍ×îÉÙ74¸öÂö³å
 8005626:	2300      	movs	r3, #0
 8005628:	817b      	strh	r3, [r7, #10]
 800562a:	e005      	b.n	8005638 <SD_Initialize+0x1c>
 800562c:	20ff      	movs	r0, #255	; 0xff
 800562e:	f7ff fe47 	bl	80052c0 <SD_SPI_ReadWriteByte>
 8005632:	897b      	ldrh	r3, [r7, #10]
 8005634:	3301      	adds	r3, #1
 8005636:	817b      	strh	r3, [r7, #10]
 8005638:	897b      	ldrh	r3, [r7, #10]
 800563a:	2b09      	cmp	r3, #9
 800563c:	d9f6      	bls.n	800562c <SD_Initialize+0x10>
    retry = 20;
 800563e:	2314      	movs	r3, #20
 8005640:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //½øÈëIDLE×´Ì¬
 8005642:	2295      	movs	r2, #149	; 0x95
 8005644:	2100      	movs	r1, #0
 8005646:	2000      	movs	r0, #0
 8005648:	f7ff ff27 	bl	800549a <SD_SendCmd>
 800564c:	4603      	mov	r3, r0
 800564e:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d004      	beq.n	8005660 <SD_Initialize+0x44>
 8005656:	89bb      	ldrh	r3, [r7, #12]
 8005658:	1e5a      	subs	r2, r3, #1
 800565a:	81ba      	strh	r2, [r7, #12]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1f0      	bne.n	8005642 <SD_Initialize+0x26>
    SD_Type = 0; //Ä¬ÈÏÎÞ¿¨
 8005660:	4b67      	ldr	r3, [pc, #412]	; (8005800 <SD_Initialize+0x1e4>)
 8005662:	2200      	movs	r2, #0
 8005664:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	2b01      	cmp	r3, #1
 800566a:	f040 80b7 	bne.w	80057dc <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 800566e:	2287      	movs	r2, #135	; 0x87
 8005670:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005674:	2008      	movs	r0, #8
 8005676:	f7ff ff10 	bl	800549a <SD_SendCmd>
 800567a:	4603      	mov	r3, r0
 800567c:	2b01      	cmp	r3, #1
 800567e:	d15f      	bne.n	8005740 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8005680:	2300      	movs	r3, #0
 8005682:	817b      	strh	r3, [r7, #10]
 8005684:	e00d      	b.n	80056a2 <SD_Initialize+0x86>
 8005686:	897c      	ldrh	r4, [r7, #10]
 8005688:	20ff      	movs	r0, #255	; 0xff
 800568a:	f7ff fe19 	bl	80052c0 <SD_SPI_ReadWriteByte>
 800568e:	4603      	mov	r3, r0
 8005690:	461a      	mov	r2, r3
 8005692:	f107 0310 	add.w	r3, r7, #16
 8005696:	4423      	add	r3, r4
 8005698:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800569c:	897b      	ldrh	r3, [r7, #10]
 800569e:	3301      	adds	r3, #1
 80056a0:	817b      	strh	r3, [r7, #10]
 80056a2:	897b      	ldrh	r3, [r7, #10]
 80056a4:	2b03      	cmp	r3, #3
 80056a6:	d9ee      	bls.n	8005686 <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //¿¨ÊÇ·ñÖ§³Ö2.7~3.6V
 80056a8:	79bb      	ldrb	r3, [r7, #6]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	f040 8096 	bne.w	80057dc <SD_Initialize+0x1c0>
 80056b0:	79fb      	ldrb	r3, [r7, #7]
 80056b2:	2baa      	cmp	r3, #170	; 0xaa
 80056b4:	f040 8092 	bne.w	80057dc <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 80056b8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80056bc:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 80056be:	2201      	movs	r2, #1
 80056c0:	2100      	movs	r1, #0
 80056c2:	2037      	movs	r0, #55	; 0x37
 80056c4:	f7ff fee9 	bl	800549a <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //·¢ËÍCMD41
 80056c8:	2201      	movs	r2, #1
 80056ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80056ce:	2029      	movs	r0, #41	; 0x29
 80056d0:	f7ff fee3 	bl	800549a <SD_SendCmd>
 80056d4:	4603      	mov	r3, r0
 80056d6:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d004      	beq.n	80056e8 <SD_Initialize+0xcc>
 80056de:	89bb      	ldrh	r3, [r7, #12]
 80056e0:	1e5a      	subs	r2, r3, #1
 80056e2:	81ba      	strh	r2, [r7, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1ea      	bne.n	80056be <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //¼ø±ðSD2.0¿¨°æ±¾¿ªÊ¼
 80056e8:	89bb      	ldrh	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d076      	beq.n	80057dc <SD_Initialize+0x1c0>
 80056ee:	2201      	movs	r2, #1
 80056f0:	2100      	movs	r1, #0
 80056f2:	203a      	movs	r0, #58	; 0x3a
 80056f4:	f7ff fed1 	bl	800549a <SD_SendCmd>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d16e      	bne.n	80057dc <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //µÃµ½OCRÖµ
 80056fe:	2300      	movs	r3, #0
 8005700:	817b      	strh	r3, [r7, #10]
 8005702:	e00d      	b.n	8005720 <SD_Initialize+0x104>
 8005704:	897c      	ldrh	r4, [r7, #10]
 8005706:	20ff      	movs	r0, #255	; 0xff
 8005708:	f7ff fdda 	bl	80052c0 <SD_SPI_ReadWriteByte>
 800570c:	4603      	mov	r3, r0
 800570e:	461a      	mov	r2, r3
 8005710:	f107 0310 	add.w	r3, r7, #16
 8005714:	4423      	add	r3, r4
 8005716:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800571a:	897b      	ldrh	r3, [r7, #10]
 800571c:	3301      	adds	r3, #1
 800571e:	817b      	strh	r3, [r7, #10]
 8005720:	897b      	ldrh	r3, [r7, #10]
 8005722:	2b03      	cmp	r3, #3
 8005724:	d9ee      	bls.n	8005704 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //¼ì²éCCS
 8005726:	793b      	ldrb	r3, [r7, #4]
 8005728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <SD_Initialize+0x11c>
 8005730:	4b33      	ldr	r3, [pc, #204]	; (8005800 <SD_Initialize+0x1e4>)
 8005732:	2206      	movs	r2, #6
 8005734:	701a      	strb	r2, [r3, #0]
 8005736:	e051      	b.n	80057dc <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8005738:	4b31      	ldr	r3, [pc, #196]	; (8005800 <SD_Initialize+0x1e4>)
 800573a:	2204      	movs	r2, #4
 800573c:	701a      	strb	r2, [r3, #0]
 800573e:	e04d      	b.n	80057dc <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//·¢ËÍCMD55
 8005740:	2201      	movs	r2, #1
 8005742:	2100      	movs	r1, #0
 8005744:	2037      	movs	r0, #55	; 0x37
 8005746:	f7ff fea8 	bl	800549a <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//·¢ËÍCMD41
 800574a:	2201      	movs	r2, #1
 800574c:	2100      	movs	r1, #0
 800574e:	2029      	movs	r0, #41	; 0x29
 8005750:	f7ff fea3 	bl	800549a <SD_SendCmd>
 8005754:	4603      	mov	r3, r0
 8005756:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d81a      	bhi.n	8005794 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 800575e:	4b28      	ldr	r3, [pc, #160]	; (8005800 <SD_Initialize+0x1e4>)
 8005760:	2202      	movs	r2, #2
 8005762:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8005764:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005768:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 800576a:	2201      	movs	r2, #1
 800576c:	2100      	movs	r1, #0
 800576e:	2037      	movs	r0, #55	; 0x37
 8005770:	f7ff fe93 	bl	800549a <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //·¢ËÍCMD41
 8005774:	2201      	movs	r2, #1
 8005776:	2100      	movs	r1, #0
 8005778:	2029      	movs	r0, #41	; 0x29
 800577a:	f7ff fe8e 	bl	800549a <SD_SendCmd>
 800577e:	4603      	mov	r3, r0
 8005780:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005782:	7bfb      	ldrb	r3, [r7, #15]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d01a      	beq.n	80057be <SD_Initialize+0x1a2>
 8005788:	89bb      	ldrh	r3, [r7, #12]
 800578a:	1e5a      	subs	r2, r3, #1
 800578c:	81ba      	strh	r2, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1eb      	bne.n	800576a <SD_Initialize+0x14e>
 8005792:	e014      	b.n	80057be <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8005794:	4b1a      	ldr	r3, [pc, #104]	; (8005800 <SD_Initialize+0x1e4>)
 8005796:	2201      	movs	r2, #1
 8005798:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 800579a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800579e:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //·¢ËÍCMD1
 80057a0:	2201      	movs	r2, #1
 80057a2:	2100      	movs	r1, #0
 80057a4:	2001      	movs	r0, #1
 80057a6:	f7ff fe78 	bl	800549a <SD_SendCmd>
 80057aa:	4603      	mov	r3, r0
 80057ac:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 80057ae:	7bfb      	ldrb	r3, [r7, #15]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d004      	beq.n	80057be <SD_Initialize+0x1a2>
 80057b4:	89bb      	ldrh	r3, [r7, #12]
 80057b6:	1e5a      	subs	r2, r3, #1
 80057b8:	81ba      	strh	r2, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1f0      	bne.n	80057a0 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //´íÎóµÄ¿¨
 80057be:	89bb      	ldrh	r3, [r7, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d008      	beq.n	80057d6 <SD_Initialize+0x1ba>
 80057c4:	2201      	movs	r2, #1
 80057c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80057ca:	2010      	movs	r0, #16
 80057cc:	f7ff fe65 	bl	800549a <SD_SendCmd>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d002      	beq.n	80057dc <SD_Initialize+0x1c0>
 80057d6:	4b0a      	ldr	r3, [pc, #40]	; (8005800 <SD_Initialize+0x1e4>)
 80057d8:	2200      	movs	r2, #0
 80057da:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 80057dc:	f7ff fd98 	bl	8005310 <SD_DisSelect>
    if (SD_Type)return 0;
 80057e0:	4b07      	ldr	r3, [pc, #28]	; (8005800 <SD_Initialize+0x1e4>)
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d001      	beq.n	80057ec <SD_Initialize+0x1d0>
 80057e8:	2300      	movs	r3, #0
 80057ea:	e005      	b.n	80057f8 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d001      	beq.n	80057f6 <SD_Initialize+0x1da>
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
 80057f4:	e000      	b.n	80057f8 <SD_Initialize+0x1dc>
    return 0xaa;//ÆäËû´íÎó
 80057f6:	23aa      	movs	r3, #170	; 0xaa
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd90      	pop	{r4, r7, pc}
 8005800:	200005c0 	.word	0x200005c0

08005804 <SD_ReadDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    Òª¶ÁÈ¡µÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	4613      	mov	r3, r2
 8005810:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //×ª»»Îª×Ö½ÚµØÖ·
 8005812:	4b21      	ldr	r3, [pc, #132]	; (8005898 <SD_ReadDisk+0x94>)
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2b06      	cmp	r3, #6
 8005818:	d002      	beq.n	8005820 <SD_ReadDisk+0x1c>
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	025b      	lsls	r3, r3, #9
 800581e:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d111      	bne.n	800584a <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //¶ÁÃüÁî
 8005826:	2201      	movs	r2, #1
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	2011      	movs	r0, #17
 800582c:	f7ff fe35 	bl	800549a <SD_SendCmd>
 8005830:	4603      	mov	r3, r0
 8005832:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 8005834:	7dfb      	ldrb	r3, [r7, #23]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d127      	bne.n	800588a <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 800583a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f7ff fdc7 	bl	80053d2 <SD_RecvData>
 8005844:	4603      	mov	r3, r0
 8005846:	75fb      	strb	r3, [r7, #23]
 8005848:	e01f      	b.n	800588a <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 800584a:	2201      	movs	r2, #1
 800584c:	68b9      	ldr	r1, [r7, #8]
 800584e:	2012      	movs	r0, #18
 8005850:	f7ff fe23 	bl	800549a <SD_SendCmd>
 8005854:	4603      	mov	r3, r0
 8005856:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 8005858:	f44f 7100 	mov.w	r1, #512	; 0x200
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f7ff fdb8 	bl	80053d2 <SD_RecvData>
 8005862:	4603      	mov	r3, r0
 8005864:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800586c:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 800586e:	79fb      	ldrb	r3, [r7, #7]
 8005870:	3b01      	subs	r3, #1
 8005872:	71fb      	strb	r3, [r7, #7]
 8005874:	79fb      	ldrb	r3, [r7, #7]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d002      	beq.n	8005880 <SD_ReadDisk+0x7c>
 800587a:	7dfb      	ldrb	r3, [r7, #23]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0eb      	beq.n	8005858 <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//·¢ËÍÍ£Ö¹ÃüÁî
 8005880:	2201      	movs	r2, #1
 8005882:	2100      	movs	r1, #0
 8005884:	200c      	movs	r0, #12
 8005886:	f7ff fe08 	bl	800549a <SD_SendCmd>
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 800588a:	f7ff fd41 	bl	8005310 <SD_DisSelect>
    return r1;//
 800588e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005890:	4618      	mov	r0, r3
 8005892:	3718      	adds	r7, #24
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}
 8005898:	200005c0 	.word	0x200005c0

0800589c <SD_WriteDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    ÒªÐ´ÈëµÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	4613      	mov	r3, r2
 80058a8:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //×ª»»Îª×Ö½ÚµØÖ·
 80058aa:	4b2a      	ldr	r3, [pc, #168]	; (8005954 <SD_WriteDisk+0xb8>)
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b06      	cmp	r3, #6
 80058b0:	d002      	beq.n	80058b8 <SD_WriteDisk+0x1c>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	025b      	lsls	r3, r3, #9
 80058b6:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 80058b8:	79fb      	ldrb	r3, [r7, #7]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d110      	bne.n	80058e0 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //¶ÁÃüÁî
 80058be:	2201      	movs	r2, #1
 80058c0:	68b9      	ldr	r1, [r7, #8]
 80058c2:	2018      	movs	r0, #24
 80058c4:	f7ff fde9 	bl	800549a <SD_SendCmd>
 80058c8:	4603      	mov	r3, r0
 80058ca:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d138      	bne.n	8005944 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //Ð´512¸ö×Ö½Ú
 80058d2:	21fe      	movs	r1, #254	; 0xfe
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f7ff fda4 	bl	8005422 <SD_SendBlock>
 80058da:	4603      	mov	r3, r0
 80058dc:	75fb      	strb	r3, [r7, #23]
 80058de:	e031      	b.n	8005944 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 80058e0:	4b1c      	ldr	r3, [pc, #112]	; (8005954 <SD_WriteDisk+0xb8>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d00a      	beq.n	80058fe <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 80058e8:	2201      	movs	r2, #1
 80058ea:	2100      	movs	r1, #0
 80058ec:	2037      	movs	r0, #55	; 0x37
 80058ee:	f7ff fdd4 	bl	800549a <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //·¢ËÍÖ¸Áî
 80058f2:	79fb      	ldrb	r3, [r7, #7]
 80058f4:	2201      	movs	r2, #1
 80058f6:	4619      	mov	r1, r3
 80058f8:	2017      	movs	r0, #23
 80058fa:	f7ff fdce 	bl	800549a <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 80058fe:	2201      	movs	r2, #1
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	2019      	movs	r0, #25
 8005904:	f7ff fdc9 	bl	800549a <SD_SendCmd>
 8005908:	4603      	mov	r3, r0
 800590a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 800590c:	7dfb      	ldrb	r3, [r7, #23]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d118      	bne.n	8005944 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //½ÓÊÕ512¸ö×Ö½Ú
 8005912:	21fc      	movs	r1, #252	; 0xfc
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f7ff fd84 	bl	8005422 <SD_SendBlock>
 800591a:	4603      	mov	r3, r0
 800591c:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005924:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8005926:	79fb      	ldrb	r3, [r7, #7]
 8005928:	3b01      	subs	r3, #1
 800592a:	71fb      	strb	r3, [r7, #7]
 800592c:	79fb      	ldrb	r3, [r7, #7]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d002      	beq.n	8005938 <SD_WriteDisk+0x9c>
 8005932:	7dfb      	ldrb	r3, [r7, #23]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0ec      	beq.n	8005912 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //½ÓÊÕ512¸ö×Ö½Ú
 8005938:	21fd      	movs	r1, #253	; 0xfd
 800593a:	2000      	movs	r0, #0
 800593c:	f7ff fd71 	bl	8005422 <SD_SendBlock>
 8005940:	4603      	mov	r3, r0
 8005942:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8005944:	f7ff fce4 	bl	8005310 <SD_DisSelect>
    return r1;//
 8005948:	7dfb      	ldrb	r3, [r7, #23]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	200005c0 	.word	0x200005c0

08005958 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800595e:	2300      	movs	r3, #0
 8005960:	607b      	str	r3, [r7, #4]
 8005962:	4b10      	ldr	r3, [pc, #64]	; (80059a4 <HAL_MspInit+0x4c>)
 8005964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005966:	4a0f      	ldr	r2, [pc, #60]	; (80059a4 <HAL_MspInit+0x4c>)
 8005968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800596c:	6453      	str	r3, [r2, #68]	; 0x44
 800596e:	4b0d      	ldr	r3, [pc, #52]	; (80059a4 <HAL_MspInit+0x4c>)
 8005970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005976:	607b      	str	r3, [r7, #4]
 8005978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800597a:	2300      	movs	r3, #0
 800597c:	603b      	str	r3, [r7, #0]
 800597e:	4b09      	ldr	r3, [pc, #36]	; (80059a4 <HAL_MspInit+0x4c>)
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	4a08      	ldr	r2, [pc, #32]	; (80059a4 <HAL_MspInit+0x4c>)
 8005984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005988:	6413      	str	r3, [r2, #64]	; 0x40
 800598a:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_MspInit+0x4c>)
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40023800 	.word	0x40023800

080059a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b08a      	sub	sp, #40	; 0x28
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059b0:	f107 0314 	add.w	r3, r7, #20
 80059b4:	2200      	movs	r2, #0
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	605a      	str	r2, [r3, #4]
 80059ba:	609a      	str	r2, [r3, #8]
 80059bc:	60da      	str	r2, [r3, #12]
 80059be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a19      	ldr	r2, [pc, #100]	; (8005a2c <HAL_I2C_MspInit+0x84>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d12c      	bne.n	8005a24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]
 80059ce:	4b18      	ldr	r3, [pc, #96]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 80059d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d2:	4a17      	ldr	r2, [pc, #92]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 80059d4:	f043 0302 	orr.w	r3, r3, #2
 80059d8:	6313      	str	r3, [r2, #48]	; 0x30
 80059da:	4b15      	ldr	r3, [pc, #84]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 80059dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80059e6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80059ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80059ec:	2312      	movs	r3, #18
 80059ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059f0:	2301      	movs	r3, #1
 80059f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059f4:	2303      	movs	r3, #3
 80059f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80059f8:	2304      	movs	r3, #4
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059fc:	f107 0314 	add.w	r3, r7, #20
 8005a00:	4619      	mov	r1, r3
 8005a02:	480c      	ldr	r0, [pc, #48]	; (8005a34 <HAL_I2C_MspInit+0x8c>)
 8005a04:	f001 fabc 	bl	8006f80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	4b08      	ldr	r3, [pc, #32]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a10:	4a07      	ldr	r2, [pc, #28]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 8005a12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005a16:	6413      	str	r3, [r2, #64]	; 0x40
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <HAL_I2C_MspInit+0x88>)
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005a24:	bf00      	nop
 8005a26:	3728      	adds	r7, #40	; 0x28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40005400 	.word	0x40005400
 8005a30:	40023800 	.word	0x40023800
 8005a34:	40020400 	.word	0x40020400

08005a38 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a0a      	ldr	r2, [pc, #40]	; (8005a70 <HAL_I2C_MspDeInit+0x38>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d10e      	bne.n	8005a68 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005a4a:	4b0a      	ldr	r3, [pc, #40]	; (8005a74 <HAL_I2C_MspDeInit+0x3c>)
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	4a09      	ldr	r2, [pc, #36]	; (8005a74 <HAL_I2C_MspDeInit+0x3c>)
 8005a50:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a54:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005a56:	2140      	movs	r1, #64	; 0x40
 8005a58:	4807      	ldr	r0, [pc, #28]	; (8005a78 <HAL_I2C_MspDeInit+0x40>)
 8005a5a:	f001 fc2b 	bl	80072b4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8005a5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a62:	4805      	ldr	r0, [pc, #20]	; (8005a78 <HAL_I2C_MspDeInit+0x40>)
 8005a64:	f001 fc26 	bl	80072b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8005a68:	bf00      	nop
 8005a6a:	3708      	adds	r7, #8
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	40005400 	.word	0x40005400
 8005a74:	40023800 	.word	0x40023800
 8005a78:	40020400 	.word	0x40020400

08005a7c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08a      	sub	sp, #40	; 0x28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a84:	f107 0314 	add.w	r3, r7, #20
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	605a      	str	r2, [r3, #4]
 8005a8e:	609a      	str	r2, [r3, #8]
 8005a90:	60da      	str	r2, [r3, #12]
 8005a92:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a45      	ldr	r2, [pc, #276]	; (8005bb0 <HAL_I2S_MspInit+0x134>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	f040 8084 	bne.w	8005ba8 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	613b      	str	r3, [r7, #16]
 8005aa4:	4b43      	ldr	r3, [pc, #268]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	4a42      	ldr	r2, [pc, #264]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005aaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aae:	6413      	str	r3, [r2, #64]	; 0x40
 8005ab0:	4b40      	ldr	r3, [pc, #256]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ab8:	613b      	str	r3, [r7, #16]
 8005aba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005abc:	2300      	movs	r3, #0
 8005abe:	60fb      	str	r3, [r7, #12]
 8005ac0:	4b3c      	ldr	r3, [pc, #240]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac4:	4a3b      	ldr	r2, [pc, #236]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ac6:	f043 0301 	orr.w	r3, r3, #1
 8005aca:	6313      	str	r3, [r2, #48]	; 0x30
 8005acc:	4b39      	ldr	r3, [pc, #228]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	60fb      	str	r3, [r7, #12]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ad8:	2300      	movs	r3, #0
 8005ada:	60bb      	str	r3, [r7, #8]
 8005adc:	4b35      	ldr	r3, [pc, #212]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae0:	4a34      	ldr	r2, [pc, #208]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005ae2:	f043 0304 	orr.w	r3, r3, #4
 8005ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8005ae8:	4b32      	ldr	r3, [pc, #200]	; (8005bb4 <HAL_I2S_MspInit+0x138>)
 8005aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aec:	f003 0304 	and.w	r3, r3, #4
 8005af0:	60bb      	str	r3, [r7, #8]
 8005af2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005af4:	2310      	movs	r3, #16
 8005af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005af8:	2302      	movs	r3, #2
 8005afa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005afc:	2300      	movs	r3, #0
 8005afe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b00:	2300      	movs	r3, #0
 8005b02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005b04:	2306      	movs	r3, #6
 8005b06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b08:	f107 0314 	add.w	r3, r7, #20
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	482a      	ldr	r0, [pc, #168]	; (8005bb8 <HAL_I2S_MspInit+0x13c>)
 8005b10:	f001 fa36 	bl	8006f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8005b14:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8005b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b22:	2300      	movs	r3, #0
 8005b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005b26:	2306      	movs	r3, #6
 8005b28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b2a:	f107 0314 	add.w	r3, r7, #20
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4822      	ldr	r0, [pc, #136]	; (8005bbc <HAL_I2S_MspInit+0x140>)
 8005b32:	f001 fa25 	bl	8006f80 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8005b36:	4b22      	ldr	r3, [pc, #136]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b38:	4a22      	ldr	r2, [pc, #136]	; (8005bc4 <HAL_I2S_MspInit+0x148>)
 8005b3a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005b3c:	4b20      	ldr	r3, [pc, #128]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b42:	4b1f      	ldr	r3, [pc, #124]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b44:	2240      	movs	r2, #64	; 0x40
 8005b46:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b48:	4b1d      	ldr	r3, [pc, #116]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b4e:	4b1c      	ldr	r3, [pc, #112]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b54:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005b56:	4b1a      	ldr	r3, [pc, #104]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b5c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005b5e:	4b18      	ldr	r3, [pc, #96]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b64:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8005b66:	4b16      	ldr	r3, [pc, #88]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b6c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b6e:	4b14      	ldr	r3, [pc, #80]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005b74:	4b12      	ldr	r3, [pc, #72]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b76:	2204      	movs	r2, #4
 8005b78:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005b7a:	4b11      	ldr	r3, [pc, #68]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b7c:	2203      	movs	r2, #3
 8005b7e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8005b80:	4b0f      	ldr	r3, [pc, #60]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005b86:	4b0e      	ldr	r3, [pc, #56]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005b8c:	480c      	ldr	r0, [pc, #48]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005b8e:	f000 fdbb 	bl	8006708 <HAL_DMA_Init>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8005b98:	f7ff fb54 	bl	8005244 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a08      	ldr	r2, [pc, #32]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005ba0:	639a      	str	r2, [r3, #56]	; 0x38
 8005ba2:	4a07      	ldr	r2, [pc, #28]	; (8005bc0 <HAL_I2S_MspInit+0x144>)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005ba8:	bf00      	nop
 8005baa:	3728      	adds	r7, #40	; 0x28
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	40003c00 	.word	0x40003c00
 8005bb4:	40023800 	.word	0x40023800
 8005bb8:	40020000 	.word	0x40020000
 8005bbc:	40020800 	.word	0x40020800
 8005bc0:	20001d0c 	.word	0x20001d0c
 8005bc4:	40026088 	.word	0x40026088

08005bc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b08a      	sub	sp, #40	; 0x28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd0:	f107 0314 	add.w	r3, r7, #20
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	601a      	str	r2, [r3, #0]
 8005bd8:	605a      	str	r2, [r3, #4]
 8005bda:	609a      	str	r2, [r3, #8]
 8005bdc:	60da      	str	r2, [r3, #12]
 8005bde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a19      	ldr	r2, [pc, #100]	; (8005c4c <HAL_SPI_MspInit+0x84>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d12b      	bne.n	8005c42 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005bea:	2300      	movs	r3, #0
 8005bec:	613b      	str	r3, [r7, #16]
 8005bee:	4b18      	ldr	r3, [pc, #96]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf2:	4a17      	ldr	r2, [pc, #92]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005bf4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8005bfa:	4b15      	ldr	r3, [pc, #84]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c02:	613b      	str	r3, [r7, #16]
 8005c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c06:	2300      	movs	r3, #0
 8005c08:	60fb      	str	r3, [r7, #12]
 8005c0a:	4b11      	ldr	r3, [pc, #68]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	4a10      	ldr	r2, [pc, #64]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005c10:	f043 0301 	orr.w	r3, r3, #1
 8005c14:	6313      	str	r3, [r2, #48]	; 0x30
 8005c16:	4b0e      	ldr	r3, [pc, #56]	; (8005c50 <HAL_SPI_MspInit+0x88>)
 8005c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	60fb      	str	r3, [r7, #12]
 8005c20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005c22:	23e0      	movs	r3, #224	; 0xe0
 8005c24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c26:	2302      	movs	r3, #2
 8005c28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005c32:	2305      	movs	r3, #5
 8005c34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c36:	f107 0314 	add.w	r3, r7, #20
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	4805      	ldr	r0, [pc, #20]	; (8005c54 <HAL_SPI_MspInit+0x8c>)
 8005c3e:	f001 f99f 	bl	8006f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005c42:	bf00      	nop
 8005c44:	3728      	adds	r7, #40	; 0x28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	40013000 	.word	0x40013000
 8005c50:	40023800 	.word	0x40023800
 8005c54:	40020000 	.word	0x40020000

08005c58 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a08      	ldr	r2, [pc, #32]	; (8005c88 <HAL_SPI_MspDeInit+0x30>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d109      	bne.n	8005c7e <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8005c6a:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <HAL_SPI_MspDeInit+0x34>)
 8005c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6e:	4a07      	ldr	r2, [pc, #28]	; (8005c8c <HAL_SPI_MspDeInit+0x34>)
 8005c70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c74:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8005c76:	21e0      	movs	r1, #224	; 0xe0
 8005c78:	4805      	ldr	r0, [pc, #20]	; (8005c90 <HAL_SPI_MspDeInit+0x38>)
 8005c7a:	f001 fb1b 	bl	80072b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8005c7e:	bf00      	nop
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	40013000 	.word	0x40013000
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	40020000 	.word	0x40020000

08005c94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b08a      	sub	sp, #40	; 0x28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c9c:	f107 0314 	add.w	r3, r7, #20
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	605a      	str	r2, [r3, #4]
 8005ca6:	609a      	str	r2, [r3, #8]
 8005ca8:	60da      	str	r2, [r3, #12]
 8005caa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a19      	ldr	r2, [pc, #100]	; (8005d18 <HAL_UART_MspInit+0x84>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d12b      	bne.n	8005d0e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	613b      	str	r3, [r7, #16]
 8005cba:	4b18      	ldr	r3, [pc, #96]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	4a17      	ldr	r2, [pc, #92]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005cc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8005cc6:	4b15      	ldr	r3, [pc, #84]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	4b11      	ldr	r3, [pc, #68]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cda:	4a10      	ldr	r2, [pc, #64]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005cdc:	f043 0301 	orr.w	r3, r3, #1
 8005ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ce2:	4b0e      	ldr	r3, [pc, #56]	; (8005d1c <HAL_UART_MspInit+0x88>)
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005cfe:	2308      	movs	r3, #8
 8005d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d02:	f107 0314 	add.w	r3, r7, #20
 8005d06:	4619      	mov	r1, r3
 8005d08:	4805      	ldr	r0, [pc, #20]	; (8005d20 <HAL_UART_MspInit+0x8c>)
 8005d0a:	f001 f939 	bl	8006f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8005d0e:	bf00      	nop
 8005d10:	3728      	adds	r7, #40	; 0x28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	40004c00 	.word	0x40004c00
 8005d1c:	40023800 	.word	0x40023800
 8005d20:	40020000 	.word	0x40020000

08005d24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08c      	sub	sp, #48	; 0x30
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005d30:	2300      	movs	r3, #0
 8005d32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005d34:	2200      	movs	r2, #0
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	2036      	movs	r0, #54	; 0x36
 8005d3a:	f000 fcbb 	bl	80066b4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005d3e:	2036      	movs	r0, #54	; 0x36
 8005d40:	f000 fcd4 	bl	80066ec <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	4b1f      	ldr	r3, [pc, #124]	; (8005dc8 <HAL_InitTick+0xa4>)
 8005d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4c:	4a1e      	ldr	r2, [pc, #120]	; (8005dc8 <HAL_InitTick+0xa4>)
 8005d4e:	f043 0310 	orr.w	r3, r3, #16
 8005d52:	6413      	str	r3, [r2, #64]	; 0x40
 8005d54:	4b1c      	ldr	r3, [pc, #112]	; (8005dc8 <HAL_InitTick+0xa4>)
 8005d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d58:	f003 0310 	and.w	r3, r3, #16
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005d60:	f107 0210 	add.w	r2, r7, #16
 8005d64:	f107 0314 	add.w	r3, r7, #20
 8005d68:	4611      	mov	r1, r2
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f004 f8dc 	bl	8009f28 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005d70:	f004 f8b2 	bl	8009ed8 <HAL_RCC_GetPCLK1Freq>
 8005d74:	4603      	mov	r3, r0
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d7c:	4a13      	ldr	r2, [pc, #76]	; (8005dcc <HAL_InitTick+0xa8>)
 8005d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d82:	0c9b      	lsrs	r3, r3, #18
 8005d84:	3b01      	subs	r3, #1
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005d88:	4b11      	ldr	r3, [pc, #68]	; (8005dd0 <HAL_InitTick+0xac>)
 8005d8a:	4a12      	ldr	r2, [pc, #72]	; (8005dd4 <HAL_InitTick+0xb0>)
 8005d8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005d8e:	4b10      	ldr	r3, [pc, #64]	; (8005dd0 <HAL_InitTick+0xac>)
 8005d90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005d94:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005d96:	4a0e      	ldr	r2, [pc, #56]	; (8005dd0 <HAL_InitTick+0xac>)
 8005d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d9a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005d9c:	4b0c      	ldr	r3, [pc, #48]	; (8005dd0 <HAL_InitTick+0xac>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005da2:	4b0b      	ldr	r3, [pc, #44]	; (8005dd0 <HAL_InitTick+0xac>)
 8005da4:	2200      	movs	r2, #0
 8005da6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005da8:	4809      	ldr	r0, [pc, #36]	; (8005dd0 <HAL_InitTick+0xac>)
 8005daa:	f004 ffd5 	bl	800ad58 <HAL_TIM_Base_Init>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d104      	bne.n	8005dbe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8005db4:	4806      	ldr	r0, [pc, #24]	; (8005dd0 <HAL_InitTick+0xac>)
 8005db6:	f005 f804 	bl	800adc2 <HAL_TIM_Base_Start_IT>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	e000      	b.n	8005dc0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3730      	adds	r7, #48	; 0x30
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	40023800 	.word	0x40023800
 8005dcc:	431bde83 	.word	0x431bde83
 8005dd0:	20001db4 	.word	0x20001db4
 8005dd4:	40001000 	.word	0x40001000

08005dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ddc:	e7fe      	b.n	8005ddc <NMI_Handler+0x4>

08005dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005dde:	b480      	push	{r7}
 8005de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005de2:	e7fe      	b.n	8005de2 <HardFault_Handler+0x4>

08005de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005de8:	e7fe      	b.n	8005de8 <MemManage_Handler+0x4>

08005dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005dea:	b480      	push	{r7}
 8005dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005dee:	e7fe      	b.n	8005dee <BusFault_Handler+0x4>

08005df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005df4:	e7fe      	b.n	8005df4 <UsageFault_Handler+0x4>

08005df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005df6:	b480      	push	{r7}
 8005df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005dfa:	bf00      	nop
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005e08:	2001      	movs	r0, #1
 8005e0a:	f001 fb81 	bl	8007510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005e0e:	bf00      	nop
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005e18:	4802      	ldr	r0, [pc, #8]	; (8005e24 <DMA1_Stream5_IRQHandler+0x10>)
 8005e1a:	f000 fe49 	bl	8006ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005e1e:	bf00      	nop
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20001d0c 	.word	0x20001d0c

08005e28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005e2c:	4802      	ldr	r0, [pc, #8]	; (8005e38 <TIM6_DAC_IRQHandler+0x10>)
 8005e2e:	f004 ffec 	bl	800ae0a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005e32:	bf00      	nop
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20001db4 	.word	0x20001db4

08005e3c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	e00a      	b.n	8005e64 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005e4e:	f3af 8000 	nop.w
 8005e52:	4601      	mov	r1, r0
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	60ba      	str	r2, [r7, #8]
 8005e5a:	b2ca      	uxtb	r2, r1
 8005e5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	3301      	adds	r3, #1
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	dbf0      	blt.n	8005e4e <_read+0x12>
	}

return len;
 8005e6c:	687b      	ldr	r3, [r7, #4]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b086      	sub	sp, #24
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	60f8      	str	r0, [r7, #12]
 8005e7e:	60b9      	str	r1, [r7, #8]
 8005e80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e82:	2300      	movs	r3, #0
 8005e84:	617b      	str	r3, [r7, #20]
 8005e86:	e009      	b.n	8005e9c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	60ba      	str	r2, [r7, #8]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7fe fd49 	bl	8004928 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	dbf1      	blt.n	8005e88 <_write+0x12>
	}
	return len;
 8005ea4:	687b      	ldr	r3, [r7, #4]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <_close>:

int _close(int file)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
	return -1;
 8005eb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ed6:	605a      	str	r2, [r3, #4]
	return 0;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <_isatty>:

int _isatty(int file)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
	return 1;
 8005eee:	2301      	movs	r3, #1
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
	return 0;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
	...

08005f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005f20:	4a14      	ldr	r2, [pc, #80]	; (8005f74 <_sbrk+0x5c>)
 8005f22:	4b15      	ldr	r3, [pc, #84]	; (8005f78 <_sbrk+0x60>)
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005f2c:	4b13      	ldr	r3, [pc, #76]	; (8005f7c <_sbrk+0x64>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d102      	bne.n	8005f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005f34:	4b11      	ldr	r3, [pc, #68]	; (8005f7c <_sbrk+0x64>)
 8005f36:	4a12      	ldr	r2, [pc, #72]	; (8005f80 <_sbrk+0x68>)
 8005f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005f3a:	4b10      	ldr	r3, [pc, #64]	; (8005f7c <_sbrk+0x64>)
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4413      	add	r3, r2
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d207      	bcs.n	8005f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005f48:	f006 f914 	bl	800c174 <__errno>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	230c      	movs	r3, #12
 8005f50:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f56:	e009      	b.n	8005f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005f58:	4b08      	ldr	r3, [pc, #32]	; (8005f7c <_sbrk+0x64>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005f5e:	4b07      	ldr	r3, [pc, #28]	; (8005f7c <_sbrk+0x64>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4413      	add	r3, r2
 8005f66:	4a05      	ldr	r2, [pc, #20]	; (8005f7c <_sbrk+0x64>)
 8005f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	20020000 	.word	0x20020000
 8005f78:	00000400 	.word	0x00000400
 8005f7c:	200005c4 	.word	0x200005c4
 8005f80:	20002438 	.word	0x20002438

08005f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f88:	4b08      	ldr	r3, [pc, #32]	; (8005fac <SystemInit+0x28>)
 8005f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f8e:	4a07      	ldr	r2, [pc, #28]	; (8005fac <SystemInit+0x28>)
 8005f90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005f98:	4b04      	ldr	r3, [pc, #16]	; (8005fac <SystemInit+0x28>)
 8005f9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f9e:	609a      	str	r2, [r3, #8]
#endif
}
 8005fa0:	bf00      	nop
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	e000ed00 	.word	0xe000ed00

08005fb0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005fba:	4b10      	ldr	r3, [pc, #64]	; (8005ffc <USER_initialize+0x4c>)
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 8005fc0:	480f      	ldr	r0, [pc, #60]	; (8006000 <USER_initialize+0x50>)
 8005fc2:	f006 f919 	bl	800c1f8 <iprintf>
    if(SD_Initialize() == 0)
 8005fc6:	f7ff fb29 	bl	800561c <SD_Initialize>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d102      	bne.n	8005fd6 <USER_initialize+0x26>
    {
        Stat = RES_OK;
 8005fd0:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <USER_initialize+0x4c>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 8005fd6:	4b09      	ldr	r3, [pc, #36]	; (8005ffc <USER_initialize+0x4c>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d101      	bne.n	8005fe4 <USER_initialize+0x34>
 8005fe0:	4b08      	ldr	r3, [pc, #32]	; (8006004 <USER_initialize+0x54>)
 8005fe2:	e000      	b.n	8005fe6 <USER_initialize+0x36>
 8005fe4:	4b08      	ldr	r3, [pc, #32]	; (8006008 <USER_initialize+0x58>)
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	4808      	ldr	r0, [pc, #32]	; (800600c <USER_initialize+0x5c>)
 8005fea:	f006 f905 	bl	800c1f8 <iprintf>

    return Stat;
 8005fee:	4b03      	ldr	r3, [pc, #12]	; (8005ffc <USER_initialize+0x4c>)
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3708      	adds	r7, #8
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	2000003c 	.word	0x2000003c
 8006000:	0800d380 	.word	0x0800d380
 8006004:	0800d390 	.word	0x0800d390
 8006008:	0800d3a0 	.word	0x0800d3a0
 800600c:	0800d3a8 	.word	0x0800d3a8

08006010 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	4603      	mov	r3, r0
 8006018:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 800601a:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 800601c:	4618      	mov	r0, r3
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	603b      	str	r3, [r7, #0]
 8006034:	4603      	mov	r3, r0
 8006036:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	b2db      	uxtb	r3, r3
 800603c:	461a      	mov	r2, r3
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	68b8      	ldr	r0, [r7, #8]
 8006042:	f7ff fbdf 	bl	8005804 <SD_ReadDisk>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	bf14      	ite	ne
 800604c:	2301      	movne	r3, #1
 800604e:	2300      	moveq	r3, #0
 8006050:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b084      	sub	sp, #16
 800605e:	af00      	add	r7, sp, #0
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
 8006064:	603b      	str	r3, [r7, #0]
 8006066:	4603      	mov	r3, r0
 8006068:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	b2db      	uxtb	r3, r3
 800606e:	461a      	mov	r2, r3
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	68b8      	ldr	r0, [r7, #8]
 8006074:	f7ff fc12 	bl	800589c <SD_WriteDisk>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	bf14      	ite	ne
 800607e:	2301      	movne	r3, #1
 8006080:	2300      	moveq	r3, #0
 8006082:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	4603      	mov	r3, r0
 8006094:	603a      	str	r2, [r7, #0]
 8006096:	71fb      	strb	r3, [r7, #7]
 8006098:	460b      	mov	r3, r1
 800609a:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 800609c:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 800609e:	4618      	mov	r0, r3
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
	...

080060ac <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 80060b4:	4b08      	ldr	r3, [pc, #32]	; (80060d8 <PlayerInit+0x2c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	4619      	mov	r1, r3
 80060be:	2003      	movs	r0, #3
 80060c0:	f7fa fa56 	bl	8000570 <AUDIO_OUT_Init>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <PlayerInit+0x22>
	{
		return 1;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e000      	b.n	80060d0 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 80060ce:	2300      	movs	r3, #0
	}
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	20000054 	.word	0x20000054

080060dc <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	4603      	mov	r3, r0
 80060e4:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 80060e6:	4828      	ldr	r0, [pc, #160]	; (8006188 <AUDIO_PLAYER_Start+0xac>)
 80060e8:	f7fd ff82 	bl	8003ff0 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 80060ec:	f7fa fe96 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 80060f0:	4603      	mov	r3, r0
 80060f2:	461a      	mov	r2, r3
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d940      	bls.n	800617e <AUDIO_PLAYER_Start+0xa2>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 80060fc:	79fa      	ldrb	r2, [r7, #7]
 80060fe:	4613      	mov	r3, r2
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	4413      	add	r3, r2
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	4413      	add	r3, r2
 8006108:	4a20      	ldr	r2, [pc, #128]	; (800618c <AUDIO_PLAYER_Start+0xb0>)
 800610a:	4413      	add	r3, r2
 800610c:	3301      	adds	r3, #1
 800610e:	2201      	movs	r2, #1
 8006110:	4619      	mov	r1, r3
 8006112:	481d      	ldr	r0, [pc, #116]	; (8006188 <AUDIO_PLAYER_Start+0xac>)
 8006114:	f7fd f98c 	bl	8003430 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8006118:	f107 030c 	add.w	r3, r7, #12
 800611c:	222c      	movs	r2, #44	; 0x2c
 800611e:	491c      	ldr	r1, [pc, #112]	; (8006190 <AUDIO_PLAYER_Start+0xb4>)
 8006120:	4819      	ldr	r0, [pc, #100]	; (8006188 <AUDIO_PLAYER_Start+0xac>)
 8006122:	f7fd fb91 	bl	8003848 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8006126:	4b1a      	ldr	r3, [pc, #104]	; (8006190 <AUDIO_PLAYER_Start+0xb4>)
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff ffbe 	bl	80060ac <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8006130:	4b18      	ldr	r3, [pc, #96]	; (8006194 <AUDIO_PLAYER_Start+0xb8>)
 8006132:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006136:	2200      	movs	r2, #0
 8006138:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 800613a:	2100      	movs	r1, #0
 800613c:	4812      	ldr	r0, [pc, #72]	; (8006188 <AUDIO_PLAYER_Start+0xac>)
 800613e:	f7fd ff7f 	bl	8004040 <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8006142:	f107 030c 	add.w	r3, r7, #12
 8006146:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800614a:	4912      	ldr	r1, [pc, #72]	; (8006194 <AUDIO_PLAYER_Start+0xb8>)
 800614c:	480e      	ldr	r0, [pc, #56]	; (8006188 <AUDIO_PLAYER_Start+0xac>)
 800614e:	f7fd fb7b 	bl	8003848 <f_read>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d112      	bne.n	800617e <AUDIO_PLAYER_Start+0xa2>
    {
      AudioState = AUDIO_STATE_PLAY;
 8006158:	4b0f      	ldr	r3, [pc, #60]	; (8006198 <AUDIO_PLAYER_Start+0xbc>)
 800615a:	2203      	movs	r2, #3
 800615c:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00c      	beq.n	800617e <AUDIO_PLAYER_Start+0xa2>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8006164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006168:	480a      	ldr	r0, [pc, #40]	; (8006194 <AUDIO_PLAYER_Start+0xb8>)
 800616a:	f7fa fa4f 	bl	800060c <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	4b08      	ldr	r3, [pc, #32]	; (8006194 <AUDIO_PLAYER_Start+0xb8>)
 8006172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006176:	3304      	adds	r3, #4
 8006178:	601a      	str	r2, [r3, #0]
          return AUDIO_ERROR_NONE;
 800617a:	2300      	movs	r3, #0
 800617c:	e000      	b.n	8006180 <AUDIO_PLAYER_Start+0xa4>
        }
      }
  }
  return AUDIO_ERROR_IO;
 800617e:	2301      	movs	r3, #1
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	20002200 	.word	0x20002200
 800618c:	20001e24 	.word	0x20001e24
 8006190:	20001df8 	.word	0x20001df8
 8006194:	200005c8 	.word	0x200005c8
 8006198:	20001df4 	.word	0x20001df4

0800619c <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 800619c:	b590      	push	{r4, r7, lr}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 80061aa:	4b84      	ldr	r3, [pc, #528]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	3b03      	subs	r3, #3
 80061b0:	2b0a      	cmp	r3, #10
 80061b2:	f200 80fb 	bhi.w	80063ac <AUDIO_PLAYER_Process+0x210>
 80061b6:	a201      	add	r2, pc, #4	; (adr r2, 80061bc <AUDIO_PLAYER_Process+0x20>)
 80061b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061bc:	080061e9 	.word	0x080061e9
 80061c0:	080063ad 	.word	0x080063ad
 80061c4:	080062b9 	.word	0x080062b9
 80061c8:	08006307 	.word	0x08006307
 80061cc:	080063ad 	.word	0x080063ad
 80061d0:	080063ad 	.word	0x080063ad
 80061d4:	080062a7 	.word	0x080062a7
 80061d8:	08006349 	.word	0x08006349
 80061dc:	08006355 	.word	0x08006355
 80061e0:	08006361 	.word	0x08006361
 80061e4:	08006387 	.word	0x08006387
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 80061e8:	4b75      	ldr	r3, [pc, #468]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 80061ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061ee:	3304      	adds	r3, #4
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	4b74      	ldr	r3, [pc, #464]	; (80063c4 <AUDIO_PLAYER_Process+0x228>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d305      	bcc.n	8006206 <AUDIO_PLAYER_Process+0x6a>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80061fa:	2002      	movs	r0, #2
 80061fc:	f7fa fa5c 	bl	80006b8 <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 8006200:	4b6e      	ldr	r3, [pc, #440]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 8006202:	2205      	movs	r2, #5
 8006204:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8006206:	4b6e      	ldr	r3, [pc, #440]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 8006208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d120      	bne.n	8006254 <AUDIO_PLAYER_Process+0xb8>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8006212:	f107 0308 	add.w	r3, r7, #8
 8006216:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800621a:	4969      	ldr	r1, [pc, #420]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 800621c:	486a      	ldr	r0, [pc, #424]	; (80063c8 <AUDIO_PLAYER_Process+0x22c>)
 800621e:	f7fd fb13 	bl	8003848 <f_read>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d004      	beq.n	8006232 <AUDIO_PLAYER_Process+0x96>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006228:	2002      	movs	r0, #2
 800622a:	f7fa fa45 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 800622e:	2301      	movs	r3, #1
 8006230:	e0c0      	b.n	80063b4 <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8006232:	4b63      	ldr	r3, [pc, #396]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 8006234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006238:	2200      	movs	r2, #0
 800623a:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 800623c:	4b60      	ldr	r3, [pc, #384]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 800623e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006242:	3304      	adds	r3, #4
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	441a      	add	r2, r3
 800624a:	4b5d      	ldr	r3, [pc, #372]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 800624c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006250:	3304      	adds	r3, #4
 8006252:	601a      	str	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8006254:	4b5a      	ldr	r3, [pc, #360]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 8006256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	2b02      	cmp	r3, #2
 800625e:	f040 80a7 	bne.w	80063b0 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8006262:	f107 0308 	add.w	r3, r7, #8
 8006266:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800626a:	4958      	ldr	r1, [pc, #352]	; (80063cc <AUDIO_PLAYER_Process+0x230>)
 800626c:	4856      	ldr	r0, [pc, #344]	; (80063c8 <AUDIO_PLAYER_Process+0x22c>)
 800626e:	f7fd faeb 	bl	8003848 <f_read>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d004      	beq.n	8006282 <AUDIO_PLAYER_Process+0xe6>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006278:	2002      	movs	r0, #2
 800627a:	f7fa fa1d 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 800627e:	2301      	movs	r3, #1
 8006280:	e098      	b.n	80063b4 <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8006282:	4b4f      	ldr	r3, [pc, #316]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 8006284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006288:	2200      	movs	r2, #0
 800628a:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 800628c:	4b4c      	ldr	r3, [pc, #304]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 800628e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006292:	3304      	adds	r3, #4
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	441a      	add	r2, r3
 800629a:	4b49      	ldr	r3, [pc, #292]	; (80063c0 <AUDIO_PLAYER_Process+0x224>)
 800629c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062a0:	3304      	adds	r3, #4
 80062a2:	601a      	str	r2, [r3, #0]
    }
    break;
 80062a4:	e084      	b.n	80063b0 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80062a6:	2002      	movs	r0, #2
 80062a8:	f7fa fa06 	bl	80006b8 <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 80062ac:	4b43      	ldr	r3, [pc, #268]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 80062ae:	2200      	movs	r2, #0
 80062b0:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 80062b2:	2301      	movs	r3, #1
 80062b4:	73fb      	strb	r3, [r7, #15]
    break;
 80062b6:	e07c      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 80062b8:	4b45      	ldr	r3, [pc, #276]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 80062ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062be:	b29b      	uxth	r3, r3
 80062c0:	3301      	adds	r3, #1
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	b21a      	sxth	r2, r3
 80062c6:	4b42      	ldr	r3, [pc, #264]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 80062c8:	801a      	strh	r2, [r3, #0]
 80062ca:	4b41      	ldr	r3, [pc, #260]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 80062cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062d0:	461c      	mov	r4, r3
 80062d2:	f7fa fda3 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 80062d6:	4603      	mov	r3, r0
 80062d8:	429c      	cmp	r4, r3
 80062da:	db09      	blt.n	80062f0 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d003      	beq.n	80062ea <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 80062e2:	4b3b      	ldr	r3, [pc, #236]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	801a      	strh	r2, [r3, #0]
 80062e8:	e002      	b.n	80062f0 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 80062ea:	4b34      	ldr	r3, [pc, #208]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 80062ec:	2209      	movs	r2, #9
 80062ee:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80062f0:	2002      	movs	r0, #2
 80062f2:	f7fa f9e1 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 80062f6:	4b36      	ldr	r3, [pc, #216]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 80062f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff feec 	bl	80060dc <AUDIO_PLAYER_Start>
    break;    
 8006304:	e055      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8006306:	4b32      	ldr	r3, [pc, #200]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 8006308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800630c:	b29b      	uxth	r3, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	b29b      	uxth	r3, r3
 8006312:	b21a      	sxth	r2, r3
 8006314:	4b2e      	ldr	r3, [pc, #184]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 8006316:	801a      	strh	r2, [r3, #0]
 8006318:	4b2d      	ldr	r3, [pc, #180]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 800631a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800631e:	2b00      	cmp	r3, #0
 8006320:	da07      	bge.n	8006332 <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8006322:	f7fa fd7b 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 8006326:	4603      	mov	r3, r0
 8006328:	3b01      	subs	r3, #1
 800632a:	b29b      	uxth	r3, r3
 800632c:	b21a      	sxth	r2, r3
 800632e:	4b28      	ldr	r3, [pc, #160]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 8006330:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006332:	2002      	movs	r0, #2
 8006334:	f7fa f9c0 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8006338:	4b25      	ldr	r3, [pc, #148]	; (80063d0 <AUDIO_PLAYER_Process+0x234>)
 800633a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800633e:	b2db      	uxtb	r3, r3
 8006340:	4618      	mov	r0, r3
 8006342:	f7ff fecb 	bl	80060dc <AUDIO_PLAYER_Start>
    break;   
 8006346:	e034      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8006348:	f7fa f98a 	bl	8000660 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 800634c:	4b1b      	ldr	r3, [pc, #108]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 800634e:	2201      	movs	r2, #1
 8006350:	701a      	strb	r2, [r3, #0]
    break;
 8006352:	e02e      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 8006354:	f7fa f99a 	bl	800068c <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8006358:	4b18      	ldr	r3, [pc, #96]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 800635a:	2203      	movs	r2, #3
 800635c:	701a      	strb	r2, [r3, #0]
    break;
 800635e:	e028      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8006360:	4b1c      	ldr	r3, [pc, #112]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b5a      	cmp	r3, #90	; 0x5a
 8006366:	d804      	bhi.n	8006372 <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 8006368:	4b1a      	ldr	r3, [pc, #104]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	330a      	adds	r3, #10
 800636e:	4a19      	ldr	r2, [pc, #100]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006370:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8006372:	4b18      	ldr	r3, [pc, #96]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	b2db      	uxtb	r3, r3
 8006378:	4618      	mov	r0, r3
 800637a:	f7fa f9c5 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 800637e:	4b0f      	ldr	r3, [pc, #60]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 8006380:	2203      	movs	r2, #3
 8006382:	701a      	strb	r2, [r3, #0]
    break;
 8006384:	e015      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 8006386:	4b13      	ldr	r3, [pc, #76]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b09      	cmp	r3, #9
 800638c:	d904      	bls.n	8006398 <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 800638e:	4b11      	ldr	r3, [pc, #68]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	3b0a      	subs	r3, #10
 8006394:	4a0f      	ldr	r2, [pc, #60]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 8006396:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8006398:	4b0e      	ldr	r3, [pc, #56]	; (80063d4 <AUDIO_PLAYER_Process+0x238>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fa f9b2 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80063a4:	4b05      	ldr	r3, [pc, #20]	; (80063bc <AUDIO_PLAYER_Process+0x220>)
 80063a6:	2203      	movs	r2, #3
 80063a8:	701a      	strb	r2, [r3, #0]
    break;
 80063aa:	e002      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 80063ac:	bf00      	nop
 80063ae:	e000      	b.n	80063b2 <AUDIO_PLAYER_Process+0x216>
    break;
 80063b0:	bf00      	nop
  }
  return audio_error;
 80063b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd90      	pop	{r4, r7, pc}
 80063bc:	20001df4 	.word	0x20001df4
 80063c0:	200005c8 	.word	0x200005c8
 80063c4:	20001df8 	.word	0x20001df8
 80063c8:	20002200 	.word	0x20002200
 80063cc:	20000dc8 	.word	0x20000dc8
 80063d0:	200015d0 	.word	0x200015d0
 80063d4:	20000054 	.word	0x20000054

080063d8 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 80063d8:	b480      	push	{r7}
 80063da:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 80063dc:	4b06      	ldr	r3, [pc, #24]	; (80063f8 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d104      	bne.n	80063ee <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 80063e4:	4b05      	ldr	r3, [pc, #20]	; (80063fc <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80063e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063ea:	2202      	movs	r2, #2
 80063ec:	701a      	strb	r2, [r3, #0]
  }
}
 80063ee:	bf00      	nop
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	20001df4 	.word	0x20001df4
 80063fc:	200005c8 	.word	0x200005c8

08006400 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8006404:	4b06      	ldr	r3, [pc, #24]	; (8006420 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	2b03      	cmp	r3, #3
 800640a:	d104      	bne.n	8006416 <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 800640c:	4b05      	ldr	r3, [pc, #20]	; (8006424 <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 800640e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006412:	2201      	movs	r2, #1
 8006414:	701a      	strb	r2, [r3, #0]
  }
}
 8006416:	bf00      	nop
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	20001df4 	.word	0x20001df4
 8006424:	200005c8 	.word	0x200005c8

08006428 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006460 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800642c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800642e:	e003      	b.n	8006438 <LoopCopyDataInit>

08006430 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006430:	4b0c      	ldr	r3, [pc, #48]	; (8006464 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006432:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006434:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006436:	3104      	adds	r1, #4

08006438 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006438:	480b      	ldr	r0, [pc, #44]	; (8006468 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800643a:	4b0c      	ldr	r3, [pc, #48]	; (800646c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800643c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800643e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006440:	d3f6      	bcc.n	8006430 <CopyDataInit>
  ldr  r2, =_sbss
 8006442:	4a0b      	ldr	r2, [pc, #44]	; (8006470 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006444:	e002      	b.n	800644c <LoopFillZerobss>

08006446 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006446:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006448:	f842 3b04 	str.w	r3, [r2], #4

0800644c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800644c:	4b09      	ldr	r3, [pc, #36]	; (8006474 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800644e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006450:	d3f9      	bcc.n	8006446 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006452:	f7ff fd97 	bl	8005f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006456:	f005 fe93 	bl	800c180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800645a:	f7fe fbe9 	bl	8004c30 <main>
  bx  lr    
 800645e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006460:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006464:	0800d558 	.word	0x0800d558
  ldr  r0, =_sdata
 8006468:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800646c:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 8006470:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 8006474:	20002434 	.word	0x20002434

08006478 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006478:	e7fe      	b.n	8006478 <ADC_IRQHandler>
	...

0800647c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006480:	4b0e      	ldr	r3, [pc, #56]	; (80064bc <HAL_Init+0x40>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a0d      	ldr	r2, [pc, #52]	; (80064bc <HAL_Init+0x40>)
 8006486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800648a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800648c:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <HAL_Init+0x40>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a0a      	ldr	r2, [pc, #40]	; (80064bc <HAL_Init+0x40>)
 8006492:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006496:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <HAL_Init+0x40>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a07      	ldr	r2, [pc, #28]	; (80064bc <HAL_Init+0x40>)
 800649e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064a4:	2003      	movs	r0, #3
 80064a6:	f000 f8fa 	bl	800669e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80064aa:	2000      	movs	r0, #0
 80064ac:	f7ff fc3a 	bl	8005d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80064b0:	f7ff fa52 	bl	8005958 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	40023c00 	.word	0x40023c00

080064c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80064c4:	4b06      	ldr	r3, [pc, #24]	; (80064e0 <HAL_IncTick+0x20>)
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	461a      	mov	r2, r3
 80064ca:	4b06      	ldr	r3, [pc, #24]	; (80064e4 <HAL_IncTick+0x24>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4413      	add	r3, r2
 80064d0:	4a04      	ldr	r2, [pc, #16]	; (80064e4 <HAL_IncTick+0x24>)
 80064d2:	6013      	str	r3, [r2, #0]
}
 80064d4:	bf00      	nop
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	2000005c 	.word	0x2000005c
 80064e4:	2000242c 	.word	0x2000242c

080064e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0
  return uwTick;
 80064ec:	4b03      	ldr	r3, [pc, #12]	; (80064fc <HAL_GetTick+0x14>)
 80064ee:	681b      	ldr	r3, [r3, #0]
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	2000242c 	.word	0x2000242c

08006500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006508:	f7ff ffee 	bl	80064e8 <HAL_GetTick>
 800650c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006518:	d005      	beq.n	8006526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <HAL_Delay+0x40>)
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	461a      	mov	r2, r3
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006526:	bf00      	nop
 8006528:	f7ff ffde 	bl	80064e8 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	429a      	cmp	r2, r3
 8006536:	d8f7      	bhi.n	8006528 <HAL_Delay+0x28>
  {
  }
}
 8006538:	bf00      	nop
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	2000005c 	.word	0x2000005c

08006544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f003 0307 	and.w	r3, r3, #7
 8006552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006554:	4b0c      	ldr	r3, [pc, #48]	; (8006588 <__NVIC_SetPriorityGrouping+0x44>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006560:	4013      	ands	r3, r2
 8006562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800656c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006576:	4a04      	ldr	r2, [pc, #16]	; (8006588 <__NVIC_SetPriorityGrouping+0x44>)
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	60d3      	str	r3, [r2, #12]
}
 800657c:	bf00      	nop
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr
 8006588:	e000ed00 	.word	0xe000ed00

0800658c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006590:	4b04      	ldr	r3, [pc, #16]	; (80065a4 <__NVIC_GetPriorityGrouping+0x18>)
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	0a1b      	lsrs	r3, r3, #8
 8006596:	f003 0307 	and.w	r3, r3, #7
}
 800659a:	4618      	mov	r0, r3
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr
 80065a4:	e000ed00 	.word	0xe000ed00

080065a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	4603      	mov	r3, r0
 80065b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	db0b      	blt.n	80065d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	f003 021f 	and.w	r2, r3, #31
 80065c0:	4907      	ldr	r1, [pc, #28]	; (80065e0 <__NVIC_EnableIRQ+0x38>)
 80065c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065c6:	095b      	lsrs	r3, r3, #5
 80065c8:	2001      	movs	r0, #1
 80065ca:	fa00 f202 	lsl.w	r2, r0, r2
 80065ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80065d2:	bf00      	nop
 80065d4:	370c      	adds	r7, #12
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	e000e100 	.word	0xe000e100

080065e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	4603      	mov	r3, r0
 80065ec:	6039      	str	r1, [r7, #0]
 80065ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	db0a      	blt.n	800660e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	490c      	ldr	r1, [pc, #48]	; (8006630 <__NVIC_SetPriority+0x4c>)
 80065fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006602:	0112      	lsls	r2, r2, #4
 8006604:	b2d2      	uxtb	r2, r2
 8006606:	440b      	add	r3, r1
 8006608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800660c:	e00a      	b.n	8006624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	b2da      	uxtb	r2, r3
 8006612:	4908      	ldr	r1, [pc, #32]	; (8006634 <__NVIC_SetPriority+0x50>)
 8006614:	79fb      	ldrb	r3, [r7, #7]
 8006616:	f003 030f 	and.w	r3, r3, #15
 800661a:	3b04      	subs	r3, #4
 800661c:	0112      	lsls	r2, r2, #4
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	440b      	add	r3, r1
 8006622:	761a      	strb	r2, [r3, #24]
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	e000e100 	.word	0xe000e100
 8006634:	e000ed00 	.word	0xe000ed00

08006638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006638:	b480      	push	{r7}
 800663a:	b089      	sub	sp, #36	; 0x24
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f003 0307 	and.w	r3, r3, #7
 800664a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f1c3 0307 	rsb	r3, r3, #7
 8006652:	2b04      	cmp	r3, #4
 8006654:	bf28      	it	cs
 8006656:	2304      	movcs	r3, #4
 8006658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	3304      	adds	r3, #4
 800665e:	2b06      	cmp	r3, #6
 8006660:	d902      	bls.n	8006668 <NVIC_EncodePriority+0x30>
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	3b03      	subs	r3, #3
 8006666:	e000      	b.n	800666a <NVIC_EncodePriority+0x32>
 8006668:	2300      	movs	r3, #0
 800666a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800666c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	fa02 f303 	lsl.w	r3, r2, r3
 8006676:	43da      	mvns	r2, r3
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	401a      	ands	r2, r3
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006680:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	fa01 f303 	lsl.w	r3, r1, r3
 800668a:	43d9      	mvns	r1, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006690:	4313      	orrs	r3, r2
         );
}
 8006692:	4618      	mov	r0, r3
 8006694:	3724      	adds	r7, #36	; 0x24
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff ff4c 	bl	8006544 <__NVIC_SetPriorityGrouping>
}
 80066ac:	bf00      	nop
 80066ae:	3708      	adds	r7, #8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	4603      	mov	r3, r0
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
 80066c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066c6:	f7ff ff61 	bl	800658c <__NVIC_GetPriorityGrouping>
 80066ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	68b9      	ldr	r1, [r7, #8]
 80066d0:	6978      	ldr	r0, [r7, #20]
 80066d2:	f7ff ffb1 	bl	8006638 <NVIC_EncodePriority>
 80066d6:	4602      	mov	r2, r0
 80066d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066dc:	4611      	mov	r1, r2
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff ff80 	bl	80065e4 <__NVIC_SetPriority>
}
 80066e4:	bf00      	nop
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	4603      	mov	r3, r0
 80066f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7ff ff54 	bl	80065a8 <__NVIC_EnableIRQ>
}
 8006700:	bf00      	nop
 8006702:	3708      	adds	r7, #8
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b086      	sub	sp, #24
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006714:	f7ff fee8 	bl	80064e8 <HAL_GetTick>
 8006718:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e099      	b.n	8006858 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0201 	bic.w	r2, r2, #1
 8006742:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006744:	e00f      	b.n	8006766 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006746:	f7ff fecf 	bl	80064e8 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b05      	cmp	r3, #5
 8006752:	d908      	bls.n	8006766 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2203      	movs	r2, #3
 800675e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e078      	b.n	8006858 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e8      	bne.n	8006746 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	4b38      	ldr	r3, [pc, #224]	; (8006860 <HAL_DMA_Init+0x158>)
 8006780:	4013      	ands	r3, r2
 8006782:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006792:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800679e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a1b      	ldr	r3, [r3, #32]
 80067b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d107      	bne.n	80067d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c8:	4313      	orrs	r3, r2
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f023 0307 	bic.w	r3, r3, #7
 80067e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d117      	bne.n	800682a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	4313      	orrs	r3, r2
 8006802:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00e      	beq.n	800682a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 fb3d 	bl	8006e8c <DMA_CheckFifoParam>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d008      	beq.n	800682a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2240      	movs	r2, #64	; 0x40
 800681c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006826:	2301      	movs	r3, #1
 8006828:	e016      	b.n	8006858 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 faf4 	bl	8006e20 <DMA_CalcBaseAndBitshift>
 8006838:	4603      	mov	r3, r0
 800683a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006840:	223f      	movs	r2, #63	; 0x3f
 8006842:	409a      	lsls	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3718      	adds	r7, #24
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	f010803f 	.word	0xf010803f

08006864 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e050      	b.n	8006918 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b02      	cmp	r3, #2
 8006880:	d101      	bne.n	8006886 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006882:	2302      	movs	r3, #2
 8006884:	e048      	b.n	8006918 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0201 	bic.w	r2, r2, #1
 8006894:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2200      	movs	r2, #0
 80068a4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2200      	movs	r2, #0
 80068ac:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2200      	movs	r2, #0
 80068b4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2200      	movs	r2, #0
 80068bc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2221      	movs	r2, #33	; 0x21
 80068c4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 faaa 	bl	8006e20 <DMA_CalcBaseAndBitshift>
 80068cc:	4603      	mov	r3, r0
 80068ce:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068f8:	223f      	movs	r2, #63	; 0x3f
 80068fa:	409a      	lsls	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3710      	adds	r7, #16
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
 800692c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006936:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800693e:	2b01      	cmp	r3, #1
 8006940:	d101      	bne.n	8006946 <HAL_DMA_Start_IT+0x26>
 8006942:	2302      	movs	r3, #2
 8006944:	e040      	b.n	80069c8 <HAL_DMA_Start_IT+0xa8>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b01      	cmp	r3, #1
 8006958:	d12f      	bne.n	80069ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2202      	movs	r2, #2
 800695e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	68b9      	ldr	r1, [r7, #8]
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f000 fa28 	bl	8006dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006978:	223f      	movs	r2, #63	; 0x3f
 800697a:	409a      	lsls	r2, r3
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f042 0216 	orr.w	r2, r2, #22
 800698e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006994:	2b00      	cmp	r3, #0
 8006996:	d007      	beq.n	80069a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f042 0208 	orr.w	r2, r2, #8
 80069a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f042 0201 	orr.w	r2, r2, #1
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	e005      	b.n	80069c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80069c2:	2302      	movs	r3, #2
 80069c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80069c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3718      	adds	r7, #24
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80069de:	f7ff fd83 	bl	80064e8 <HAL_GetTick>
 80069e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d008      	beq.n	8006a02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2280      	movs	r2, #128	; 0x80
 80069f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e052      	b.n	8006aa8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f022 0216 	bic.w	r2, r2, #22
 8006a10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695a      	ldr	r2, [r3, #20]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d103      	bne.n	8006a32 <HAL_DMA_Abort+0x62>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0208 	bic.w	r2, r2, #8
 8006a40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0201 	bic.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a52:	e013      	b.n	8006a7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a54:	f7ff fd48 	bl	80064e8 <HAL_GetTick>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	2b05      	cmp	r3, #5
 8006a60:	d90c      	bls.n	8006a7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2203      	movs	r2, #3
 8006a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e015      	b.n	8006aa8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0301 	and.w	r3, r3, #1
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1e4      	bne.n	8006a54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a8e:	223f      	movs	r2, #63	; 0x3f
 8006a90:	409a      	lsls	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006abc:	4b92      	ldr	r3, [pc, #584]	; (8006d08 <HAL_DMA_IRQHandler+0x258>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a92      	ldr	r2, [pc, #584]	; (8006d0c <HAL_DMA_IRQHandler+0x25c>)
 8006ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac6:	0a9b      	lsrs	r3, r3, #10
 8006ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ada:	2208      	movs	r2, #8
 8006adc:	409a      	lsls	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d01a      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d013      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f022 0204 	bic.w	r2, r2, #4
 8006b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b08:	2208      	movs	r2, #8
 8006b0a:	409a      	lsls	r2, r3
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b14:	f043 0201 	orr.w	r2, r3, #1
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b20:	2201      	movs	r2, #1
 8006b22:	409a      	lsls	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4013      	ands	r3, r2
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d012      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00b      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b3e:	2201      	movs	r2, #1
 8006b40:	409a      	lsls	r2, r3
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b4a:	f043 0202 	orr.w	r2, r3, #2
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b56:	2204      	movs	r2, #4
 8006b58:	409a      	lsls	r2, r3
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d012      	beq.n	8006b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0302 	and.w	r3, r3, #2
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d00b      	beq.n	8006b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b74:	2204      	movs	r2, #4
 8006b76:	409a      	lsls	r2, r3
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b80:	f043 0204 	orr.w	r2, r3, #4
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b8c:	2210      	movs	r2, #16
 8006b8e:	409a      	lsls	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	4013      	ands	r3, r2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d043      	beq.n	8006c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0308 	and.w	r3, r3, #8
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d03c      	beq.n	8006c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006baa:	2210      	movs	r2, #16
 8006bac:	409a      	lsls	r2, r3
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d018      	beq.n	8006bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d108      	bne.n	8006be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d024      	beq.n	8006c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	4798      	blx	r3
 8006bde:	e01f      	b.n	8006c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d01b      	beq.n	8006c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	4798      	blx	r3
 8006bf0:	e016      	b.n	8006c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d107      	bne.n	8006c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 0208 	bic.w	r2, r2, #8
 8006c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d003      	beq.n	8006c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c24:	2220      	movs	r2, #32
 8006c26:	409a      	lsls	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f000 808e 	beq.w	8006d4e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0310 	and.w	r3, r3, #16
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 8086 	beq.w	8006d4e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c46:	2220      	movs	r2, #32
 8006c48:	409a      	lsls	r2, r3
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b05      	cmp	r3, #5
 8006c58:	d136      	bne.n	8006cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f022 0216 	bic.w	r2, r2, #22
 8006c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695a      	ldr	r2, [r3, #20]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d103      	bne.n	8006c8a <HAL_DMA_IRQHandler+0x1da>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d007      	beq.n	8006c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0208 	bic.w	r2, r2, #8
 8006c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9e:	223f      	movs	r2, #63	; 0x3f
 8006ca0:	409a      	lsls	r2, r3
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d07d      	beq.n	8006dba <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	4798      	blx	r3
        }
        return;
 8006cc6:	e078      	b.n	8006dba <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d01c      	beq.n	8006d10 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d108      	bne.n	8006cf6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d030      	beq.n	8006d4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	4798      	blx	r3
 8006cf4:	e02b      	b.n	8006d4e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d027      	beq.n	8006d4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	4798      	blx	r3
 8006d06:	e022      	b.n	8006d4e <HAL_DMA_IRQHandler+0x29e>
 8006d08:	20000038 	.word	0x20000038
 8006d0c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10f      	bne.n	8006d3e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0210 	bic.w	r2, r2, #16
 8006d2c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d003      	beq.n	8006d4e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d032      	beq.n	8006dbc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d022      	beq.n	8006da8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2205      	movs	r2, #5
 8006d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f022 0201 	bic.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	60bb      	str	r3, [r7, #8]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d307      	bcc.n	8006d96 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1f2      	bne.n	8006d7a <HAL_DMA_IRQHandler+0x2ca>
 8006d94:	e000      	b.n	8006d98 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006d96:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d005      	beq.n	8006dbc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	4798      	blx	r3
 8006db8:	e000      	b.n	8006dbc <HAL_DMA_IRQHandler+0x30c>
        return;
 8006dba:	bf00      	nop
    }
  }
}
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop

08006dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	2b40      	cmp	r3, #64	; 0x40
 8006df0:	d108      	bne.n	8006e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006e02:	e007      	b.n	8006e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	60da      	str	r2, [r3, #12]
}
 8006e14:	bf00      	nop
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	3b10      	subs	r3, #16
 8006e30:	4a14      	ldr	r2, [pc, #80]	; (8006e84 <DMA_CalcBaseAndBitshift+0x64>)
 8006e32:	fba2 2303 	umull	r2, r3, r2, r3
 8006e36:	091b      	lsrs	r3, r3, #4
 8006e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006e3a:	4a13      	ldr	r2, [pc, #76]	; (8006e88 <DMA_CalcBaseAndBitshift+0x68>)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4413      	add	r3, r2
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	461a      	mov	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2b03      	cmp	r3, #3
 8006e4c:	d909      	bls.n	8006e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	1d1a      	adds	r2, r3, #4
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8006e60:	e007      	b.n	8006e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	aaaaaaab 	.word	0xaaaaaaab
 8006e88:	0800d4a8 	.word	0x0800d4a8

08006e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d11f      	bne.n	8006ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2b03      	cmp	r3, #3
 8006eaa:	d855      	bhi.n	8006f58 <DMA_CheckFifoParam+0xcc>
 8006eac:	a201      	add	r2, pc, #4	; (adr r2, 8006eb4 <DMA_CheckFifoParam+0x28>)
 8006eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb2:	bf00      	nop
 8006eb4:	08006ec5 	.word	0x08006ec5
 8006eb8:	08006ed7 	.word	0x08006ed7
 8006ebc:	08006ec5 	.word	0x08006ec5
 8006ec0:	08006f59 	.word	0x08006f59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d045      	beq.n	8006f5c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ed4:	e042      	b.n	8006f5c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006ede:	d13f      	bne.n	8006f60 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ee4:	e03c      	b.n	8006f60 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eee:	d121      	bne.n	8006f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b03      	cmp	r3, #3
 8006ef4:	d836      	bhi.n	8006f64 <DMA_CheckFifoParam+0xd8>
 8006ef6:	a201      	add	r2, pc, #4	; (adr r2, 8006efc <DMA_CheckFifoParam+0x70>)
 8006ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efc:	08006f0d 	.word	0x08006f0d
 8006f00:	08006f13 	.word	0x08006f13
 8006f04:	08006f0d 	.word	0x08006f0d
 8006f08:	08006f25 	.word	0x08006f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f10:	e02f      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d024      	beq.n	8006f68 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f22:	e021      	b.n	8006f68 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f2c:	d11e      	bne.n	8006f6c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006f32:	e01b      	b.n	8006f6c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d902      	bls.n	8006f40 <DMA_CheckFifoParam+0xb4>
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d003      	beq.n	8006f46 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006f3e:	e018      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	73fb      	strb	r3, [r7, #15]
      break;
 8006f44:	e015      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00e      	beq.n	8006f70 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	73fb      	strb	r3, [r7, #15]
      break;
 8006f56:	e00b      	b.n	8006f70 <DMA_CheckFifoParam+0xe4>
      break;
 8006f58:	bf00      	nop
 8006f5a:	e00a      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;
 8006f5c:	bf00      	nop
 8006f5e:	e008      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;
 8006f60:	bf00      	nop
 8006f62:	e006      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;
 8006f64:	bf00      	nop
 8006f66:	e004      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;
 8006f68:	bf00      	nop
 8006f6a:	e002      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;   
 8006f6c:	bf00      	nop
 8006f6e:	e000      	b.n	8006f72 <DMA_CheckFifoParam+0xe6>
      break;
 8006f70:	bf00      	nop
    }
  } 
  
  return status; 
 8006f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b089      	sub	sp, #36	; 0x24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f96:	2300      	movs	r3, #0
 8006f98:	61fb      	str	r3, [r7, #28]
 8006f9a:	e16b      	b.n	8007274 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	4013      	ands	r3, r2
 8006fae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	f040 815a 	bne.w	800726e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d00b      	beq.n	8006fda <HAL_GPIO_Init+0x5a>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d007      	beq.n	8006fda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fce:	2b11      	cmp	r3, #17
 8006fd0:	d003      	beq.n	8006fda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	2b12      	cmp	r3, #18
 8006fd8:	d130      	bne.n	800703c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	2203      	movs	r2, #3
 8006fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fea:	43db      	mvns	r3, r3
 8006fec:	69ba      	ldr	r2, [r7, #24]
 8006fee:	4013      	ands	r3, r2
 8006ff0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68da      	ldr	r2, [r3, #12]
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	69ba      	ldr	r2, [r7, #24]
 8007000:	4313      	orrs	r3, r2
 8007002:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007010:	2201      	movs	r2, #1
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	fa02 f303 	lsl.w	r3, r2, r3
 8007018:	43db      	mvns	r3, r3
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	4013      	ands	r3, r2
 800701e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	091b      	lsrs	r3, r3, #4
 8007026:	f003 0201 	and.w	r2, r3, #1
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	4313      	orrs	r3, r2
 8007034:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	69ba      	ldr	r2, [r7, #24]
 800703a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	005b      	lsls	r3, r3, #1
 8007046:	2203      	movs	r2, #3
 8007048:	fa02 f303 	lsl.w	r3, r2, r3
 800704c:	43db      	mvns	r3, r3
 800704e:	69ba      	ldr	r2, [r7, #24]
 8007050:	4013      	ands	r3, r2
 8007052:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	689a      	ldr	r2, [r3, #8]
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	005b      	lsls	r3, r3, #1
 800705c:	fa02 f303 	lsl.w	r3, r2, r3
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	4313      	orrs	r3, r2
 8007064:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	2b02      	cmp	r3, #2
 8007072:	d003      	beq.n	800707c <HAL_GPIO_Init+0xfc>
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	2b12      	cmp	r3, #18
 800707a:	d123      	bne.n	80070c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	08da      	lsrs	r2, r3, #3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	3208      	adds	r2, #8
 8007084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007088:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	f003 0307 	and.w	r3, r3, #7
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	220f      	movs	r2, #15
 8007094:	fa02 f303 	lsl.w	r3, r2, r3
 8007098:	43db      	mvns	r3, r3
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	4013      	ands	r3, r2
 800709e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	691a      	ldr	r2, [r3, #16]
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	f003 0307 	and.w	r3, r3, #7
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	fa02 f303 	lsl.w	r3, r2, r3
 80070b0:	69ba      	ldr	r2, [r7, #24]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	08da      	lsrs	r2, r3, #3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	3208      	adds	r2, #8
 80070be:	69b9      	ldr	r1, [r7, #24]
 80070c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	2203      	movs	r2, #3
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	43db      	mvns	r3, r3
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	4013      	ands	r3, r2
 80070da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f003 0203 	and.w	r2, r3, #3
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	005b      	lsls	r3, r3, #1
 80070e8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ec:	69ba      	ldr	r2, [r7, #24]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	69ba      	ldr	r2, [r7, #24]
 80070f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80b4 	beq.w	800726e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007106:	2300      	movs	r3, #0
 8007108:	60fb      	str	r3, [r7, #12]
 800710a:	4b5f      	ldr	r3, [pc, #380]	; (8007288 <HAL_GPIO_Init+0x308>)
 800710c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710e:	4a5e      	ldr	r2, [pc, #376]	; (8007288 <HAL_GPIO_Init+0x308>)
 8007110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007114:	6453      	str	r3, [r2, #68]	; 0x44
 8007116:	4b5c      	ldr	r3, [pc, #368]	; (8007288 <HAL_GPIO_Init+0x308>)
 8007118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800711e:	60fb      	str	r3, [r7, #12]
 8007120:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007122:	4a5a      	ldr	r2, [pc, #360]	; (800728c <HAL_GPIO_Init+0x30c>)
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	089b      	lsrs	r3, r3, #2
 8007128:	3302      	adds	r3, #2
 800712a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800712e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	f003 0303 	and.w	r3, r3, #3
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	220f      	movs	r2, #15
 800713a:	fa02 f303 	lsl.w	r3, r2, r3
 800713e:	43db      	mvns	r3, r3
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	4013      	ands	r3, r2
 8007144:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a51      	ldr	r2, [pc, #324]	; (8007290 <HAL_GPIO_Init+0x310>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d02b      	beq.n	80071a6 <HAL_GPIO_Init+0x226>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a50      	ldr	r2, [pc, #320]	; (8007294 <HAL_GPIO_Init+0x314>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d025      	beq.n	80071a2 <HAL_GPIO_Init+0x222>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a4f      	ldr	r2, [pc, #316]	; (8007298 <HAL_GPIO_Init+0x318>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d01f      	beq.n	800719e <HAL_GPIO_Init+0x21e>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a4e      	ldr	r2, [pc, #312]	; (800729c <HAL_GPIO_Init+0x31c>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d019      	beq.n	800719a <HAL_GPIO_Init+0x21a>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a4d      	ldr	r2, [pc, #308]	; (80072a0 <HAL_GPIO_Init+0x320>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d013      	beq.n	8007196 <HAL_GPIO_Init+0x216>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a4c      	ldr	r2, [pc, #304]	; (80072a4 <HAL_GPIO_Init+0x324>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d00d      	beq.n	8007192 <HAL_GPIO_Init+0x212>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a4b      	ldr	r2, [pc, #300]	; (80072a8 <HAL_GPIO_Init+0x328>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d007      	beq.n	800718e <HAL_GPIO_Init+0x20e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a4a      	ldr	r2, [pc, #296]	; (80072ac <HAL_GPIO_Init+0x32c>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d101      	bne.n	800718a <HAL_GPIO_Init+0x20a>
 8007186:	2307      	movs	r3, #7
 8007188:	e00e      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 800718a:	2308      	movs	r3, #8
 800718c:	e00c      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 800718e:	2306      	movs	r3, #6
 8007190:	e00a      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 8007192:	2305      	movs	r3, #5
 8007194:	e008      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 8007196:	2304      	movs	r3, #4
 8007198:	e006      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 800719a:	2303      	movs	r3, #3
 800719c:	e004      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 800719e:	2302      	movs	r3, #2
 80071a0:	e002      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 80071a2:	2301      	movs	r3, #1
 80071a4:	e000      	b.n	80071a8 <HAL_GPIO_Init+0x228>
 80071a6:	2300      	movs	r3, #0
 80071a8:	69fa      	ldr	r2, [r7, #28]
 80071aa:	f002 0203 	and.w	r2, r2, #3
 80071ae:	0092      	lsls	r2, r2, #2
 80071b0:	4093      	lsls	r3, r2
 80071b2:	69ba      	ldr	r2, [r7, #24]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071b8:	4934      	ldr	r1, [pc, #208]	; (800728c <HAL_GPIO_Init+0x30c>)
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	089b      	lsrs	r3, r3, #2
 80071be:	3302      	adds	r3, #2
 80071c0:	69ba      	ldr	r2, [r7, #24]
 80071c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071c6:	4b3a      	ldr	r3, [pc, #232]	; (80072b0 <HAL_GPIO_Init+0x330>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	43db      	mvns	r3, r3
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	4013      	ands	r3, r2
 80071d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80071e2:	69ba      	ldr	r2, [r7, #24]
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071ea:	4a31      	ldr	r2, [pc, #196]	; (80072b0 <HAL_GPIO_Init+0x330>)
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80071f0:	4b2f      	ldr	r3, [pc, #188]	; (80072b0 <HAL_GPIO_Init+0x330>)
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	43db      	mvns	r3, r3
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	4013      	ands	r3, r2
 80071fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d003      	beq.n	8007214 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800720c:	69ba      	ldr	r2, [r7, #24]
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	4313      	orrs	r3, r2
 8007212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007214:	4a26      	ldr	r2, [pc, #152]	; (80072b0 <HAL_GPIO_Init+0x330>)
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800721a:	4b25      	ldr	r3, [pc, #148]	; (80072b0 <HAL_GPIO_Init+0x330>)
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	43db      	mvns	r3, r3
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	4013      	ands	r3, r2
 8007228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d003      	beq.n	800723e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	4313      	orrs	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800723e:	4a1c      	ldr	r2, [pc, #112]	; (80072b0 <HAL_GPIO_Init+0x330>)
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007244:	4b1a      	ldr	r3, [pc, #104]	; (80072b0 <HAL_GPIO_Init+0x330>)
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	43db      	mvns	r3, r3
 800724e:	69ba      	ldr	r2, [r7, #24]
 8007250:	4013      	ands	r3, r2
 8007252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d003      	beq.n	8007268 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	4313      	orrs	r3, r2
 8007266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007268:	4a11      	ldr	r2, [pc, #68]	; (80072b0 <HAL_GPIO_Init+0x330>)
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800726e:	69fb      	ldr	r3, [r7, #28]
 8007270:	3301      	adds	r3, #1
 8007272:	61fb      	str	r3, [r7, #28]
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	2b0f      	cmp	r3, #15
 8007278:	f67f ae90 	bls.w	8006f9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800727c:	bf00      	nop
 800727e:	3724      	adds	r7, #36	; 0x24
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr
 8007288:	40023800 	.word	0x40023800
 800728c:	40013800 	.word	0x40013800
 8007290:	40020000 	.word	0x40020000
 8007294:	40020400 	.word	0x40020400
 8007298:	40020800 	.word	0x40020800
 800729c:	40020c00 	.word	0x40020c00
 80072a0:	40021000 	.word	0x40021000
 80072a4:	40021400 	.word	0x40021400
 80072a8:	40021800 	.word	0x40021800
 80072ac:	40021c00 	.word	0x40021c00
 80072b0:	40013c00 	.word	0x40013c00

080072b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b087      	sub	sp, #28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80072be:	2300      	movs	r3, #0
 80072c0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80072c2:	2300      	movs	r3, #0
 80072c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80072c6:	2300      	movs	r3, #0
 80072c8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072ca:	2300      	movs	r3, #0
 80072cc:	617b      	str	r3, [r7, #20]
 80072ce:	e0cd      	b.n	800746c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80072d0:	2201      	movs	r2, #1
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	fa02 f303 	lsl.w	r3, r2, r3
 80072d8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	4013      	ands	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	f040 80bd 	bne.w	8007466 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80072ec:	4a64      	ldr	r2, [pc, #400]	; (8007480 <HAL_GPIO_DeInit+0x1cc>)
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	089b      	lsrs	r3, r3, #2
 80072f2:	3302      	adds	r3, #2
 80072f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072f8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f003 0303 	and.w	r3, r3, #3
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	220f      	movs	r2, #15
 8007304:	fa02 f303 	lsl.w	r3, r2, r3
 8007308:	68ba      	ldr	r2, [r7, #8]
 800730a:	4013      	ands	r3, r2
 800730c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a5c      	ldr	r2, [pc, #368]	; (8007484 <HAL_GPIO_DeInit+0x1d0>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d02b      	beq.n	800736e <HAL_GPIO_DeInit+0xba>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a5b      	ldr	r2, [pc, #364]	; (8007488 <HAL_GPIO_DeInit+0x1d4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d025      	beq.n	800736a <HAL_GPIO_DeInit+0xb6>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a5a      	ldr	r2, [pc, #360]	; (800748c <HAL_GPIO_DeInit+0x1d8>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d01f      	beq.n	8007366 <HAL_GPIO_DeInit+0xb2>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a59      	ldr	r2, [pc, #356]	; (8007490 <HAL_GPIO_DeInit+0x1dc>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d019      	beq.n	8007362 <HAL_GPIO_DeInit+0xae>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a58      	ldr	r2, [pc, #352]	; (8007494 <HAL_GPIO_DeInit+0x1e0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d013      	beq.n	800735e <HAL_GPIO_DeInit+0xaa>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a57      	ldr	r2, [pc, #348]	; (8007498 <HAL_GPIO_DeInit+0x1e4>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d00d      	beq.n	800735a <HAL_GPIO_DeInit+0xa6>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a56      	ldr	r2, [pc, #344]	; (800749c <HAL_GPIO_DeInit+0x1e8>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d007      	beq.n	8007356 <HAL_GPIO_DeInit+0xa2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a55      	ldr	r2, [pc, #340]	; (80074a0 <HAL_GPIO_DeInit+0x1ec>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d101      	bne.n	8007352 <HAL_GPIO_DeInit+0x9e>
 800734e:	2307      	movs	r3, #7
 8007350:	e00e      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 8007352:	2308      	movs	r3, #8
 8007354:	e00c      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 8007356:	2306      	movs	r3, #6
 8007358:	e00a      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 800735a:	2305      	movs	r3, #5
 800735c:	e008      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 800735e:	2304      	movs	r3, #4
 8007360:	e006      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 8007362:	2303      	movs	r3, #3
 8007364:	e004      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 8007366:	2302      	movs	r3, #2
 8007368:	e002      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 800736a:	2301      	movs	r3, #1
 800736c:	e000      	b.n	8007370 <HAL_GPIO_DeInit+0xbc>
 800736e:	2300      	movs	r3, #0
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	f002 0203 	and.w	r2, r2, #3
 8007376:	0092      	lsls	r2, r2, #2
 8007378:	4093      	lsls	r3, r2
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	429a      	cmp	r2, r3
 800737e:	d132      	bne.n	80073e6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007380:	4b48      	ldr	r3, [pc, #288]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	43db      	mvns	r3, r3
 8007388:	4946      	ldr	r1, [pc, #280]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 800738a:	4013      	ands	r3, r2
 800738c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800738e:	4b45      	ldr	r3, [pc, #276]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 8007390:	685a      	ldr	r2, [r3, #4]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	43db      	mvns	r3, r3
 8007396:	4943      	ldr	r1, [pc, #268]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 8007398:	4013      	ands	r3, r2
 800739a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800739c:	4b41      	ldr	r3, [pc, #260]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	43db      	mvns	r3, r3
 80073a4:	493f      	ldr	r1, [pc, #252]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 80073a6:	4013      	ands	r3, r2
 80073a8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80073aa:	4b3e      	ldr	r3, [pc, #248]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 80073ac:	68da      	ldr	r2, [r3, #12]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	43db      	mvns	r3, r3
 80073b2:	493c      	ldr	r1, [pc, #240]	; (80074a4 <HAL_GPIO_DeInit+0x1f0>)
 80073b4:	4013      	ands	r3, r2
 80073b6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	220f      	movs	r2, #15
 80073c2:	fa02 f303 	lsl.w	r3, r2, r3
 80073c6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80073c8:	4a2d      	ldr	r2, [pc, #180]	; (8007480 <HAL_GPIO_DeInit+0x1cc>)
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	089b      	lsrs	r3, r3, #2
 80073ce:	3302      	adds	r3, #2
 80073d0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	43da      	mvns	r2, r3
 80073d8:	4829      	ldr	r0, [pc, #164]	; (8007480 <HAL_GPIO_DeInit+0x1cc>)
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	089b      	lsrs	r3, r3, #2
 80073de:	400a      	ands	r2, r1
 80073e0:	3302      	adds	r3, #2
 80073e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	005b      	lsls	r3, r3, #1
 80073ee:	2103      	movs	r1, #3
 80073f0:	fa01 f303 	lsl.w	r3, r1, r3
 80073f4:	43db      	mvns	r3, r3
 80073f6:	401a      	ands	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	08da      	lsrs	r2, r3, #3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	3208      	adds	r2, #8
 8007404:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	f003 0307 	and.w	r3, r3, #7
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	220f      	movs	r2, #15
 8007412:	fa02 f303 	lsl.w	r3, r2, r3
 8007416:	43db      	mvns	r3, r3
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	08d2      	lsrs	r2, r2, #3
 800741c:	4019      	ands	r1, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	3208      	adds	r2, #8
 8007422:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	68da      	ldr	r2, [r3, #12]
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	2103      	movs	r1, #3
 8007430:	fa01 f303 	lsl.w	r3, r1, r3
 8007434:	43db      	mvns	r3, r3
 8007436:	401a      	ands	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	2101      	movs	r1, #1
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	fa01 f303 	lsl.w	r3, r1, r3
 8007448:	43db      	mvns	r3, r3
 800744a:	401a      	ands	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	005b      	lsls	r3, r3, #1
 8007458:	2103      	movs	r1, #3
 800745a:	fa01 f303 	lsl.w	r3, r1, r3
 800745e:	43db      	mvns	r3, r3
 8007460:	401a      	ands	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	3301      	adds	r3, #1
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2b0f      	cmp	r3, #15
 8007470:	f67f af2e 	bls.w	80072d0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007474:	bf00      	nop
 8007476:	371c      	adds	r7, #28
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	40013800 	.word	0x40013800
 8007484:	40020000 	.word	0x40020000
 8007488:	40020400 	.word	0x40020400
 800748c:	40020800 	.word	0x40020800
 8007490:	40020c00 	.word	0x40020c00
 8007494:	40021000 	.word	0x40021000
 8007498:	40021400 	.word	0x40021400
 800749c:	40021800 	.word	0x40021800
 80074a0:	40021c00 	.word	0x40021c00
 80074a4:	40013c00 	.word	0x40013c00

080074a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	460b      	mov	r3, r1
 80074b2:	807b      	strh	r3, [r7, #2]
 80074b4:	4613      	mov	r3, r2
 80074b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80074b8:	787b      	ldrb	r3, [r7, #1]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d003      	beq.n	80074c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80074be:	887a      	ldrh	r2, [r7, #2]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80074c4:	e003      	b.n	80074ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80074c6:	887b      	ldrh	r3, [r7, #2]
 80074c8:	041a      	lsls	r2, r3, #16
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	619a      	str	r2, [r3, #24]
}
 80074ce:	bf00      	nop
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr

080074da <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80074da:	b480      	push	{r7}
 80074dc:	b083      	sub	sp, #12
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
 80074e2:	460b      	mov	r3, r1
 80074e4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	695a      	ldr	r2, [r3, #20]
 80074ea:	887b      	ldrh	r3, [r7, #2]
 80074ec:	401a      	ands	r2, r3
 80074ee:	887b      	ldrh	r3, [r7, #2]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d104      	bne.n	80074fe <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80074f4:	887b      	ldrh	r3, [r7, #2]
 80074f6:	041a      	lsls	r2, r3, #16
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80074fc:	e002      	b.n	8007504 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80074fe:	887a      	ldrh	r2, [r7, #2]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	619a      	str	r2, [r3, #24]
}
 8007504:	bf00      	nop
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	4603      	mov	r3, r0
 8007518:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800751a:	4b08      	ldr	r3, [pc, #32]	; (800753c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800751c:	695a      	ldr	r2, [r3, #20]
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	4013      	ands	r3, r2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d006      	beq.n	8007534 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007526:	4a05      	ldr	r2, [pc, #20]	; (800753c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007528:	88fb      	ldrh	r3, [r7, #6]
 800752a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800752c:	88fb      	ldrh	r3, [r7, #6]
 800752e:	4618      	mov	r0, r3
 8007530:	f7fd fe26 	bl	8005180 <HAL_GPIO_EXTI_Callback>
  }
}
 8007534:	bf00      	nop
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	40013c00 	.word	0x40013c00

08007540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e11f      	b.n	8007792 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fe fa1e 	bl	80059a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2224      	movs	r2, #36	; 0x24
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0201 	bic.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80075a4:	f002 fc98 	bl	8009ed8 <HAL_RCC_GetPCLK1Freq>
 80075a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	4a7b      	ldr	r2, [pc, #492]	; (800779c <HAL_I2C_Init+0x25c>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d807      	bhi.n	80075c4 <HAL_I2C_Init+0x84>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a7a      	ldr	r2, [pc, #488]	; (80077a0 <HAL_I2C_Init+0x260>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	bf94      	ite	ls
 80075bc:	2301      	movls	r3, #1
 80075be:	2300      	movhi	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	e006      	b.n	80075d2 <HAL_I2C_Init+0x92>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	4a77      	ldr	r2, [pc, #476]	; (80077a4 <HAL_I2C_Init+0x264>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	bf94      	ite	ls
 80075cc:	2301      	movls	r3, #1
 80075ce:	2300      	movhi	r3, #0
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e0db      	b.n	8007792 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	4a72      	ldr	r2, [pc, #456]	; (80077a8 <HAL_I2C_Init+0x268>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	0c9b      	lsrs	r3, r3, #18
 80075e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	4a64      	ldr	r2, [pc, #400]	; (800779c <HAL_I2C_Init+0x25c>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d802      	bhi.n	8007614 <HAL_I2C_Init+0xd4>
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	3301      	adds	r3, #1
 8007612:	e009      	b.n	8007628 <HAL_I2C_Init+0xe8>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800761a:	fb02 f303 	mul.w	r3, r2, r3
 800761e:	4a63      	ldr	r2, [pc, #396]	; (80077ac <HAL_I2C_Init+0x26c>)
 8007620:	fba2 2303 	umull	r2, r3, r2, r3
 8007624:	099b      	lsrs	r3, r3, #6
 8007626:	3301      	adds	r3, #1
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	6812      	ldr	r2, [r2, #0]
 800762c:	430b      	orrs	r3, r1
 800762e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800763a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	4956      	ldr	r1, [pc, #344]	; (800779c <HAL_I2C_Init+0x25c>)
 8007644:	428b      	cmp	r3, r1
 8007646:	d80d      	bhi.n	8007664 <HAL_I2C_Init+0x124>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	1e59      	subs	r1, r3, #1
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	fbb1 f3f3 	udiv	r3, r1, r3
 8007656:	3301      	adds	r3, #1
 8007658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800765c:	2b04      	cmp	r3, #4
 800765e:	bf38      	it	cc
 8007660:	2304      	movcc	r3, #4
 8007662:	e04f      	b.n	8007704 <HAL_I2C_Init+0x1c4>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d111      	bne.n	8007690 <HAL_I2C_Init+0x150>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	1e58      	subs	r0, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6859      	ldr	r1, [r3, #4]
 8007674:	460b      	mov	r3, r1
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	440b      	add	r3, r1
 800767a:	fbb0 f3f3 	udiv	r3, r0, r3
 800767e:	3301      	adds	r3, #1
 8007680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007684:	2b00      	cmp	r3, #0
 8007686:	bf0c      	ite	eq
 8007688:	2301      	moveq	r3, #1
 800768a:	2300      	movne	r3, #0
 800768c:	b2db      	uxtb	r3, r3
 800768e:	e012      	b.n	80076b6 <HAL_I2C_Init+0x176>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	1e58      	subs	r0, r3, #1
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6859      	ldr	r1, [r3, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	440b      	add	r3, r1
 800769e:	0099      	lsls	r1, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80076a6:	3301      	adds	r3, #1
 80076a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	bf0c      	ite	eq
 80076b0:	2301      	moveq	r3, #1
 80076b2:	2300      	movne	r3, #0
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <HAL_I2C_Init+0x17e>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e022      	b.n	8007704 <HAL_I2C_Init+0x1c4>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10e      	bne.n	80076e4 <HAL_I2C_Init+0x1a4>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	1e58      	subs	r0, r3, #1
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6859      	ldr	r1, [r3, #4]
 80076ce:	460b      	mov	r3, r1
 80076d0:	005b      	lsls	r3, r3, #1
 80076d2:	440b      	add	r3, r1
 80076d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80076d8:	3301      	adds	r3, #1
 80076da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076e2:	e00f      	b.n	8007704 <HAL_I2C_Init+0x1c4>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	1e58      	subs	r0, r3, #1
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6859      	ldr	r1, [r3, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	440b      	add	r3, r1
 80076f2:	0099      	lsls	r1, r3, #2
 80076f4:	440b      	add	r3, r1
 80076f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80076fa:	3301      	adds	r3, #1
 80076fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007700:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007704:	6879      	ldr	r1, [r7, #4]
 8007706:	6809      	ldr	r1, [r1, #0]
 8007708:	4313      	orrs	r3, r2
 800770a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	69da      	ldr	r2, [r3, #28]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a1b      	ldr	r3, [r3, #32]
 800771e:	431a      	orrs	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007732:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	6911      	ldr	r1, [r2, #16]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68d2      	ldr	r2, [r2, #12]
 800773e:	4311      	orrs	r1, r2
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	430b      	orrs	r3, r1
 8007746:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	695a      	ldr	r2, [r3, #20]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	431a      	orrs	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0201 	orr.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2220      	movs	r2, #32
 800777e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	000186a0 	.word	0x000186a0
 80077a0:	001e847f 	.word	0x001e847f
 80077a4:	003d08ff 	.word	0x003d08ff
 80077a8:	431bde83 	.word	0x431bde83
 80077ac:	10624dd3 	.word	0x10624dd3

080077b0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d101      	bne.n	80077c2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e021      	b.n	8007806 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2224      	movs	r2, #36	; 0x24
 80077c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f022 0201 	bic.w	r2, r2, #1
 80077d8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7fe f92c 	bl	8005a38 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
	...

08007810 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b088      	sub	sp, #32
 8007814:	af02      	add	r7, sp, #8
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	4608      	mov	r0, r1
 800781a:	4611      	mov	r1, r2
 800781c:	461a      	mov	r2, r3
 800781e:	4603      	mov	r3, r0
 8007820:	817b      	strh	r3, [r7, #10]
 8007822:	460b      	mov	r3, r1
 8007824:	813b      	strh	r3, [r7, #8]
 8007826:	4613      	mov	r3, r2
 8007828:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800782a:	f7fe fe5d 	bl	80064e8 <HAL_GetTick>
 800782e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b20      	cmp	r3, #32
 800783a:	f040 80d9 	bne.w	80079f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	2319      	movs	r3, #25
 8007844:	2201      	movs	r2, #1
 8007846:	496d      	ldr	r1, [pc, #436]	; (80079fc <HAL_I2C_Mem_Write+0x1ec>)
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 fc8d 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007854:	2302      	movs	r3, #2
 8007856:	e0cc      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800785e:	2b01      	cmp	r3, #1
 8007860:	d101      	bne.n	8007866 <HAL_I2C_Mem_Write+0x56>
 8007862:	2302      	movs	r3, #2
 8007864:	e0c5      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b01      	cmp	r3, #1
 800787a:	d007      	beq.n	800788c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f042 0201 	orr.w	r2, r2, #1
 800788a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800789a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2221      	movs	r2, #33	; 0x21
 80078a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2240      	movs	r2, #64	; 0x40
 80078a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6a3a      	ldr	r2, [r7, #32]
 80078b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80078bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	4a4d      	ldr	r2, [pc, #308]	; (8007a00 <HAL_I2C_Mem_Write+0x1f0>)
 80078cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078ce:	88f8      	ldrh	r0, [r7, #6]
 80078d0:	893a      	ldrh	r2, [r7, #8]
 80078d2:	8979      	ldrh	r1, [r7, #10]
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	9301      	str	r3, [sp, #4]
 80078d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	4603      	mov	r3, r0
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f000 fac4 	bl	8007e6c <I2C_RequestMemoryWrite>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d052      	beq.n	8007990 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e081      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f000 fd0e 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00d      	beq.n	800791a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007902:	2b04      	cmp	r3, #4
 8007904:	d107      	bne.n	8007916 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007914:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e06b      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	781a      	ldrb	r2, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792a:	1c5a      	adds	r2, r3, #1
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007934:	3b01      	subs	r3, #1
 8007936:	b29a      	uxth	r2, r3
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007940:	b29b      	uxth	r3, r3
 8007942:	3b01      	subs	r3, #1
 8007944:	b29a      	uxth	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b04      	cmp	r3, #4
 8007956:	d11b      	bne.n	8007990 <HAL_I2C_Mem_Write+0x180>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800795c:	2b00      	cmp	r3, #0
 800795e:	d017      	beq.n	8007990 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007964:	781a      	ldrb	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800797a:	3b01      	subs	r3, #1
 800797c:	b29a      	uxth	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	b29a      	uxth	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1aa      	bne.n	80078ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f000 fcfa 	bl	8008396 <I2C_WaitOnBTFFlagUntilTimeout>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00d      	beq.n	80079c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d107      	bne.n	80079c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e016      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2220      	movs	r2, #32
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80079ec:	2300      	movs	r3, #0
 80079ee:	e000      	b.n	80079f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80079f0:	2302      	movs	r3, #2
  }
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	00100002 	.word	0x00100002
 8007a00:	ffff0000 	.word	0xffff0000

08007a04 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b08c      	sub	sp, #48	; 0x30
 8007a08:	af02      	add	r7, sp, #8
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	4611      	mov	r1, r2
 8007a10:	461a      	mov	r2, r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	817b      	strh	r3, [r7, #10]
 8007a16:	460b      	mov	r3, r1
 8007a18:	813b      	strh	r3, [r7, #8]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007a1e:	f7fe fd63 	bl	80064e8 <HAL_GetTick>
 8007a22:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b20      	cmp	r3, #32
 8007a2e:	f040 8208 	bne.w	8007e42 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	2319      	movs	r3, #25
 8007a38:	2201      	movs	r2, #1
 8007a3a:	497b      	ldr	r1, [pc, #492]	; (8007c28 <HAL_I2C_Mem_Read+0x224>)
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 fb93 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007a48:	2302      	movs	r3, #2
 8007a4a:	e1fb      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d101      	bne.n	8007a5a <HAL_I2C_Mem_Read+0x56>
 8007a56:	2302      	movs	r3, #2
 8007a58:	e1f4      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d007      	beq.n	8007a80 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f042 0201 	orr.w	r2, r2, #1
 8007a7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2222      	movs	r2, #34	; 0x22
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2240      	movs	r2, #64	; 0x40
 8007a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aaa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4a5b      	ldr	r2, [pc, #364]	; (8007c2c <HAL_I2C_Mem_Read+0x228>)
 8007ac0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ac2:	88f8      	ldrh	r0, [r7, #6]
 8007ac4:	893a      	ldrh	r2, [r7, #8]
 8007ac6:	8979      	ldrh	r1, [r7, #10]
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aca:	9301      	str	r3, [sp, #4]
 8007acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ace:	9300      	str	r3, [sp, #0]
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fa60 	bl	8007f98 <I2C_RequestMemoryRead>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d001      	beq.n	8007ae2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e1b0      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d113      	bne.n	8007b12 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aea:	2300      	movs	r3, #0
 8007aec:	623b      	str	r3, [r7, #32]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	623b      	str	r3, [r7, #32]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	623b      	str	r3, [r7, #32]
 8007afe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	e184      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d11b      	bne.n	8007b52 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	61fb      	str	r3, [r7, #28]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	61fb      	str	r3, [r7, #28]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	61fb      	str	r3, [r7, #28]
 8007b3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	e164      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d11b      	bne.n	8007b92 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b68:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	61bb      	str	r3, [r7, #24]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	695b      	ldr	r3, [r3, #20]
 8007b84:	61bb      	str	r3, [r7, #24]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	699b      	ldr	r3, [r3, #24]
 8007b8c:	61bb      	str	r3, [r7, #24]
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	e144      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b92:	2300      	movs	r3, #0
 8007b94:	617b      	str	r3, [r7, #20]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	617b      	str	r3, [r7, #20]
 8007ba6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007ba8:	e138      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bae:	2b03      	cmp	r3, #3
 8007bb0:	f200 80f1 	bhi.w	8007d96 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d123      	bne.n	8007c04 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f000 fc29 	bl	8008418 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e139      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	691a      	ldr	r2, [r3, #16]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bda:	b2d2      	uxtb	r2, r2
 8007bdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be2:	1c5a      	adds	r2, r3, #1
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	3b01      	subs	r3, #1
 8007bfc:	b29a      	uxth	r2, r3
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c02:	e10b      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c08:	2b02      	cmp	r3, #2
 8007c0a:	d14e      	bne.n	8007caa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c12:	2200      	movs	r2, #0
 8007c14:	4906      	ldr	r1, [pc, #24]	; (8007c30 <HAL_I2C_Mem_Read+0x22c>)
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 faa6 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e10e      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
 8007c26:	bf00      	nop
 8007c28:	00100002 	.word	0x00100002
 8007c2c:	ffff0000 	.word	0xffff0000
 8007c30:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	691a      	ldr	r2, [r3, #16]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4e:	b2d2      	uxtb	r2, r2
 8007c50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c56:	1c5a      	adds	r2, r3, #1
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c60:	3b01      	subs	r3, #1
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	691a      	ldr	r2, [r3, #16]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c80:	b2d2      	uxtb	r2, r2
 8007c82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ca8:	e0b8      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	9300      	str	r3, [sp, #0]
 8007cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	4966      	ldr	r1, [pc, #408]	; (8007e4c <HAL_I2C_Mem_Read+0x448>)
 8007cb4:	68f8      	ldr	r0, [r7, #12]
 8007cb6:	f000 fa57 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e0bf      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	691a      	ldr	r2, [r3, #16]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cde:	b2d2      	uxtb	r2, r2
 8007ce0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce6:	1c5a      	adds	r2, r3, #1
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	b29a      	uxth	r2, r3
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	494f      	ldr	r1, [pc, #316]	; (8007e4c <HAL_I2C_Mem_Read+0x448>)
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f000 fa29 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e091      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	691a      	ldr	r2, [r3, #16]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3a:	b2d2      	uxtb	r2, r2
 8007d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	691a      	ldr	r2, [r3, #16]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	b2d2      	uxtb	r2, r2
 8007d6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d74:	1c5a      	adds	r2, r3, #1
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d94:	e042      	b.n	8007e1c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 fb3c 	bl	8008418 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d001      	beq.n	8007daa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e04c      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db4:	b2d2      	uxtb	r2, r2
 8007db6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	f003 0304 	and.w	r3, r3, #4
 8007de6:	2b04      	cmp	r3, #4
 8007de8:	d118      	bne.n	8007e1c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	691a      	ldr	r2, [r3, #16]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df4:	b2d2      	uxtb	r2, r2
 8007df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	3b01      	subs	r3, #1
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f47f aec2 	bne.w	8007baa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	e000      	b.n	8007e44 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007e42:	2302      	movs	r3, #2
  }
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3728      	adds	r7, #40	; 0x28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	00010004 	.word	0x00010004

08007e50 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e5e:	b2db      	uxtb	r3, r3
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b088      	sub	sp, #32
 8007e70:	af02      	add	r7, sp, #8
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	4608      	mov	r0, r1
 8007e76:	4611      	mov	r1, r2
 8007e78:	461a      	mov	r2, r3
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	817b      	strh	r3, [r7, #10]
 8007e7e:	460b      	mov	r3, r1
 8007e80:	813b      	strh	r3, [r7, #8]
 8007e82:	4613      	mov	r3, r2
 8007e84:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	9300      	str	r3, [sp, #0]
 8007e9a:	6a3b      	ldr	r3, [r7, #32]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f000 f960 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d00d      	beq.n	8007eca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ebc:	d103      	bne.n	8007ec6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e05f      	b.n	8007f8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007eca:	897b      	ldrh	r3, [r7, #10]
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	461a      	mov	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ed8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007edc:	6a3a      	ldr	r2, [r7, #32]
 8007ede:	492d      	ldr	r1, [pc, #180]	; (8007f94 <I2C_RequestMemoryWrite+0x128>)
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 f998 	bl	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e04c      	b.n	8007f8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	617b      	str	r3, [r7, #20]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	695b      	ldr	r3, [r3, #20]
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f08:	6a39      	ldr	r1, [r7, #32]
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 fa02 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00d      	beq.n	8007f32 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1a:	2b04      	cmp	r3, #4
 8007f1c:	d107      	bne.n	8007f2e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e02b      	b.n	8007f8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f32:	88fb      	ldrh	r3, [r7, #6]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d105      	bne.n	8007f44 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f38:	893b      	ldrh	r3, [r7, #8]
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	611a      	str	r2, [r3, #16]
 8007f42:	e021      	b.n	8007f88 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f44:	893b      	ldrh	r3, [r7, #8]
 8007f46:	0a1b      	lsrs	r3, r3, #8
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f54:	6a39      	ldr	r1, [r7, #32]
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f000 f9dc 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00d      	beq.n	8007f7e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f66:	2b04      	cmp	r3, #4
 8007f68:	d107      	bne.n	8007f7a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e005      	b.n	8007f8a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f7e:	893b      	ldrh	r3, [r7, #8]
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3718      	adds	r7, #24
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	00010002 	.word	0x00010002

08007f98 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b088      	sub	sp, #32
 8007f9c:	af02      	add	r7, sp, #8
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	4608      	mov	r0, r1
 8007fa2:	4611      	mov	r1, r2
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	817b      	strh	r3, [r7, #10]
 8007faa:	460b      	mov	r3, r1
 8007fac:	813b      	strh	r3, [r7, #8]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fc0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fd0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007fde:	68f8      	ldr	r0, [r7, #12]
 8007fe0:	f000 f8c2 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00d      	beq.n	8008006 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ff8:	d103      	bne.n	8008002 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008000:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e0aa      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008006:	897b      	ldrh	r3, [r7, #10]
 8008008:	b2db      	uxtb	r3, r3
 800800a:	461a      	mov	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008014:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008018:	6a3a      	ldr	r2, [r7, #32]
 800801a:	4952      	ldr	r1, [pc, #328]	; (8008164 <I2C_RequestMemoryRead+0x1cc>)
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 f8fa 	bl	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e097      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800802c:	2300      	movs	r3, #0
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	617b      	str	r3, [r7, #20]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	699b      	ldr	r3, [r3, #24]
 800803e:	617b      	str	r3, [r7, #20]
 8008040:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008042:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008044:	6a39      	ldr	r1, [r7, #32]
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f000 f964 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 800804c:	4603      	mov	r3, r0
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00d      	beq.n	800806e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008056:	2b04      	cmp	r3, #4
 8008058:	d107      	bne.n	800806a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008068:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e076      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800806e:	88fb      	ldrh	r3, [r7, #6]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d105      	bne.n	8008080 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008074:	893b      	ldrh	r3, [r7, #8]
 8008076:	b2da      	uxtb	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	611a      	str	r2, [r3, #16]
 800807e:	e021      	b.n	80080c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008080:	893b      	ldrh	r3, [r7, #8]
 8008082:	0a1b      	lsrs	r3, r3, #8
 8008084:	b29b      	uxth	r3, r3
 8008086:	b2da      	uxtb	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800808e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008090:	6a39      	ldr	r1, [r7, #32]
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 f93e 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00d      	beq.n	80080ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a2:	2b04      	cmp	r3, #4
 80080a4:	d107      	bne.n	80080b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e050      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80080ba:	893b      	ldrh	r3, [r7, #8]
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080c6:	6a39      	ldr	r1, [r7, #32]
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 f923 	bl	8008314 <I2C_WaitOnTXEFlagUntilTimeout>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d00d      	beq.n	80080f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d107      	bne.n	80080ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	e035      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	6a3b      	ldr	r3, [r7, #32]
 8008106:	2200      	movs	r2, #0
 8008108:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f000 f82b 	bl	8008168 <I2C_WaitOnFlagUntilTimeout>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00d      	beq.n	8008134 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008126:	d103      	bne.n	8008130 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800812e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e013      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008134:	897b      	ldrh	r3, [r7, #10]
 8008136:	b2db      	uxtb	r3, r3
 8008138:	f043 0301 	orr.w	r3, r3, #1
 800813c:	b2da      	uxtb	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008146:	6a3a      	ldr	r2, [r7, #32]
 8008148:	4906      	ldr	r1, [pc, #24]	; (8008164 <I2C_RequestMemoryRead+0x1cc>)
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f000 f863 	bl	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d001      	beq.n	800815a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e000      	b.n	800815c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3718      	adds	r7, #24
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	00010002 	.word	0x00010002

08008168 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	60f8      	str	r0, [r7, #12]
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	603b      	str	r3, [r7, #0]
 8008174:	4613      	mov	r3, r2
 8008176:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008178:	e025      	b.n	80081c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008180:	d021      	beq.n	80081c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008182:	f7fe f9b1 	bl	80064e8 <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	683a      	ldr	r2, [r7, #0]
 800818e:	429a      	cmp	r2, r3
 8008190:	d302      	bcc.n	8008198 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d116      	bne.n	80081c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2220      	movs	r2, #32
 80081a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b2:	f043 0220 	orr.w	r2, r3, #32
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e023      	b.n	800820e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	0c1b      	lsrs	r3, r3, #16
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d10d      	bne.n	80081ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	43da      	mvns	r2, r3
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	4013      	ands	r3, r2
 80081dc:	b29b      	uxth	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	bf0c      	ite	eq
 80081e2:	2301      	moveq	r3, #1
 80081e4:	2300      	movne	r3, #0
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	461a      	mov	r2, r3
 80081ea:	e00c      	b.n	8008206 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	43da      	mvns	r2, r3
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4013      	ands	r3, r2
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	bf0c      	ite	eq
 80081fe:	2301      	moveq	r3, #1
 8008200:	2300      	movne	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	461a      	mov	r2, r3
 8008206:	79fb      	ldrb	r3, [r7, #7]
 8008208:	429a      	cmp	r2, r3
 800820a:	d0b6      	beq.n	800817a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b084      	sub	sp, #16
 800821a:	af00      	add	r7, sp, #0
 800821c:	60f8      	str	r0, [r7, #12]
 800821e:	60b9      	str	r1, [r7, #8]
 8008220:	607a      	str	r2, [r7, #4]
 8008222:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008224:	e051      	b.n	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	695b      	ldr	r3, [r3, #20]
 800822c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008234:	d123      	bne.n	800827e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008244:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800824e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2200      	movs	r2, #0
 8008254:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2220      	movs	r2, #32
 800825a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826a:	f043 0204 	orr.w	r2, r3, #4
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e046      	b.n	800830c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008284:	d021      	beq.n	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008286:	f7fe f92f 	bl	80064e8 <HAL_GetTick>
 800828a:	4602      	mov	r2, r0
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	1ad3      	subs	r3, r2, r3
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d302      	bcc.n	800829c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d116      	bne.n	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b6:	f043 0220 	orr.w	r2, r3, #32
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e020      	b.n	800830c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	0c1b      	lsrs	r3, r3, #16
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d10c      	bne.n	80082ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	43da      	mvns	r2, r3
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	4013      	ands	r3, r2
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	bf14      	ite	ne
 80082e6:	2301      	movne	r3, #1
 80082e8:	2300      	moveq	r3, #0
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	e00b      	b.n	8008306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	699b      	ldr	r3, [r3, #24]
 80082f4:	43da      	mvns	r2, r3
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	4013      	ands	r3, r2
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	bf14      	ite	ne
 8008300:	2301      	movne	r3, #1
 8008302:	2300      	moveq	r3, #0
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d18d      	bne.n	8008226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008320:	e02d      	b.n	800837e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f000 f8ce 	bl	80084c4 <I2C_IsAcknowledgeFailed>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d001      	beq.n	8008332 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e02d      	b.n	800838e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008338:	d021      	beq.n	800837e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800833a:	f7fe f8d5 	bl	80064e8 <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	429a      	cmp	r2, r3
 8008348:	d302      	bcc.n	8008350 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d116      	bne.n	800837e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2220      	movs	r2, #32
 800835a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836a:	f043 0220 	orr.w	r2, r3, #32
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e007      	b.n	800838e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008388:	2b80      	cmp	r3, #128	; 0x80
 800838a:	d1ca      	bne.n	8008322 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b084      	sub	sp, #16
 800839a:	af00      	add	r7, sp, #0
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80083a2:	e02d      	b.n	8008400 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 f88d 	bl	80084c4 <I2C_IsAcknowledgeFailed>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e02d      	b.n	8008410 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083ba:	d021      	beq.n	8008400 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083bc:	f7fe f894 	bl	80064e8 <HAL_GetTick>
 80083c0:	4602      	mov	r2, r0
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d302      	bcc.n	80083d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d116      	bne.n	8008400 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2220      	movs	r2, #32
 80083dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ec:	f043 0220 	orr.w	r2, r3, #32
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e007      	b.n	8008410 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	f003 0304 	and.w	r3, r3, #4
 800840a:	2b04      	cmp	r3, #4
 800840c:	d1ca      	bne.n	80083a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008424:	e042      	b.n	80084ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	695b      	ldr	r3, [r3, #20]
 800842c:	f003 0310 	and.w	r3, r3, #16
 8008430:	2b10      	cmp	r3, #16
 8008432:	d119      	bne.n	8008468 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f06f 0210 	mvn.w	r2, #16
 800843c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e029      	b.n	80084bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008468:	f7fe f83e 	bl	80064e8 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	429a      	cmp	r2, r3
 8008476:	d302      	bcc.n	800847e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d116      	bne.n	80084ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2220      	movs	r2, #32
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008498:	f043 0220 	orr.w	r2, r3, #32
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	e007      	b.n	80084bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	695b      	ldr	r3, [r3, #20]
 80084b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b6:	2b40      	cmp	r3, #64	; 0x40
 80084b8:	d1b5      	bne.n	8008426 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084da:	d11b      	bne.n	8008514 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80084e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2220      	movs	r2, #32
 80084f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008500:	f043 0204 	orr.w	r2, r3, #4
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e000      	b.n	8008516 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	370c      	adds	r7, #12
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
	...

08008524 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b088      	sub	sp, #32
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e128      	b.n	8008788 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b00      	cmp	r3, #0
 8008540:	d109      	bne.n	8008556 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a90      	ldr	r2, [pc, #576]	; (8008790 <HAL_I2S_Init+0x26c>)
 800854e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f7fd fa93 	bl	8005a7c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2202      	movs	r2, #2
 800855a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	69db      	ldr	r3, [r3, #28]
 8008564:	687a      	ldr	r2, [r7, #4]
 8008566:	6812      	ldr	r2, [r2, #0]
 8008568:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800856c:	f023 030f 	bic.w	r3, r3, #15
 8008570:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2202      	movs	r2, #2
 8008578:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	2b02      	cmp	r3, #2
 8008580:	d060      	beq.n	8008644 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d102      	bne.n	8008590 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800858a:	2310      	movs	r3, #16
 800858c:	617b      	str	r3, [r7, #20]
 800858e:	e001      	b.n	8008594 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8008590:	2320      	movs	r3, #32
 8008592:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	2b20      	cmp	r3, #32
 800859a:	d802      	bhi.n	80085a2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	005b      	lsls	r3, r3, #1
 80085a0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80085a2:	2001      	movs	r0, #1
 80085a4:	f001 fe00 	bl	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq>
 80085a8:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085b2:	d125      	bne.n	8008600 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d010      	beq.n	80085de <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80085c6:	4613      	mov	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4413      	add	r3, r2
 80085cc:	005b      	lsls	r3, r3, #1
 80085ce:	461a      	mov	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	695b      	ldr	r3, [r3, #20]
 80085d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80085d8:	3305      	adds	r3, #5
 80085da:	613b      	str	r3, [r7, #16]
 80085dc:	e01f      	b.n	800861e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	00db      	lsls	r3, r3, #3
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	005b      	lsls	r3, r3, #1
 80085f0:	461a      	mov	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085fa:	3305      	adds	r3, #5
 80085fc:	613b      	str	r3, [r7, #16]
 80085fe:	e00e      	b.n	800861e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	fbb2 f2f3 	udiv	r2, r2, r3
 8008608:	4613      	mov	r3, r2
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4413      	add	r3, r2
 800860e:	005b      	lsls	r3, r3, #1
 8008610:	461a      	mov	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	fbb2 f3f3 	udiv	r3, r2, r3
 800861a:	3305      	adds	r3, #5
 800861c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	4a5c      	ldr	r2, [pc, #368]	; (8008794 <HAL_I2S_Init+0x270>)
 8008622:	fba2 2303 	umull	r2, r3, r2, r3
 8008626:	08db      	lsrs	r3, r3, #3
 8008628:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	f003 0301 	and.w	r3, r3, #1
 8008630:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	085b      	lsrs	r3, r3, #1
 800863a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	021b      	lsls	r3, r3, #8
 8008640:	61bb      	str	r3, [r7, #24]
 8008642:	e003      	b.n	800864c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008644:	2302      	movs	r3, #2
 8008646:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008648:	2300      	movs	r3, #0
 800864a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d902      	bls.n	8008658 <HAL_I2S_Init+0x134>
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2bff      	cmp	r3, #255	; 0xff
 8008656:	d907      	bls.n	8008668 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800865c:	f043 0210 	orr.w	r2, r3, #16
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e08f      	b.n	8008788 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691a      	ldr	r2, [r3, #16]
 800866c:	69bb      	ldr	r3, [r7, #24]
 800866e:	ea42 0103 	orr.w	r1, r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	430a      	orrs	r2, r1
 800867a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	69db      	ldr	r3, [r3, #28]
 8008682:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008686:	f023 030f 	bic.w	r3, r3, #15
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	6851      	ldr	r1, [r2, #4]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	6892      	ldr	r2, [r2, #8]
 8008692:	4311      	orrs	r1, r2
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	68d2      	ldr	r2, [r2, #12]
 8008698:	4311      	orrs	r1, r2
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	6992      	ldr	r2, [r2, #24]
 800869e:	430a      	orrs	r2, r1
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80086aa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6a1b      	ldr	r3, [r3, #32]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d161      	bne.n	8008778 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	4a38      	ldr	r2, [pc, #224]	; (8008798 <HAL_I2S_Init+0x274>)
 80086b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a37      	ldr	r2, [pc, #220]	; (800879c <HAL_I2S_Init+0x278>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d101      	bne.n	80086c8 <HAL_I2S_Init+0x1a4>
 80086c4:	4b36      	ldr	r3, [pc, #216]	; (80087a0 <HAL_I2S_Init+0x27c>)
 80086c6:	e001      	b.n	80086cc <HAL_I2S_Init+0x1a8>
 80086c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	6812      	ldr	r2, [r2, #0]
 80086d2:	4932      	ldr	r1, [pc, #200]	; (800879c <HAL_I2S_Init+0x278>)
 80086d4:	428a      	cmp	r2, r1
 80086d6:	d101      	bne.n	80086dc <HAL_I2S_Init+0x1b8>
 80086d8:	4a31      	ldr	r2, [pc, #196]	; (80087a0 <HAL_I2S_Init+0x27c>)
 80086da:	e001      	b.n	80086e0 <HAL_I2S_Init+0x1bc>
 80086dc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80086e0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80086e4:	f023 030f 	bic.w	r3, r3, #15
 80086e8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a2b      	ldr	r2, [pc, #172]	; (800879c <HAL_I2S_Init+0x278>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d101      	bne.n	80086f8 <HAL_I2S_Init+0x1d4>
 80086f4:	4b2a      	ldr	r3, [pc, #168]	; (80087a0 <HAL_I2S_Init+0x27c>)
 80086f6:	e001      	b.n	80086fc <HAL_I2S_Init+0x1d8>
 80086f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086fc:	2202      	movs	r2, #2
 80086fe:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a25      	ldr	r2, [pc, #148]	; (800879c <HAL_I2S_Init+0x278>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d101      	bne.n	800870e <HAL_I2S_Init+0x1ea>
 800870a:	4b25      	ldr	r3, [pc, #148]	; (80087a0 <HAL_I2S_Init+0x27c>)
 800870c:	e001      	b.n	8008712 <HAL_I2S_Init+0x1ee>
 800870e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008712:	69db      	ldr	r3, [r3, #28]
 8008714:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800871e:	d003      	beq.n	8008728 <HAL_I2S_Init+0x204>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d103      	bne.n	8008730 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008728:	f44f 7380 	mov.w	r3, #256	; 0x100
 800872c:	613b      	str	r3, [r7, #16]
 800872e:	e001      	b.n	8008734 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008730:	2300      	movs	r3, #0
 8008732:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	b299      	uxth	r1, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800874a:	4303      	orrs	r3, r0
 800874c:	b29b      	uxth	r3, r3
 800874e:	430b      	orrs	r3, r1
 8008750:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8008752:	4313      	orrs	r3, r2
 8008754:	b29a      	uxth	r2, r3
 8008756:	897b      	ldrh	r3, [r7, #10]
 8008758:	4313      	orrs	r3, r2
 800875a:	b29b      	uxth	r3, r3
 800875c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008760:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a0d      	ldr	r2, [pc, #52]	; (800879c <HAL_I2S_Init+0x278>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d101      	bne.n	8008770 <HAL_I2S_Init+0x24c>
 800876c:	4b0c      	ldr	r3, [pc, #48]	; (80087a0 <HAL_I2S_Init+0x27c>)
 800876e:	e001      	b.n	8008774 <HAL_I2S_Init+0x250>
 8008770:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008774:	897a      	ldrh	r2, [r7, #10]
 8008776:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3720      	adds	r7, #32
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	08009029 	.word	0x08009029
 8008794:	cccccccd 	.word	0xcccccccd
 8008798:	080091b1 	.word	0x080091b1
 800879c:	40003800 	.word	0x40003800
 80087a0:	40003400 	.word	0x40003400

080087a4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	4613      	mov	r3, r2
 80087b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d002      	beq.n	80087be <HAL_I2S_Transmit_DMA+0x1a>
 80087b8:	88fb      	ldrh	r3, [r7, #6]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e08e      	b.n	80088e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d101      	bne.n	80087d2 <HAL_I2S_Transmit_DMA+0x2e>
 80087ce:	2302      	movs	r3, #2
 80087d0:	e086      	b.n	80088e0 <HAL_I2S_Transmit_DMA+0x13c>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d005      	beq.n	80087f2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80087ee:	2302      	movs	r3, #2
 80087f0:	e076      	b.n	80088e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2203      	movs	r2, #3
 80087f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2200      	movs	r2, #0
 80087fe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	68ba      	ldr	r2, [r7, #8]
 8008804:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	69db      	ldr	r3, [r3, #28]
 800880c:	f003 0307 	and.w	r3, r3, #7
 8008810:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	2b03      	cmp	r3, #3
 8008816:	d002      	beq.n	800881e <HAL_I2S_Transmit_DMA+0x7a>
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	2b05      	cmp	r3, #5
 800881c:	d10a      	bne.n	8008834 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800881e:	88fb      	ldrh	r3, [r7, #6]
 8008820:	005b      	lsls	r3, r3, #1
 8008822:	b29a      	uxth	r2, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8008828:	88fb      	ldrh	r3, [r7, #6]
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	b29a      	uxth	r2, r3
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008832:	e005      	b.n	8008840 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	88fa      	ldrh	r2, [r7, #6]
 8008838:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	88fa      	ldrh	r2, [r7, #6]
 800883e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008844:	4a28      	ldr	r2, [pc, #160]	; (80088e8 <HAL_I2S_Transmit_DMA+0x144>)
 8008846:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	4a27      	ldr	r2, [pc, #156]	; (80088ec <HAL_I2S_Transmit_DMA+0x148>)
 800884e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008854:	4a26      	ldr	r2, [pc, #152]	; (80088f0 <HAL_I2S_Transmit_DMA+0x14c>)
 8008856:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008860:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008868:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800886e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008870:	f7fe f856 	bl	8006920 <HAL_DMA_Start_IT>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00f      	beq.n	800889a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800887e:	f043 0208 	orr.w	r2, r3, #8
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e022      	b.n	80088e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	69db      	ldr	r3, [r3, #28]
 80088a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d107      	bne.n	80088b8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	69da      	ldr	r2, [r3, #28]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80088b6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f003 0302 	and.w	r3, r3, #2
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d107      	bne.n	80088d6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f042 0202 	orr.w	r2, r2, #2
 80088d4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2200      	movs	r2, #0
 80088da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3718      	adds	r7, #24
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	08008f07 	.word	0x08008f07
 80088ec:	08008ec5 	.word	0x08008ec5
 80088f0:	08008f23 	.word	0x08008f23

080088f4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008902:	b2db      	uxtb	r3, r3
 8008904:	2b01      	cmp	r3, #1
 8008906:	d101      	bne.n	800890c <HAL_I2S_DMAPause+0x18>
 8008908:	2302      	movs	r3, #2
 800890a:	e04a      	b.n	80089a2 <HAL_I2S_DMAPause+0xae>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b03      	cmp	r3, #3
 800891e:	d108      	bne.n	8008932 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685a      	ldr	r2, [r3, #4]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f022 0202 	bic.w	r2, r2, #2
 800892e:	605a      	str	r2, [r3, #4]
 8008930:	e032      	b.n	8008998 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b04      	cmp	r3, #4
 800893c:	d108      	bne.n	8008950 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f022 0201 	bic.w	r2, r2, #1
 800894c:	605a      	str	r2, [r3, #4]
 800894e:	e023      	b.n	8008998 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b05      	cmp	r3, #5
 800895a:	d11d      	bne.n	8008998 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	685a      	ldr	r2, [r3, #4]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0203 	bic.w	r2, r2, #3
 800896a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a0f      	ldr	r2, [pc, #60]	; (80089b0 <HAL_I2S_DMAPause+0xbc>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d101      	bne.n	800897a <HAL_I2S_DMAPause+0x86>
 8008976:	4b0f      	ldr	r3, [pc, #60]	; (80089b4 <HAL_I2S_DMAPause+0xc0>)
 8008978:	e001      	b.n	800897e <HAL_I2S_DMAPause+0x8a>
 800897a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800897e:	685a      	ldr	r2, [r3, #4]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	490a      	ldr	r1, [pc, #40]	; (80089b0 <HAL_I2S_DMAPause+0xbc>)
 8008986:	428b      	cmp	r3, r1
 8008988:	d101      	bne.n	800898e <HAL_I2S_DMAPause+0x9a>
 800898a:	4b0a      	ldr	r3, [pc, #40]	; (80089b4 <HAL_I2S_DMAPause+0xc0>)
 800898c:	e001      	b.n	8008992 <HAL_I2S_DMAPause+0x9e>
 800898e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008992:	f022 0203 	bic.w	r2, r2, #3
 8008996:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	370c      	adds	r7, #12
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	40003800 	.word	0x40003800
 80089b4:	40003400 	.word	0x40003400

080089b8 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d101      	bne.n	80089d0 <HAL_I2S_DMAResume+0x18>
 80089cc:	2302      	movs	r3, #2
 80089ce:	e07d      	b.n	8008acc <HAL_I2S_DMAResume+0x114>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	2b03      	cmp	r3, #3
 80089e2:	d108      	bne.n	80089f6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	685a      	ldr	r2, [r3, #4]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f042 0202 	orr.w	r2, r2, #2
 80089f2:	605a      	str	r2, [r3, #4]
 80089f4:	e056      	b.n	8008aa4 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b04      	cmp	r3, #4
 8008a00:	d108      	bne.n	8008a14 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f042 0201 	orr.w	r2, r2, #1
 8008a10:	605a      	str	r2, [r3, #4]
 8008a12:	e047      	b.n	8008aa4 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b05      	cmp	r3, #5
 8008a1e:	d141      	bne.n	8008aa4 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	685a      	ldr	r2, [r3, #4]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f042 0203 	orr.w	r2, r2, #3
 8008a2e:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a28      	ldr	r2, [pc, #160]	; (8008ad8 <HAL_I2S_DMAResume+0x120>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d101      	bne.n	8008a3e <HAL_I2S_DMAResume+0x86>
 8008a3a:	4b28      	ldr	r3, [pc, #160]	; (8008adc <HAL_I2S_DMAResume+0x124>)
 8008a3c:	e001      	b.n	8008a42 <HAL_I2S_DMAResume+0x8a>
 8008a3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a42:	685a      	ldr	r2, [r3, #4]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4923      	ldr	r1, [pc, #140]	; (8008ad8 <HAL_I2S_DMAResume+0x120>)
 8008a4a:	428b      	cmp	r3, r1
 8008a4c:	d101      	bne.n	8008a52 <HAL_I2S_DMAResume+0x9a>
 8008a4e:	4b23      	ldr	r3, [pc, #140]	; (8008adc <HAL_I2S_DMAResume+0x124>)
 8008a50:	e001      	b.n	8008a56 <HAL_I2S_DMAResume+0x9e>
 8008a52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a56:	f042 0203 	orr.w	r2, r2, #3
 8008a5a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a1d      	ldr	r2, [pc, #116]	; (8008ad8 <HAL_I2S_DMAResume+0x120>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d101      	bne.n	8008a6a <HAL_I2S_DMAResume+0xb2>
 8008a66:	4b1d      	ldr	r3, [pc, #116]	; (8008adc <HAL_I2S_DMAResume+0x124>)
 8008a68:	e001      	b.n	8008a6e <HAL_I2S_DMAResume+0xb6>
 8008a6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d115      	bne.n	8008aa4 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a16      	ldr	r2, [pc, #88]	; (8008ad8 <HAL_I2S_DMAResume+0x120>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d101      	bne.n	8008a86 <HAL_I2S_DMAResume+0xce>
 8008a82:	4b16      	ldr	r3, [pc, #88]	; (8008adc <HAL_I2S_DMAResume+0x124>)
 8008a84:	e001      	b.n	8008a8a <HAL_I2S_DMAResume+0xd2>
 8008a86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a8a:	69da      	ldr	r2, [r3, #28]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4911      	ldr	r1, [pc, #68]	; (8008ad8 <HAL_I2S_DMAResume+0x120>)
 8008a92:	428b      	cmp	r3, r1
 8008a94:	d101      	bne.n	8008a9a <HAL_I2S_DMAResume+0xe2>
 8008a96:	4b11      	ldr	r3, [pc, #68]	; (8008adc <HAL_I2S_DMAResume+0x124>)
 8008a98:	e001      	b.n	8008a9e <HAL_I2S_DMAResume+0xe6>
 8008a9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008aa2:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d107      	bne.n	8008ac2 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69da      	ldr	r2, [r3, #28]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ac0:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	40003800 	.word	0x40003800
 8008adc:	40003400 	.word	0x40003400

08008ae0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b088      	sub	sp, #32
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008af4:	d004      	beq.n	8008b00 <HAL_I2S_DMAStop+0x20>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f040 80d1 	bne.w	8008ca2 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00f      	beq.n	8008b28 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fd ff5f 	bl	80069d0 <HAL_DMA_Abort>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d007      	beq.n	8008b28 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b1c:	f043 0208 	orr.w	r2, r3, #8
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008b28:	2364      	movs	r3, #100	; 0x64
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	2102      	movs	r1, #2
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fb04 	bl	800913c <I2S_WaitFlagStateUntilTimeout>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00b      	beq.n	8008b52 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b3e:	f043 0201 	orr.w	r2, r3, #1
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008b52:	2364      	movs	r3, #100	; 0x64
 8008b54:	2200      	movs	r2, #0
 8008b56:	2180      	movs	r1, #128	; 0x80
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 faef 	bl	800913c <I2S_WaitFlagStateUntilTimeout>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d00b      	beq.n	8008b7c <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b68:	f043 0201 	orr.w	r2, r3, #1
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	69da      	ldr	r2, [r3, #28]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b8a:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	617b      	str	r3, [r7, #20]
 8008b98:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0202 	bic.w	r2, r2, #2
 8008ba8:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b05      	cmp	r3, #5
 8008bb4:	f040 8165 	bne.w	8008e82 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d00f      	beq.n	8008be0 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7fd ff03 	bl	80069d0 <HAL_DMA_Abort>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d007      	beq.n	8008be0 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bd4:	f043 0208 	orr.w	r2, r3, #8
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a8a      	ldr	r2, [pc, #552]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d101      	bne.n	8008bee <HAL_I2S_DMAStop+0x10e>
 8008bea:	4b8a      	ldr	r3, [pc, #552]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008bec:	e001      	b.n	8008bf2 <HAL_I2S_DMAStop+0x112>
 8008bee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4985      	ldr	r1, [pc, #532]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008bfa:	428b      	cmp	r3, r1
 8008bfc:	d101      	bne.n	8008c02 <HAL_I2S_DMAStop+0x122>
 8008bfe:	4b85      	ldr	r3, [pc, #532]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c00:	e001      	b.n	8008c06 <HAL_I2S_DMAStop+0x126>
 8008c02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c0a:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	613b      	str	r3, [r7, #16]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a7e      	ldr	r2, [pc, #504]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d101      	bne.n	8008c1e <HAL_I2S_DMAStop+0x13e>
 8008c1a:	4b7e      	ldr	r3, [pc, #504]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c1c:	e001      	b.n	8008c22 <HAL_I2S_DMAStop+0x142>
 8008c1e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	613b      	str	r3, [r7, #16]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a79      	ldr	r2, [pc, #484]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d101      	bne.n	8008c34 <HAL_I2S_DMAStop+0x154>
 8008c30:	4b78      	ldr	r3, [pc, #480]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c32:	e001      	b.n	8008c38 <HAL_I2S_DMAStop+0x158>
 8008c34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	613b      	str	r3, [r7, #16]
 8008c3c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a73      	ldr	r2, [pc, #460]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d101      	bne.n	8008c4c <HAL_I2S_DMAStop+0x16c>
 8008c48:	4b72      	ldr	r3, [pc, #456]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c4a:	e001      	b.n	8008c50 <HAL_I2S_DMAStop+0x170>
 8008c4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	496e      	ldr	r1, [pc, #440]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008c58:	428b      	cmp	r3, r1
 8008c5a:	d101      	bne.n	8008c60 <HAL_I2S_DMAStop+0x180>
 8008c5c:	4b6d      	ldr	r3, [pc, #436]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c5e:	e001      	b.n	8008c64 <HAL_I2S_DMAStop+0x184>
 8008c60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c64:	f022 0201 	bic.w	r2, r2, #1
 8008c68:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10c      	bne.n	8008c8c <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008c8a:	e0fa      	b.n	8008e82 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a5f      	ldr	r2, [pc, #380]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d101      	bne.n	8008c9a <HAL_I2S_DMAStop+0x1ba>
 8008c96:	4b5f      	ldr	r3, [pc, #380]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008c98:	e001      	b.n	8008c9e <HAL_I2S_DMAStop+0x1be>
 8008c9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c9e:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008ca0:	e0ef      	b.n	8008e82 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008caa:	d005      	beq.n	8008cb8 <HAL_I2S_DMAStop+0x1d8>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cb4:	f040 80e5 	bne.w	8008e82 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00f      	beq.n	8008ce0 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fd fe83 	bl	80069d0 <HAL_DMA_Abort>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cd4:	f043 0208 	orr.w	r2, r3, #8
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b05      	cmp	r3, #5
 8008cea:	f040 809a 	bne.w	8008e22 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00f      	beq.n	8008d16 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7fd fe68 	bl	80069d0 <HAL_DMA_Abort>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d007      	beq.n	8008d16 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d0a:	f043 0208 	orr.w	r2, r3, #8
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8008d16:	f7fd fbe7 	bl	80064e8 <HAL_GetTick>
 8008d1a:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008d1c:	e012      	b.n	8008d44 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008d1e:	f7fd fbe3 	bl	80064e8 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	2b64      	cmp	r3, #100	; 0x64
 8008d2a:	d90b      	bls.n	8008d44 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d30:	f043 0201 	orr.w	r2, r3, #1
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a31      	ldr	r2, [pc, #196]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d101      	bne.n	8008d52 <HAL_I2S_DMAStop+0x272>
 8008d4e:	4b31      	ldr	r3, [pc, #196]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008d50:	e001      	b.n	8008d56 <HAL_I2S_DMAStop+0x276>
 8008d52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d1de      	bne.n	8008d1e <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008d60:	e012      	b.n	8008d88 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008d62:	f7fd fbc1 	bl	80064e8 <HAL_GetTick>
 8008d66:	4602      	mov	r2, r0
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	1ad3      	subs	r3, r2, r3
 8008d6c:	2b64      	cmp	r3, #100	; 0x64
 8008d6e:	d90b      	bls.n	8008d88 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d74:	f043 0201 	orr.w	r2, r3, #1
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a20      	ldr	r2, [pc, #128]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d101      	bne.n	8008d96 <HAL_I2S_DMAStop+0x2b6>
 8008d92:	4b20      	ldr	r3, [pc, #128]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008d94:	e001      	b.n	8008d9a <HAL_I2S_DMAStop+0x2ba>
 8008d96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008da0:	2b80      	cmp	r3, #128	; 0x80
 8008da2:	d0de      	beq.n	8008d62 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a19      	ldr	r2, [pc, #100]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d101      	bne.n	8008db2 <HAL_I2S_DMAStop+0x2d2>
 8008dae:	4b19      	ldr	r3, [pc, #100]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008db0:	e001      	b.n	8008db6 <HAL_I2S_DMAStop+0x2d6>
 8008db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008db6:	69da      	ldr	r2, [r3, #28]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4914      	ldr	r1, [pc, #80]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008dbe:	428b      	cmp	r3, r1
 8008dc0:	d101      	bne.n	8008dc6 <HAL_I2S_DMAStop+0x2e6>
 8008dc2:	4b14      	ldr	r3, [pc, #80]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008dc4:	e001      	b.n	8008dca <HAL_I2S_DMAStop+0x2ea>
 8008dc6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dce:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a0d      	ldr	r2, [pc, #52]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d101      	bne.n	8008de2 <HAL_I2S_DMAStop+0x302>
 8008dde:	4b0d      	ldr	r3, [pc, #52]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008de0:	e001      	b.n	8008de6 <HAL_I2S_DMAStop+0x306>
 8008de2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	60fb      	str	r3, [r7, #12]
 8008dea:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a07      	ldr	r2, [pc, #28]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d101      	bne.n	8008dfa <HAL_I2S_DMAStop+0x31a>
 8008df6:	4b07      	ldr	r3, [pc, #28]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008df8:	e001      	b.n	8008dfe <HAL_I2S_DMAStop+0x31e>
 8008dfa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4902      	ldr	r1, [pc, #8]	; (8008e10 <HAL_I2S_DMAStop+0x330>)
 8008e06:	428b      	cmp	r3, r1
 8008e08:	d106      	bne.n	8008e18 <HAL_I2S_DMAStop+0x338>
 8008e0a:	4b02      	ldr	r3, [pc, #8]	; (8008e14 <HAL_I2S_DMAStop+0x334>)
 8008e0c:	e006      	b.n	8008e1c <HAL_I2S_DMAStop+0x33c>
 8008e0e:	bf00      	nop
 8008e10:	40003800 	.word	0x40003800
 8008e14:	40003400 	.word	0x40003400
 8008e18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e1c:	f022 0202 	bic.w	r2, r2, #2
 8008e20:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	69da      	ldr	r2, [r3, #28]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e30:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008e32:	2300      	movs	r3, #0
 8008e34:	60bb      	str	r3, [r7, #8]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	68db      	ldr	r3, [r3, #12]
 8008e3c:	60bb      	str	r3, [r7, #8]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	60bb      	str	r3, [r7, #8]
 8008e46:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f022 0201 	bic.w	r2, r2, #1
 8008e56:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e60:	d10c      	bne.n	8008e7c <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2201      	movs	r2, #1
 8008e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	77fb      	strb	r3, [r7, #31]
 8008e7a:	e002      	b.n	8008e82 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8008e8a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3720      	adds	r7, #32
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008eb6:	b2db      	uxtb	r3, r3
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10e      	bne.n	8008ef8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0202 	bic.w	r2, r2, #2
 8008ee8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f7f7 fc1d 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008efe:	bf00      	nop
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f12:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f7f7 fc21 	bl	800075c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008f1a:	bf00      	nop
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f022 0203 	bic.w	r2, r2, #3
 8008f3e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2200      	movs	r2, #0
 8008f44:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f58:	f043 0208 	orr.w	r2, r3, #8
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f7f7 fd67 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008f66:	bf00      	nop
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b082      	sub	sp, #8
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7a:	881a      	ldrh	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f86:	1c9a      	adds	r2, r3, #2
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	3b01      	subs	r3, #1
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10e      	bne.n	8008fc2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685a      	ldr	r2, [r3, #4]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008fb2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f7f7 fbbb 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008fc2:	bf00      	nop
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b082      	sub	sp, #8
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68da      	ldr	r2, [r3, #12]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fdc:	b292      	uxth	r2, r2
 8008fde:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe4:	1c9a      	adds	r2, r3, #2
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10e      	bne.n	8009020 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009010:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2201      	movs	r2, #1
 8009016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f7ff ff3a 	bl	8008e94 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009020:	bf00      	nop
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b086      	sub	sp, #24
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b04      	cmp	r3, #4
 8009042:	d13a      	bne.n	80090ba <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f003 0301 	and.w	r3, r3, #1
 800904a:	2b01      	cmp	r3, #1
 800904c:	d109      	bne.n	8009062 <I2S_IRQHandler+0x3a>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009058:	2b40      	cmp	r3, #64	; 0x40
 800905a:	d102      	bne.n	8009062 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f7ff ffb4 	bl	8008fca <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009068:	2b40      	cmp	r3, #64	; 0x40
 800906a:	d126      	bne.n	80090ba <I2S_IRQHandler+0x92>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f003 0320 	and.w	r3, r3, #32
 8009076:	2b20      	cmp	r3, #32
 8009078:	d11f      	bne.n	80090ba <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009088:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800908a:	2300      	movs	r3, #0
 800908c:	613b      	str	r3, [r7, #16]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	613b      	str	r3, [r7, #16]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	613b      	str	r3, [r7, #16]
 800909e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090ac:	f043 0202 	orr.w	r2, r3, #2
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f7f7 fcbd 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2b03      	cmp	r3, #3
 80090c4:	d136      	bne.n	8009134 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	f003 0302 	and.w	r3, r3, #2
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d109      	bne.n	80090e4 <I2S_IRQHandler+0xbc>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090da:	2b80      	cmp	r3, #128	; 0x80
 80090dc:	d102      	bne.n	80090e4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f7ff ff45 	bl	8008f6e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	f003 0308 	and.w	r3, r3, #8
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d122      	bne.n	8009134 <I2S_IRQHandler+0x10c>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b20      	cmp	r3, #32
 80090fa:	d11b      	bne.n	8009134 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685a      	ldr	r2, [r3, #4]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800910a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800910c:	2300      	movs	r3, #0
 800910e:	60fb      	str	r3, [r7, #12]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	60fb      	str	r3, [r7, #12]
 8009118:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009126:	f043 0204 	orr.w	r2, r3, #4
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f7f7 fc80 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009134:	bf00      	nop
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	603b      	str	r3, [r7, #0]
 8009148:	4613      	mov	r3, r2
 800914a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800914c:	f7fd f9cc 	bl	80064e8 <HAL_GetTick>
 8009150:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8009152:	e018      	b.n	8009186 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800915a:	d014      	beq.n	8009186 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800915c:	f7fd f9c4 	bl	80064e8 <HAL_GetTick>
 8009160:	4602      	mov	r2, r0
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	1ad3      	subs	r3, r2, r3
 8009166:	683a      	ldr	r2, [r7, #0]
 8009168:	429a      	cmp	r2, r3
 800916a:	d902      	bls.n	8009172 <I2S_WaitFlagStateUntilTimeout+0x36>
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d109      	bne.n	8009186 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2201      	movs	r2, #1
 8009176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8009182:	2303      	movs	r3, #3
 8009184:	e00f      	b.n	80091a6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	689a      	ldr	r2, [r3, #8]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4013      	ands	r3, r2
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	429a      	cmp	r2, r3
 8009194:	bf0c      	ite	eq
 8009196:	2301      	moveq	r3, #1
 8009198:	2300      	movne	r3, #0
 800919a:	b2db      	uxtb	r3, r3
 800919c:	461a      	mov	r2, r3
 800919e:	79fb      	ldrb	r3, [r7, #7]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d1d7      	bne.n	8009154 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3718      	adds	r7, #24
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
	...

080091b0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b088      	sub	sp, #32
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4aa2      	ldr	r2, [pc, #648]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d101      	bne.n	80091ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80091ca:	4ba2      	ldr	r3, [pc, #648]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80091cc:	e001      	b.n	80091d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80091ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a9b      	ldr	r2, [pc, #620]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d101      	bne.n	80091ec <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80091e8:	4b9a      	ldr	r3, [pc, #616]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80091ea:	e001      	b.n	80091f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80091ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091fc:	d004      	beq.n	8009208 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	2b00      	cmp	r3, #0
 8009204:	f040 8099 	bne.w	800933a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	f003 0302 	and.w	r3, r3, #2
 800920e:	2b02      	cmp	r3, #2
 8009210:	d107      	bne.n	8009222 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009218:	2b00      	cmp	r3, #0
 800921a:	d002      	beq.n	8009222 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 f925 	bl	800946c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	f003 0301 	and.w	r3, r3, #1
 8009228:	2b01      	cmp	r3, #1
 800922a:	d107      	bne.n	800923c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009232:	2b00      	cmp	r3, #0
 8009234:	d002      	beq.n	800923c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f9c8 	bl	80095cc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009242:	2b40      	cmp	r3, #64	; 0x40
 8009244:	d13a      	bne.n	80092bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	f003 0320 	and.w	r3, r3, #32
 800924c:	2b00      	cmp	r3, #0
 800924e:	d035      	beq.n	80092bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a7e      	ldr	r2, [pc, #504]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d101      	bne.n	800925e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800925a:	4b7e      	ldr	r3, [pc, #504]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800925c:	e001      	b.n	8009262 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800925e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009262:	685a      	ldr	r2, [r3, #4]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4979      	ldr	r1, [pc, #484]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800926a:	428b      	cmp	r3, r1
 800926c:	d101      	bne.n	8009272 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800926e:	4b79      	ldr	r3, [pc, #484]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009270:	e001      	b.n	8009276 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8009272:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009276:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800927a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800928a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800928c:	2300      	movs	r3, #0
 800928e:	60fb      	str	r3, [r7, #12]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	60fb      	str	r3, [r7, #12]
 80092a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ae:	f043 0202 	orr.w	r2, r3, #2
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7f7 fbbc 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	f003 0308 	and.w	r3, r3, #8
 80092c2:	2b08      	cmp	r3, #8
 80092c4:	f040 80be 	bne.w	8009444 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f003 0320 	and.w	r3, r3, #32
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 80b8 	beq.w	8009444 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	685a      	ldr	r2, [r3, #4]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80092e2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a59      	ldr	r2, [pc, #356]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d101      	bne.n	80092f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80092ee:	4b59      	ldr	r3, [pc, #356]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80092f0:	e001      	b.n	80092f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80092f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80092f6:	685a      	ldr	r2, [r3, #4]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4954      	ldr	r1, [pc, #336]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80092fe:	428b      	cmp	r3, r1
 8009300:	d101      	bne.n	8009306 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8009302:	4b54      	ldr	r3, [pc, #336]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009304:	e001      	b.n	800930a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009306:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800930a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800930e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009310:	2300      	movs	r3, #0
 8009312:	60bb      	str	r3, [r7, #8]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	60bb      	str	r3, [r7, #8]
 800931c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2201      	movs	r2, #1
 8009322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800932a:	f043 0204 	orr.w	r2, r3, #4
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7f7 fb7e 	bl	8000a34 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009338:	e084      	b.n	8009444 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	f003 0302 	and.w	r3, r3, #2
 8009340:	2b02      	cmp	r3, #2
 8009342:	d107      	bne.n	8009354 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800934a:	2b00      	cmp	r3, #0
 800934c:	d002      	beq.n	8009354 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 f8be 	bl	80094d0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	f003 0301 	and.w	r3, r3, #1
 800935a:	2b01      	cmp	r3, #1
 800935c:	d107      	bne.n	800936e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009364:	2b00      	cmp	r3, #0
 8009366:	d002      	beq.n	800936e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f8fd 	bl	8009568 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009374:	2b40      	cmp	r3, #64	; 0x40
 8009376:	d12f      	bne.n	80093d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	f003 0320 	and.w	r3, r3, #32
 800937e:	2b00      	cmp	r3, #0
 8009380:	d02a      	beq.n	80093d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	685a      	ldr	r2, [r3, #4]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009390:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a2e      	ldr	r2, [pc, #184]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d101      	bne.n	80093a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800939c:	4b2d      	ldr	r3, [pc, #180]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800939e:	e001      	b.n	80093a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80093a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4929      	ldr	r1, [pc, #164]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80093ac:	428b      	cmp	r3, r1
 80093ae:	d101      	bne.n	80093b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80093b0:	4b28      	ldr	r3, [pc, #160]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80093b2:	e001      	b.n	80093b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80093b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80093b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80093bc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093ca:	f043 0202 	orr.w	r2, r3, #2
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f7f7 fb2e 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	f003 0308 	and.w	r3, r3, #8
 80093de:	2b08      	cmp	r3, #8
 80093e0:	d131      	bne.n	8009446 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f003 0320 	and.w	r3, r3, #32
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d02c      	beq.n	8009446 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a17      	ldr	r2, [pc, #92]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d101      	bne.n	80093fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80093f6:	4b17      	ldr	r3, [pc, #92]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80093f8:	e001      	b.n	80093fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80093fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4912      	ldr	r1, [pc, #72]	; (8009450 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009406:	428b      	cmp	r3, r1
 8009408:	d101      	bne.n	800940e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800940a:	4b12      	ldr	r3, [pc, #72]	; (8009454 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800940c:	e001      	b.n	8009412 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800940e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009412:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009416:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009426:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2201      	movs	r2, #1
 800942c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009434:	f043 0204 	orr.w	r2, r3, #4
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f7f7 faf9 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009442:	e000      	b.n	8009446 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009444:	bf00      	nop
}
 8009446:	bf00      	nop
 8009448:	3720      	adds	r7, #32
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	40003800 	.word	0x40003800
 8009454:	40003400 	.word	0x40003400

08009458 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009478:	1c99      	adds	r1, r3, #2
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	6251      	str	r1, [r2, #36]	; 0x24
 800947e:	881a      	ldrh	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800948a:	b29b      	uxth	r3, r3
 800948c:	3b01      	subs	r3, #1
 800948e:	b29a      	uxth	r2, r3
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009498:	b29b      	uxth	r3, r3
 800949a:	2b00      	cmp	r3, #0
 800949c:	d113      	bne.n	80094c6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	685a      	ldr	r2, [r3, #4]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80094ac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d106      	bne.n	80094c6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2201      	movs	r2, #1
 80094bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff ffc9 	bl	8009458 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80094c6:	bf00      	nop
 80094c8:	3708      	adds	r7, #8
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
	...

080094d0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094dc:	1c99      	adds	r1, r3, #2
 80094de:	687a      	ldr	r2, [r7, #4]
 80094e0:	6251      	str	r1, [r2, #36]	; 0x24
 80094e2:	8819      	ldrh	r1, [r3, #0]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a1d      	ldr	r2, [pc, #116]	; (8009560 <I2SEx_TxISR_I2SExt+0x90>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d101      	bne.n	80094f2 <I2SEx_TxISR_I2SExt+0x22>
 80094ee:	4b1d      	ldr	r3, [pc, #116]	; (8009564 <I2SEx_TxISR_I2SExt+0x94>)
 80094f0:	e001      	b.n	80094f6 <I2SEx_TxISR_I2SExt+0x26>
 80094f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80094f6:	460a      	mov	r2, r1
 80094f8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094fe:	b29b      	uxth	r3, r3
 8009500:	3b01      	subs	r3, #1
 8009502:	b29a      	uxth	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800950c:	b29b      	uxth	r3, r3
 800950e:	2b00      	cmp	r3, #0
 8009510:	d121      	bne.n	8009556 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a12      	ldr	r2, [pc, #72]	; (8009560 <I2SEx_TxISR_I2SExt+0x90>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d101      	bne.n	8009520 <I2SEx_TxISR_I2SExt+0x50>
 800951c:	4b11      	ldr	r3, [pc, #68]	; (8009564 <I2SEx_TxISR_I2SExt+0x94>)
 800951e:	e001      	b.n	8009524 <I2SEx_TxISR_I2SExt+0x54>
 8009520:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009524:	685a      	ldr	r2, [r3, #4]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	490d      	ldr	r1, [pc, #52]	; (8009560 <I2SEx_TxISR_I2SExt+0x90>)
 800952c:	428b      	cmp	r3, r1
 800952e:	d101      	bne.n	8009534 <I2SEx_TxISR_I2SExt+0x64>
 8009530:	4b0c      	ldr	r3, [pc, #48]	; (8009564 <I2SEx_TxISR_I2SExt+0x94>)
 8009532:	e001      	b.n	8009538 <I2SEx_TxISR_I2SExt+0x68>
 8009534:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009538:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800953c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009542:	b29b      	uxth	r3, r3
 8009544:	2b00      	cmp	r3, #0
 8009546:	d106      	bne.n	8009556 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f7ff ff81 	bl	8009458 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009556:	bf00      	nop
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	40003800 	.word	0x40003800
 8009564:	40003400 	.word	0x40003400

08009568 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68d8      	ldr	r0, [r3, #12]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800957a:	1c99      	adds	r1, r3, #2
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009580:	b282      	uxth	r2, r0
 8009582:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009588:	b29b      	uxth	r3, r3
 800958a:	3b01      	subs	r3, #1
 800958c:	b29a      	uxth	r2, r3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009596:	b29b      	uxth	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	d113      	bne.n	80095c4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	685a      	ldr	r2, [r3, #4]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80095aa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d106      	bne.n	80095c4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2201      	movs	r2, #1
 80095ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f7ff ff4a 	bl	8009458 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a20      	ldr	r2, [pc, #128]	; (800965c <I2SEx_RxISR_I2SExt+0x90>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d101      	bne.n	80095e2 <I2SEx_RxISR_I2SExt+0x16>
 80095de:	4b20      	ldr	r3, [pc, #128]	; (8009660 <I2SEx_RxISR_I2SExt+0x94>)
 80095e0:	e001      	b.n	80095e6 <I2SEx_RxISR_I2SExt+0x1a>
 80095e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80095e6:	68d8      	ldr	r0, [r3, #12]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ec:	1c99      	adds	r1, r3, #2
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80095f2:	b282      	uxth	r2, r0
 80095f4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	3b01      	subs	r3, #1
 80095fe:	b29a      	uxth	r2, r3
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009608:	b29b      	uxth	r3, r3
 800960a:	2b00      	cmp	r3, #0
 800960c:	d121      	bne.n	8009652 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a12      	ldr	r2, [pc, #72]	; (800965c <I2SEx_RxISR_I2SExt+0x90>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d101      	bne.n	800961c <I2SEx_RxISR_I2SExt+0x50>
 8009618:	4b11      	ldr	r3, [pc, #68]	; (8009660 <I2SEx_RxISR_I2SExt+0x94>)
 800961a:	e001      	b.n	8009620 <I2SEx_RxISR_I2SExt+0x54>
 800961c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	490d      	ldr	r1, [pc, #52]	; (800965c <I2SEx_RxISR_I2SExt+0x90>)
 8009628:	428b      	cmp	r3, r1
 800962a:	d101      	bne.n	8009630 <I2SEx_RxISR_I2SExt+0x64>
 800962c:	4b0c      	ldr	r3, [pc, #48]	; (8009660 <I2SEx_RxISR_I2SExt+0x94>)
 800962e:	e001      	b.n	8009634 <I2SEx_RxISR_I2SExt+0x68>
 8009630:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009634:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009638:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800963e:	b29b      	uxth	r3, r3
 8009640:	2b00      	cmp	r3, #0
 8009642:	d106      	bne.n	8009652 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f7ff ff03 	bl	8009458 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009652:	bf00      	nop
 8009654:	3708      	adds	r7, #8
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	40003800 	.word	0x40003800
 8009660:	40003400 	.word	0x40003400

08009664 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b086      	sub	sp, #24
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e25b      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f003 0301 	and.w	r3, r3, #1
 800967e:	2b00      	cmp	r3, #0
 8009680:	d075      	beq.n	800976e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009682:	4ba3      	ldr	r3, [pc, #652]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	f003 030c 	and.w	r3, r3, #12
 800968a:	2b04      	cmp	r3, #4
 800968c:	d00c      	beq.n	80096a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800968e:	4ba0      	ldr	r3, [pc, #640]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009696:	2b08      	cmp	r3, #8
 8009698:	d112      	bne.n	80096c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800969a:	4b9d      	ldr	r3, [pc, #628]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096a6:	d10b      	bne.n	80096c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80096a8:	4b99      	ldr	r3, [pc, #612]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d05b      	beq.n	800976c <HAL_RCC_OscConfig+0x108>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d157      	bne.n	800976c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	e236      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096c8:	d106      	bne.n	80096d8 <HAL_RCC_OscConfig+0x74>
 80096ca:	4b91      	ldr	r3, [pc, #580]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a90      	ldr	r2, [pc, #576]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096d4:	6013      	str	r3, [r2, #0]
 80096d6:	e01d      	b.n	8009714 <HAL_RCC_OscConfig+0xb0>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80096e0:	d10c      	bne.n	80096fc <HAL_RCC_OscConfig+0x98>
 80096e2:	4b8b      	ldr	r3, [pc, #556]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a8a      	ldr	r2, [pc, #552]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80096ec:	6013      	str	r3, [r2, #0]
 80096ee:	4b88      	ldr	r3, [pc, #544]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a87      	ldr	r2, [pc, #540]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096f8:	6013      	str	r3, [r2, #0]
 80096fa:	e00b      	b.n	8009714 <HAL_RCC_OscConfig+0xb0>
 80096fc:	4b84      	ldr	r3, [pc, #528]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a83      	ldr	r2, [pc, #524]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009702:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009706:	6013      	str	r3, [r2, #0]
 8009708:	4b81      	ldr	r3, [pc, #516]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a80      	ldr	r2, [pc, #512]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 800970e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009712:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d013      	beq.n	8009744 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800971c:	f7fc fee4 	bl	80064e8 <HAL_GetTick>
 8009720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009722:	e008      	b.n	8009736 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009724:	f7fc fee0 	bl	80064e8 <HAL_GetTick>
 8009728:	4602      	mov	r2, r0
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	2b64      	cmp	r3, #100	; 0x64
 8009730:	d901      	bls.n	8009736 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e1fb      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009736:	4b76      	ldr	r3, [pc, #472]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0f0      	beq.n	8009724 <HAL_RCC_OscConfig+0xc0>
 8009742:	e014      	b.n	800976e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009744:	f7fc fed0 	bl	80064e8 <HAL_GetTick>
 8009748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800974a:	e008      	b.n	800975e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800974c:	f7fc fecc 	bl	80064e8 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	2b64      	cmp	r3, #100	; 0x64
 8009758:	d901      	bls.n	800975e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e1e7      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800975e:	4b6c      	ldr	r3, [pc, #432]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1f0      	bne.n	800974c <HAL_RCC_OscConfig+0xe8>
 800976a:	e000      	b.n	800976e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800976c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f003 0302 	and.w	r3, r3, #2
 8009776:	2b00      	cmp	r3, #0
 8009778:	d063      	beq.n	8009842 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800977a:	4b65      	ldr	r3, [pc, #404]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f003 030c 	and.w	r3, r3, #12
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00b      	beq.n	800979e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009786:	4b62      	ldr	r3, [pc, #392]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800978e:	2b08      	cmp	r3, #8
 8009790:	d11c      	bne.n	80097cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009792:	4b5f      	ldr	r3, [pc, #380]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800979a:	2b00      	cmp	r3, #0
 800979c:	d116      	bne.n	80097cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800979e:	4b5c      	ldr	r3, [pc, #368]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 0302 	and.w	r3, r3, #2
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d005      	beq.n	80097b6 <HAL_RCC_OscConfig+0x152>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d001      	beq.n	80097b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e1bb      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097b6:	4b56      	ldr	r3, [pc, #344]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	00db      	lsls	r3, r3, #3
 80097c4:	4952      	ldr	r1, [pc, #328]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80097c6:	4313      	orrs	r3, r2
 80097c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80097ca:	e03a      	b.n	8009842 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d020      	beq.n	8009816 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80097d4:	4b4f      	ldr	r3, [pc, #316]	; (8009914 <HAL_RCC_OscConfig+0x2b0>)
 80097d6:	2201      	movs	r2, #1
 80097d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097da:	f7fc fe85 	bl	80064e8 <HAL_GetTick>
 80097de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097e0:	e008      	b.n	80097f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80097e2:	f7fc fe81 	bl	80064e8 <HAL_GetTick>
 80097e6:	4602      	mov	r2, r0
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	1ad3      	subs	r3, r2, r3
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d901      	bls.n	80097f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80097f0:	2303      	movs	r3, #3
 80097f2:	e19c      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097f4:	4b46      	ldr	r3, [pc, #280]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f003 0302 	and.w	r3, r3, #2
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d0f0      	beq.n	80097e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009800:	4b43      	ldr	r3, [pc, #268]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	00db      	lsls	r3, r3, #3
 800980e:	4940      	ldr	r1, [pc, #256]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009810:	4313      	orrs	r3, r2
 8009812:	600b      	str	r3, [r1, #0]
 8009814:	e015      	b.n	8009842 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009816:	4b3f      	ldr	r3, [pc, #252]	; (8009914 <HAL_RCC_OscConfig+0x2b0>)
 8009818:	2200      	movs	r2, #0
 800981a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800981c:	f7fc fe64 	bl	80064e8 <HAL_GetTick>
 8009820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009822:	e008      	b.n	8009836 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009824:	f7fc fe60 	bl	80064e8 <HAL_GetTick>
 8009828:	4602      	mov	r2, r0
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	2b02      	cmp	r3, #2
 8009830:	d901      	bls.n	8009836 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009832:	2303      	movs	r3, #3
 8009834:	e17b      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009836:	4b36      	ldr	r3, [pc, #216]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 0302 	and.w	r3, r3, #2
 800983e:	2b00      	cmp	r3, #0
 8009840:	d1f0      	bne.n	8009824 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 0308 	and.w	r3, r3, #8
 800984a:	2b00      	cmp	r3, #0
 800984c:	d030      	beq.n	80098b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	695b      	ldr	r3, [r3, #20]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d016      	beq.n	8009884 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009856:	4b30      	ldr	r3, [pc, #192]	; (8009918 <HAL_RCC_OscConfig+0x2b4>)
 8009858:	2201      	movs	r2, #1
 800985a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800985c:	f7fc fe44 	bl	80064e8 <HAL_GetTick>
 8009860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009862:	e008      	b.n	8009876 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009864:	f7fc fe40 	bl	80064e8 <HAL_GetTick>
 8009868:	4602      	mov	r2, r0
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	1ad3      	subs	r3, r2, r3
 800986e:	2b02      	cmp	r3, #2
 8009870:	d901      	bls.n	8009876 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e15b      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009876:	4b26      	ldr	r3, [pc, #152]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 8009878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800987a:	f003 0302 	and.w	r3, r3, #2
 800987e:	2b00      	cmp	r3, #0
 8009880:	d0f0      	beq.n	8009864 <HAL_RCC_OscConfig+0x200>
 8009882:	e015      	b.n	80098b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009884:	4b24      	ldr	r3, [pc, #144]	; (8009918 <HAL_RCC_OscConfig+0x2b4>)
 8009886:	2200      	movs	r2, #0
 8009888:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800988a:	f7fc fe2d 	bl	80064e8 <HAL_GetTick>
 800988e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009890:	e008      	b.n	80098a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009892:	f7fc fe29 	bl	80064e8 <HAL_GetTick>
 8009896:	4602      	mov	r2, r0
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	2b02      	cmp	r3, #2
 800989e:	d901      	bls.n	80098a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80098a0:	2303      	movs	r3, #3
 80098a2:	e144      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098a4:	4b1a      	ldr	r3, [pc, #104]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80098a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098a8:	f003 0302 	and.w	r3, r3, #2
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d1f0      	bne.n	8009892 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f003 0304 	and.w	r3, r3, #4
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 80a0 	beq.w	80099fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098be:	2300      	movs	r3, #0
 80098c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098c2:	4b13      	ldr	r3, [pc, #76]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80098c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10f      	bne.n	80098ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098ce:	2300      	movs	r3, #0
 80098d0:	60bb      	str	r3, [r7, #8]
 80098d2:	4b0f      	ldr	r3, [pc, #60]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80098d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098d6:	4a0e      	ldr	r2, [pc, #56]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80098d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098dc:	6413      	str	r3, [r2, #64]	; 0x40
 80098de:	4b0c      	ldr	r3, [pc, #48]	; (8009910 <HAL_RCC_OscConfig+0x2ac>)
 80098e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098e6:	60bb      	str	r3, [r7, #8]
 80098e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80098ea:	2301      	movs	r3, #1
 80098ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80098ee:	4b0b      	ldr	r3, [pc, #44]	; (800991c <HAL_RCC_OscConfig+0x2b8>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d121      	bne.n	800993e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80098fa:	4b08      	ldr	r3, [pc, #32]	; (800991c <HAL_RCC_OscConfig+0x2b8>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a07      	ldr	r2, [pc, #28]	; (800991c <HAL_RCC_OscConfig+0x2b8>)
 8009900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009906:	f7fc fdef 	bl	80064e8 <HAL_GetTick>
 800990a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800990c:	e011      	b.n	8009932 <HAL_RCC_OscConfig+0x2ce>
 800990e:	bf00      	nop
 8009910:	40023800 	.word	0x40023800
 8009914:	42470000 	.word	0x42470000
 8009918:	42470e80 	.word	0x42470e80
 800991c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009920:	f7fc fde2 	bl	80064e8 <HAL_GetTick>
 8009924:	4602      	mov	r2, r0
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	1ad3      	subs	r3, r2, r3
 800992a:	2b02      	cmp	r3, #2
 800992c:	d901      	bls.n	8009932 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800992e:	2303      	movs	r3, #3
 8009930:	e0fd      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009932:	4b81      	ldr	r3, [pc, #516]	; (8009b38 <HAL_RCC_OscConfig+0x4d4>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800993a:	2b00      	cmp	r3, #0
 800993c:	d0f0      	beq.n	8009920 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d106      	bne.n	8009954 <HAL_RCC_OscConfig+0x2f0>
 8009946:	4b7d      	ldr	r3, [pc, #500]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800994a:	4a7c      	ldr	r2, [pc, #496]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 800994c:	f043 0301 	orr.w	r3, r3, #1
 8009950:	6713      	str	r3, [r2, #112]	; 0x70
 8009952:	e01c      	b.n	800998e <HAL_RCC_OscConfig+0x32a>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	2b05      	cmp	r3, #5
 800995a:	d10c      	bne.n	8009976 <HAL_RCC_OscConfig+0x312>
 800995c:	4b77      	ldr	r3, [pc, #476]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 800995e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009960:	4a76      	ldr	r2, [pc, #472]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009962:	f043 0304 	orr.w	r3, r3, #4
 8009966:	6713      	str	r3, [r2, #112]	; 0x70
 8009968:	4b74      	ldr	r3, [pc, #464]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 800996a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800996c:	4a73      	ldr	r2, [pc, #460]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 800996e:	f043 0301 	orr.w	r3, r3, #1
 8009972:	6713      	str	r3, [r2, #112]	; 0x70
 8009974:	e00b      	b.n	800998e <HAL_RCC_OscConfig+0x32a>
 8009976:	4b71      	ldr	r3, [pc, #452]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800997a:	4a70      	ldr	r2, [pc, #448]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 800997c:	f023 0301 	bic.w	r3, r3, #1
 8009980:	6713      	str	r3, [r2, #112]	; 0x70
 8009982:	4b6e      	ldr	r3, [pc, #440]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009986:	4a6d      	ldr	r2, [pc, #436]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009988:	f023 0304 	bic.w	r3, r3, #4
 800998c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	689b      	ldr	r3, [r3, #8]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d015      	beq.n	80099c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009996:	f7fc fda7 	bl	80064e8 <HAL_GetTick>
 800999a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800999c:	e00a      	b.n	80099b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800999e:	f7fc fda3 	bl	80064e8 <HAL_GetTick>
 80099a2:	4602      	mov	r2, r0
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	1ad3      	subs	r3, r2, r3
 80099a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d901      	bls.n	80099b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80099b0:	2303      	movs	r3, #3
 80099b2:	e0bc      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099b4:	4b61      	ldr	r3, [pc, #388]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 80099b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099b8:	f003 0302 	and.w	r3, r3, #2
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d0ee      	beq.n	800999e <HAL_RCC_OscConfig+0x33a>
 80099c0:	e014      	b.n	80099ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80099c2:	f7fc fd91 	bl	80064e8 <HAL_GetTick>
 80099c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80099c8:	e00a      	b.n	80099e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80099ca:	f7fc fd8d 	bl	80064e8 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d8:	4293      	cmp	r3, r2
 80099da:	d901      	bls.n	80099e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80099dc:	2303      	movs	r3, #3
 80099de:	e0a6      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80099e0:	4b56      	ldr	r3, [pc, #344]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 80099e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099e4:	f003 0302 	and.w	r3, r3, #2
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d1ee      	bne.n	80099ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80099ec:	7dfb      	ldrb	r3, [r7, #23]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d105      	bne.n	80099fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80099f2:	4b52      	ldr	r3, [pc, #328]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 80099f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099f6:	4a51      	ldr	r2, [pc, #324]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 80099f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f000 8092 	beq.w	8009b2c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009a08:	4b4c      	ldr	r3, [pc, #304]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f003 030c 	and.w	r3, r3, #12
 8009a10:	2b08      	cmp	r3, #8
 8009a12:	d05c      	beq.n	8009ace <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	2b02      	cmp	r3, #2
 8009a1a:	d141      	bne.n	8009aa0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a1c:	4b48      	ldr	r3, [pc, #288]	; (8009b40 <HAL_RCC_OscConfig+0x4dc>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a22:	f7fc fd61 	bl	80064e8 <HAL_GetTick>
 8009a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a28:	e008      	b.n	8009a3c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009a2a:	f7fc fd5d 	bl	80064e8 <HAL_GetTick>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	1ad3      	subs	r3, r2, r3
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d901      	bls.n	8009a3c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009a38:	2303      	movs	r3, #3
 8009a3a:	e078      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a3c:	4b3f      	ldr	r3, [pc, #252]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1f0      	bne.n	8009a2a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	69da      	ldr	r2, [r3, #28]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6a1b      	ldr	r3, [r3, #32]
 8009a50:	431a      	orrs	r2, r3
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a56:	019b      	lsls	r3, r3, #6
 8009a58:	431a      	orrs	r2, r3
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a5e:	085b      	lsrs	r3, r3, #1
 8009a60:	3b01      	subs	r3, #1
 8009a62:	041b      	lsls	r3, r3, #16
 8009a64:	431a      	orrs	r2, r3
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a6a:	061b      	lsls	r3, r3, #24
 8009a6c:	4933      	ldr	r1, [pc, #204]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a72:	4b33      	ldr	r3, [pc, #204]	; (8009b40 <HAL_RCC_OscConfig+0x4dc>)
 8009a74:	2201      	movs	r2, #1
 8009a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a78:	f7fc fd36 	bl	80064e8 <HAL_GetTick>
 8009a7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a7e:	e008      	b.n	8009a92 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009a80:	f7fc fd32 	bl	80064e8 <HAL_GetTick>
 8009a84:	4602      	mov	r2, r0
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	1ad3      	subs	r3, r2, r3
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d901      	bls.n	8009a92 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009a8e:	2303      	movs	r3, #3
 8009a90:	e04d      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a92:	4b2a      	ldr	r3, [pc, #168]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d0f0      	beq.n	8009a80 <HAL_RCC_OscConfig+0x41c>
 8009a9e:	e045      	b.n	8009b2c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009aa0:	4b27      	ldr	r3, [pc, #156]	; (8009b40 <HAL_RCC_OscConfig+0x4dc>)
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009aa6:	f7fc fd1f 	bl	80064e8 <HAL_GetTick>
 8009aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009aac:	e008      	b.n	8009ac0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009aae:	f7fc fd1b 	bl	80064e8 <HAL_GetTick>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	1ad3      	subs	r3, r2, r3
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	d901      	bls.n	8009ac0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009abc:	2303      	movs	r3, #3
 8009abe:	e036      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ac0:	4b1e      	ldr	r3, [pc, #120]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d1f0      	bne.n	8009aae <HAL_RCC_OscConfig+0x44a>
 8009acc:	e02e      	b.n	8009b2c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	699b      	ldr	r3, [r3, #24]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d101      	bne.n	8009ada <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e029      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009ada:	4b18      	ldr	r3, [pc, #96]	; (8009b3c <HAL_RCC_OscConfig+0x4d8>)
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	69db      	ldr	r3, [r3, #28]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d11c      	bne.n	8009b28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d115      	bne.n	8009b28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009afc:	68fa      	ldr	r2, [r7, #12]
 8009afe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009b02:	4013      	ands	r3, r2
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d10d      	bne.n	8009b28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d106      	bne.n	8009b28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d001      	beq.n	8009b2c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	e000      	b.n	8009b2e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3718      	adds	r7, #24
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	40007000 	.word	0x40007000
 8009b3c:	40023800 	.word	0x40023800
 8009b40:	42470060 	.word	0x42470060

08009b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d101      	bne.n	8009b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e0cc      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009b58:	4b68      	ldr	r3, [pc, #416]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f003 030f 	and.w	r3, r3, #15
 8009b60:	683a      	ldr	r2, [r7, #0]
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d90c      	bls.n	8009b80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b66:	4b65      	ldr	r3, [pc, #404]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009b68:	683a      	ldr	r2, [r7, #0]
 8009b6a:	b2d2      	uxtb	r2, r2
 8009b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b6e:	4b63      	ldr	r3, [pc, #396]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 030f 	and.w	r3, r3, #15
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d001      	beq.n	8009b80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e0b8      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f003 0302 	and.w	r3, r3, #2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d020      	beq.n	8009bce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f003 0304 	and.w	r3, r3, #4
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d005      	beq.n	8009ba4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009b98:	4b59      	ldr	r3, [pc, #356]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	4a58      	ldr	r2, [pc, #352]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009b9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009ba2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f003 0308 	and.w	r3, r3, #8
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d005      	beq.n	8009bbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009bb0:	4b53      	ldr	r3, [pc, #332]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009bb2:	689b      	ldr	r3, [r3, #8]
 8009bb4:	4a52      	ldr	r2, [pc, #328]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009bb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009bba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009bbc:	4b50      	ldr	r3, [pc, #320]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	494d      	ldr	r1, [pc, #308]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f003 0301 	and.w	r3, r3, #1
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d044      	beq.n	8009c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d107      	bne.n	8009bf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009be2:	4b47      	ldr	r3, [pc, #284]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d119      	bne.n	8009c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e07f      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d003      	beq.n	8009c02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009bfe:	2b03      	cmp	r3, #3
 8009c00:	d107      	bne.n	8009c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c02:	4b3f      	ldr	r3, [pc, #252]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d109      	bne.n	8009c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e06f      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c12:	4b3b      	ldr	r3, [pc, #236]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0302 	and.w	r3, r3, #2
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e067      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009c22:	4b37      	ldr	r3, [pc, #220]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	f023 0203 	bic.w	r2, r3, #3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	4934      	ldr	r1, [pc, #208]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c30:	4313      	orrs	r3, r2
 8009c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009c34:	f7fc fc58 	bl	80064e8 <HAL_GetTick>
 8009c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c3a:	e00a      	b.n	8009c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c3c:	f7fc fc54 	bl	80064e8 <HAL_GetTick>
 8009c40:	4602      	mov	r2, r0
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	1ad3      	subs	r3, r2, r3
 8009c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d901      	bls.n	8009c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	e04f      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c52:	4b2b      	ldr	r3, [pc, #172]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c54:	689b      	ldr	r3, [r3, #8]
 8009c56:	f003 020c 	and.w	r2, r3, #12
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d1eb      	bne.n	8009c3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009c64:	4b25      	ldr	r3, [pc, #148]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f003 030f 	and.w	r3, r3, #15
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d20c      	bcs.n	8009c8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c72:	4b22      	ldr	r3, [pc, #136]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009c74:	683a      	ldr	r2, [r7, #0]
 8009c76:	b2d2      	uxtb	r2, r2
 8009c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c7a:	4b20      	ldr	r3, [pc, #128]	; (8009cfc <HAL_RCC_ClockConfig+0x1b8>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 030f 	and.w	r3, r3, #15
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d001      	beq.n	8009c8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	e032      	b.n	8009cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 0304 	and.w	r3, r3, #4
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d008      	beq.n	8009caa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009c98:	4b19      	ldr	r3, [pc, #100]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	4916      	ldr	r1, [pc, #88]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0308 	and.w	r3, r3, #8
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d009      	beq.n	8009cca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009cb6:	4b12      	ldr	r3, [pc, #72]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	00db      	lsls	r3, r3, #3
 8009cc4:	490e      	ldr	r1, [pc, #56]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009cca:	f000 f821 	bl	8009d10 <HAL_RCC_GetSysClockFreq>
 8009cce:	4601      	mov	r1, r0
 8009cd0:	4b0b      	ldr	r3, [pc, #44]	; (8009d00 <HAL_RCC_ClockConfig+0x1bc>)
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	091b      	lsrs	r3, r3, #4
 8009cd6:	f003 030f 	and.w	r3, r3, #15
 8009cda:	4a0a      	ldr	r2, [pc, #40]	; (8009d04 <HAL_RCC_ClockConfig+0x1c0>)
 8009cdc:	5cd3      	ldrb	r3, [r2, r3]
 8009cde:	fa21 f303 	lsr.w	r3, r1, r3
 8009ce2:	4a09      	ldr	r2, [pc, #36]	; (8009d08 <HAL_RCC_ClockConfig+0x1c4>)
 8009ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009ce6:	4b09      	ldr	r3, [pc, #36]	; (8009d0c <HAL_RCC_ClockConfig+0x1c8>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4618      	mov	r0, r3
 8009cec:	f7fc f81a 	bl	8005d24 <HAL_InitTick>

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	40023c00 	.word	0x40023c00
 8009d00:	40023800 	.word	0x40023800
 8009d04:	0800d490 	.word	0x0800d490
 8009d08:	20000038 	.word	0x20000038
 8009d0c:	20000058 	.word	0x20000058

08009d10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d12:	b085      	sub	sp, #20
 8009d14:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009d16:	2300      	movs	r3, #0
 8009d18:	607b      	str	r3, [r7, #4]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60fb      	str	r3, [r7, #12]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009d22:	2300      	movs	r3, #0
 8009d24:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009d26:	4b63      	ldr	r3, [pc, #396]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	f003 030c 	and.w	r3, r3, #12
 8009d2e:	2b04      	cmp	r3, #4
 8009d30:	d007      	beq.n	8009d42 <HAL_RCC_GetSysClockFreq+0x32>
 8009d32:	2b08      	cmp	r3, #8
 8009d34:	d008      	beq.n	8009d48 <HAL_RCC_GetSysClockFreq+0x38>
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f040 80b4 	bne.w	8009ea4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009d3c:	4b5e      	ldr	r3, [pc, #376]	; (8009eb8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009d3e:	60bb      	str	r3, [r7, #8]
       break;
 8009d40:	e0b3      	b.n	8009eaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009d42:	4b5e      	ldr	r3, [pc, #376]	; (8009ebc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009d44:	60bb      	str	r3, [r7, #8]
      break;
 8009d46:	e0b0      	b.n	8009eaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009d48:	4b5a      	ldr	r3, [pc, #360]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d50:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009d52:	4b58      	ldr	r3, [pc, #352]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d04a      	beq.n	8009df4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009d5e:	4b55      	ldr	r3, [pc, #340]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	099b      	lsrs	r3, r3, #6
 8009d64:	f04f 0400 	mov.w	r4, #0
 8009d68:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009d6c:	f04f 0200 	mov.w	r2, #0
 8009d70:	ea03 0501 	and.w	r5, r3, r1
 8009d74:	ea04 0602 	and.w	r6, r4, r2
 8009d78:	4629      	mov	r1, r5
 8009d7a:	4632      	mov	r2, r6
 8009d7c:	f04f 0300 	mov.w	r3, #0
 8009d80:	f04f 0400 	mov.w	r4, #0
 8009d84:	0154      	lsls	r4, r2, #5
 8009d86:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009d8a:	014b      	lsls	r3, r1, #5
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	4622      	mov	r2, r4
 8009d90:	1b49      	subs	r1, r1, r5
 8009d92:	eb62 0206 	sbc.w	r2, r2, r6
 8009d96:	f04f 0300 	mov.w	r3, #0
 8009d9a:	f04f 0400 	mov.w	r4, #0
 8009d9e:	0194      	lsls	r4, r2, #6
 8009da0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009da4:	018b      	lsls	r3, r1, #6
 8009da6:	1a5b      	subs	r3, r3, r1
 8009da8:	eb64 0402 	sbc.w	r4, r4, r2
 8009dac:	f04f 0100 	mov.w	r1, #0
 8009db0:	f04f 0200 	mov.w	r2, #0
 8009db4:	00e2      	lsls	r2, r4, #3
 8009db6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009dba:	00d9      	lsls	r1, r3, #3
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	4614      	mov	r4, r2
 8009dc0:	195b      	adds	r3, r3, r5
 8009dc2:	eb44 0406 	adc.w	r4, r4, r6
 8009dc6:	f04f 0100 	mov.w	r1, #0
 8009dca:	f04f 0200 	mov.w	r2, #0
 8009dce:	0262      	lsls	r2, r4, #9
 8009dd0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009dd4:	0259      	lsls	r1, r3, #9
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4614      	mov	r4, r2
 8009dda:	4618      	mov	r0, r3
 8009ddc:	4621      	mov	r1, r4
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f04f 0400 	mov.w	r4, #0
 8009de4:	461a      	mov	r2, r3
 8009de6:	4623      	mov	r3, r4
 8009de8:	f7f6 fa42 	bl	8000270 <__aeabi_uldivmod>
 8009dec:	4603      	mov	r3, r0
 8009dee:	460c      	mov	r4, r1
 8009df0:	60fb      	str	r3, [r7, #12]
 8009df2:	e049      	b.n	8009e88 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009df4:	4b2f      	ldr	r3, [pc, #188]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	099b      	lsrs	r3, r3, #6
 8009dfa:	f04f 0400 	mov.w	r4, #0
 8009dfe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009e02:	f04f 0200 	mov.w	r2, #0
 8009e06:	ea03 0501 	and.w	r5, r3, r1
 8009e0a:	ea04 0602 	and.w	r6, r4, r2
 8009e0e:	4629      	mov	r1, r5
 8009e10:	4632      	mov	r2, r6
 8009e12:	f04f 0300 	mov.w	r3, #0
 8009e16:	f04f 0400 	mov.w	r4, #0
 8009e1a:	0154      	lsls	r4, r2, #5
 8009e1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009e20:	014b      	lsls	r3, r1, #5
 8009e22:	4619      	mov	r1, r3
 8009e24:	4622      	mov	r2, r4
 8009e26:	1b49      	subs	r1, r1, r5
 8009e28:	eb62 0206 	sbc.w	r2, r2, r6
 8009e2c:	f04f 0300 	mov.w	r3, #0
 8009e30:	f04f 0400 	mov.w	r4, #0
 8009e34:	0194      	lsls	r4, r2, #6
 8009e36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009e3a:	018b      	lsls	r3, r1, #6
 8009e3c:	1a5b      	subs	r3, r3, r1
 8009e3e:	eb64 0402 	sbc.w	r4, r4, r2
 8009e42:	f04f 0100 	mov.w	r1, #0
 8009e46:	f04f 0200 	mov.w	r2, #0
 8009e4a:	00e2      	lsls	r2, r4, #3
 8009e4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009e50:	00d9      	lsls	r1, r3, #3
 8009e52:	460b      	mov	r3, r1
 8009e54:	4614      	mov	r4, r2
 8009e56:	195b      	adds	r3, r3, r5
 8009e58:	eb44 0406 	adc.w	r4, r4, r6
 8009e5c:	f04f 0100 	mov.w	r1, #0
 8009e60:	f04f 0200 	mov.w	r2, #0
 8009e64:	02a2      	lsls	r2, r4, #10
 8009e66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009e6a:	0299      	lsls	r1, r3, #10
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	4614      	mov	r4, r2
 8009e70:	4618      	mov	r0, r3
 8009e72:	4621      	mov	r1, r4
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f04f 0400 	mov.w	r4, #0
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	4623      	mov	r3, r4
 8009e7e:	f7f6 f9f7 	bl	8000270 <__aeabi_uldivmod>
 8009e82:	4603      	mov	r3, r0
 8009e84:	460c      	mov	r4, r1
 8009e86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009e88:	4b0a      	ldr	r3, [pc, #40]	; (8009eb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	0c1b      	lsrs	r3, r3, #16
 8009e8e:	f003 0303 	and.w	r3, r3, #3
 8009e92:	3301      	adds	r3, #1
 8009e94:	005b      	lsls	r3, r3, #1
 8009e96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea0:	60bb      	str	r3, [r7, #8]
      break;
 8009ea2:	e002      	b.n	8009eaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009ea4:	4b04      	ldr	r3, [pc, #16]	; (8009eb8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009ea6:	60bb      	str	r3, [r7, #8]
      break;
 8009ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009eaa:	68bb      	ldr	r3, [r7, #8]
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eb4:	40023800 	.word	0x40023800
 8009eb8:	00f42400 	.word	0x00f42400
 8009ebc:	007a1200 	.word	0x007a1200

08009ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ec4:	4b03      	ldr	r3, [pc, #12]	; (8009ed4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	20000038 	.word	0x20000038

08009ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009edc:	f7ff fff0 	bl	8009ec0 <HAL_RCC_GetHCLKFreq>
 8009ee0:	4601      	mov	r1, r0
 8009ee2:	4b05      	ldr	r3, [pc, #20]	; (8009ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	0a9b      	lsrs	r3, r3, #10
 8009ee8:	f003 0307 	and.w	r3, r3, #7
 8009eec:	4a03      	ldr	r2, [pc, #12]	; (8009efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8009eee:	5cd3      	ldrb	r3, [r2, r3]
 8009ef0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	40023800 	.word	0x40023800
 8009efc:	0800d4a0 	.word	0x0800d4a0

08009f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009f04:	f7ff ffdc 	bl	8009ec0 <HAL_RCC_GetHCLKFreq>
 8009f08:	4601      	mov	r1, r0
 8009f0a:	4b05      	ldr	r3, [pc, #20]	; (8009f20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	0b5b      	lsrs	r3, r3, #13
 8009f10:	f003 0307 	and.w	r3, r3, #7
 8009f14:	4a03      	ldr	r2, [pc, #12]	; (8009f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009f16:	5cd3      	ldrb	r3, [r2, r3]
 8009f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	40023800 	.word	0x40023800
 8009f24:	0800d4a0 	.word	0x0800d4a0

08009f28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	220f      	movs	r2, #15
 8009f36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009f38:	4b12      	ldr	r3, [pc, #72]	; (8009f84 <HAL_RCC_GetClockConfig+0x5c>)
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f003 0203 	and.w	r2, r3, #3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009f44:	4b0f      	ldr	r3, [pc, #60]	; (8009f84 <HAL_RCC_GetClockConfig+0x5c>)
 8009f46:	689b      	ldr	r3, [r3, #8]
 8009f48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009f50:	4b0c      	ldr	r3, [pc, #48]	; (8009f84 <HAL_RCC_GetClockConfig+0x5c>)
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009f5c:	4b09      	ldr	r3, [pc, #36]	; (8009f84 <HAL_RCC_GetClockConfig+0x5c>)
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	08db      	lsrs	r3, r3, #3
 8009f62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009f6a:	4b07      	ldr	r3, [pc, #28]	; (8009f88 <HAL_RCC_GetClockConfig+0x60>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f003 020f 	and.w	r2, r3, #15
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	601a      	str	r2, [r3, #0]
}
 8009f76:	bf00      	nop
 8009f78:	370c      	adds	r7, #12
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	40023800 	.word	0x40023800
 8009f88:	40023c00 	.word	0x40023c00

08009f8c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b086      	sub	sp, #24
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009f94:	2300      	movs	r3, #0
 8009f96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 0301 	and.w	r3, r3, #1
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d105      	bne.n	8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d035      	beq.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009fb4:	4b62      	ldr	r3, [pc, #392]	; (800a140 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009fba:	f7fc fa95 	bl	80064e8 <HAL_GetTick>
 8009fbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009fc0:	e008      	b.n	8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009fc2:	f7fc fa91 	bl	80064e8 <HAL_GetTick>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d901      	bls.n	8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	e0b0      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009fd4:	4b5b      	ldr	r3, [pc, #364]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1f0      	bne.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	019a      	lsls	r2, r3, #6
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	071b      	lsls	r3, r3, #28
 8009fec:	4955      	ldr	r1, [pc, #340]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009ff4:	4b52      	ldr	r3, [pc, #328]	; (800a140 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009ffa:	f7fc fa75 	bl	80064e8 <HAL_GetTick>
 8009ffe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a000:	e008      	b.n	800a014 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a002:	f7fc fa71 	bl	80064e8 <HAL_GetTick>
 800a006:	4602      	mov	r2, r0
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	1ad3      	subs	r3, r2, r3
 800a00c:	2b02      	cmp	r3, #2
 800a00e:	d901      	bls.n	800a014 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a010:	2303      	movs	r3, #3
 800a012:	e090      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a014:	4b4b      	ldr	r3, [pc, #300]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d0f0      	beq.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0302 	and.w	r3, r3, #2
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 8083 	beq.w	800a134 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a02e:	2300      	movs	r3, #0
 800a030:	60fb      	str	r3, [r7, #12]
 800a032:	4b44      	ldr	r3, [pc, #272]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a036:	4a43      	ldr	r2, [pc, #268]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a03c:	6413      	str	r3, [r2, #64]	; 0x40
 800a03e:	4b41      	ldr	r3, [pc, #260]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a04a:	4b3f      	ldr	r3, [pc, #252]	; (800a148 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a3e      	ldr	r2, [pc, #248]	; (800a148 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a054:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a056:	f7fc fa47 	bl	80064e8 <HAL_GetTick>
 800a05a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a05c:	e008      	b.n	800a070 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a05e:	f7fc fa43 	bl	80064e8 <HAL_GetTick>
 800a062:	4602      	mov	r2, r0
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	1ad3      	subs	r3, r2, r3
 800a068:	2b02      	cmp	r3, #2
 800a06a:	d901      	bls.n	800a070 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a06c:	2303      	movs	r3, #3
 800a06e:	e062      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a070:	4b35      	ldr	r3, [pc, #212]	; (800a148 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d0f0      	beq.n	800a05e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a07c:	4b31      	ldr	r3, [pc, #196]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a07e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a080:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a084:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d02f      	beq.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a094:	693a      	ldr	r2, [r7, #16]
 800a096:	429a      	cmp	r2, r3
 800a098:	d028      	beq.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a09a:	4b2a      	ldr	r3, [pc, #168]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a09c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a09e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0a2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a0a4:	4b29      	ldr	r3, [pc, #164]	; (800a14c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a0aa:	4b28      	ldr	r3, [pc, #160]	; (800a14c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a0b0:	4a24      	ldr	r2, [pc, #144]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a0b6:	4b23      	ldr	r3, [pc, #140]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d114      	bne.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a0c2:	f7fc fa11 	bl	80064e8 <HAL_GetTick>
 800a0c6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0c8:	e00a      	b.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a0ca:	f7fc fa0d 	bl	80064e8 <HAL_GetTick>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	1ad3      	subs	r3, r2, r3
 800a0d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d901      	bls.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e02a      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0e0:	4b18      	ldr	r3, [pc, #96]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0e4:	f003 0302 	and.w	r3, r3, #2
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0ee      	beq.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0f8:	d10d      	bne.n	800a116 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a0fa:	4b12      	ldr	r3, [pc, #72]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a10a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a10e:	490d      	ldr	r1, [pc, #52]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a110:	4313      	orrs	r3, r2
 800a112:	608b      	str	r3, [r1, #8]
 800a114:	e005      	b.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a116:	4b0b      	ldr	r3, [pc, #44]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	4a0a      	ldr	r2, [pc, #40]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a11c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a120:	6093      	str	r3, [r2, #8]
 800a122:	4b08      	ldr	r3, [pc, #32]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a124:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a12e:	4905      	ldr	r1, [pc, #20]	; (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a130:	4313      	orrs	r3, r2
 800a132:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a134:	2300      	movs	r3, #0
}
 800a136:	4618      	mov	r0, r3
 800a138:	3718      	adds	r7, #24
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	42470068 	.word	0x42470068
 800a144:	40023800 	.word	0x40023800
 800a148:	40007000 	.word	0x40007000
 800a14c:	42470e40 	.word	0x42470e40

0800a150 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a150:	b480      	push	{r7}
 800a152:	b085      	sub	sp, #20
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2203      	movs	r2, #3
 800a15c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800a15e:	4b11      	ldr	r3, [pc, #68]	; (800a1a4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a160:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a164:	099b      	lsrs	r3, r3, #6
 800a166:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a16e:	4b0d      	ldr	r3, [pc, #52]	; (800a1a4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a170:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a174:	0f1b      	lsrs	r3, r3, #28
 800a176:	f003 0207 	and.w	r2, r3, #7
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800a17e:	4b09      	ldr	r3, [pc, #36]	; (800a1a4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a186:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800a188:	4b06      	ldr	r3, [pc, #24]	; (800a1a4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a18a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a18c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	431a      	orrs	r2, r3
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800a198:	bf00      	nop
 800a19a:	3714      	adds	r7, #20
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr
 800a1a4:	40023800 	.word	0x40023800

0800a1a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b087      	sub	sp, #28
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2b01      	cmp	r3, #1
 800a1c4:	d13d      	bne.n	800a242 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800a1c6:	4b22      	ldr	r3, [pc, #136]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a1ce:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d004      	beq.n	800a1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d12f      	bne.n	800a23a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800a1da:	4b1e      	ldr	r3, [pc, #120]	; (800a254 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a1dc:	617b      	str	r3, [r7, #20]
          break;
 800a1de:	e02f      	b.n	800a240 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a1e0:	4b1b      	ldr	r3, [pc, #108]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a1ec:	d108      	bne.n	800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a1ee:	4b18      	ldr	r3, [pc, #96]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a1f6:	4a18      	ldr	r2, [pc, #96]	; (800a258 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a1f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1fc:	613b      	str	r3, [r7, #16]
 800a1fe:	e007      	b.n	800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a200:	4b13      	ldr	r3, [pc, #76]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a208:	4a14      	ldr	r2, [pc, #80]	; (800a25c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800a20a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a20e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800a210:	4b0f      	ldr	r3, [pc, #60]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a212:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a216:	099b      	lsrs	r3, r3, #6
 800a218:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	fb02 f303 	mul.w	r3, r2, r3
 800a222:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800a224:	4b0a      	ldr	r3, [pc, #40]	; (800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a22a:	0f1b      	lsrs	r3, r3, #28
 800a22c:	f003 0307 	and.w	r3, r3, #7
 800a230:	68ba      	ldr	r2, [r7, #8]
 800a232:	fbb2 f3f3 	udiv	r3, r2, r3
 800a236:	617b      	str	r3, [r7, #20]
          break;
 800a238:	e002      	b.n	800a240 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800a23a:	2300      	movs	r3, #0
 800a23c:	617b      	str	r3, [r7, #20]
          break;
 800a23e:	bf00      	nop
        }
      }
      break;
 800a240:	bf00      	nop
    }
  }
  return frequency;
 800a242:	697b      	ldr	r3, [r7, #20]
}
 800a244:	4618      	mov	r0, r3
 800a246:	371c      	adds	r7, #28
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr
 800a250:	40023800 	.word	0x40023800
 800a254:	00bb8000 	.word	0x00bb8000
 800a258:	007a1200 	.word	0x007a1200
 800a25c:	00f42400 	.word	0x00f42400

0800a260 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e056      	b.n	800a320 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	2b00      	cmp	r3, #0
 800a282:	d106      	bne.n	800a292 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7fb fc9b 	bl	8005bc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2202      	movs	r2, #2
 800a296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2a8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	431a      	orrs	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	431a      	orrs	r2, r3
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	695b      	ldr	r3, [r3, #20]
 800a2c4:	431a      	orrs	r2, r3
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	699b      	ldr	r3, [r3, #24]
 800a2ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2ce:	431a      	orrs	r2, r3
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	69db      	ldr	r3, [r3, #28]
 800a2d4:	431a      	orrs	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6a1b      	ldr	r3, [r3, #32]
 800a2da:	ea42 0103 	orr.w	r1, r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	430a      	orrs	r2, r1
 800a2e8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	699b      	ldr	r3, [r3, #24]
 800a2ee:	0c1b      	lsrs	r3, r3, #16
 800a2f0:	f003 0104 	and.w	r1, r3, #4
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	430a      	orrs	r2, r1
 800a2fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	69da      	ldr	r2, [r3, #28]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a30e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2201      	movs	r2, #1
 800a31a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3708      	adds	r7, #8
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}

0800a328 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b082      	sub	sp, #8
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d101      	bne.n	800a33a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e01a      	b.n	800a370 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2202      	movs	r2, #2
 800a33e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a350:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f7fb fc80 	bl	8005c58 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3708      	adds	r7, #8
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b088      	sub	sp, #32
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	603b      	str	r3, [r7, #0]
 800a384:	4613      	mov	r3, r2
 800a386:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a388:	2300      	movs	r3, #0
 800a38a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a392:	2b01      	cmp	r3, #1
 800a394:	d101      	bne.n	800a39a <HAL_SPI_Transmit+0x22>
 800a396:	2302      	movs	r3, #2
 800a398:	e11e      	b.n	800a5d8 <HAL_SPI_Transmit+0x260>
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2201      	movs	r2, #1
 800a39e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3a2:	f7fc f8a1 	bl	80064e8 <HAL_GetTick>
 800a3a6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a3a8:	88fb      	ldrh	r3, [r7, #6]
 800a3aa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d002      	beq.n	800a3be <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a3b8:	2302      	movs	r3, #2
 800a3ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a3bc:	e103      	b.n	800a5c6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d002      	beq.n	800a3ca <HAL_SPI_Transmit+0x52>
 800a3c4:	88fb      	ldrh	r3, [r7, #6]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d102      	bne.n	800a3d0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a3ce:	e0fa      	b.n	800a5c6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2203      	movs	r2, #3
 800a3d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	88fa      	ldrh	r2, [r7, #6]
 800a3e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	88fa      	ldrh	r2, [r7, #6]
 800a3ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	2200      	movs	r2, #0
 800a40c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a416:	d107      	bne.n	800a428 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a426:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a432:	2b40      	cmp	r3, #64	; 0x40
 800a434:	d007      	beq.n	800a446 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a444:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a44e:	d14b      	bne.n	800a4e8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d002      	beq.n	800a45e <HAL_SPI_Transmit+0xe6>
 800a458:	8afb      	ldrh	r3, [r7, #22]
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d13e      	bne.n	800a4dc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a462:	881a      	ldrh	r2, [r3, #0]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a46e:	1c9a      	adds	r2, r3, #2
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a478:	b29b      	uxth	r3, r3
 800a47a:	3b01      	subs	r3, #1
 800a47c:	b29a      	uxth	r2, r3
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a482:	e02b      	b.n	800a4dc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	f003 0302 	and.w	r3, r3, #2
 800a48e:	2b02      	cmp	r3, #2
 800a490:	d112      	bne.n	800a4b8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a496:	881a      	ldrh	r2, [r3, #0]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4a2:	1c9a      	adds	r2, r3, #2
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	b29a      	uxth	r2, r3
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	86da      	strh	r2, [r3, #54]	; 0x36
 800a4b6:	e011      	b.n	800a4dc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4b8:	f7fc f816 	bl	80064e8 <HAL_GetTick>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	1ad3      	subs	r3, r2, r3
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d803      	bhi.n	800a4d0 <HAL_SPI_Transmit+0x158>
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a4ce:	d102      	bne.n	800a4d6 <HAL_SPI_Transmit+0x15e>
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d102      	bne.n	800a4dc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a4da:	e074      	b.n	800a5c6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1ce      	bne.n	800a484 <HAL_SPI_Transmit+0x10c>
 800a4e6:	e04c      	b.n	800a582 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d002      	beq.n	800a4f6 <HAL_SPI_Transmit+0x17e>
 800a4f0:	8afb      	ldrh	r3, [r7, #22]
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d140      	bne.n	800a578 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	330c      	adds	r3, #12
 800a500:	7812      	ldrb	r2, [r2, #0]
 800a502:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a508:	1c5a      	adds	r2, r3, #1
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a512:	b29b      	uxth	r3, r3
 800a514:	3b01      	subs	r3, #1
 800a516:	b29a      	uxth	r2, r3
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a51c:	e02c      	b.n	800a578 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	f003 0302 	and.w	r3, r3, #2
 800a528:	2b02      	cmp	r3, #2
 800a52a:	d113      	bne.n	800a554 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	330c      	adds	r3, #12
 800a536:	7812      	ldrb	r2, [r2, #0]
 800a538:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a53e:	1c5a      	adds	r2, r3, #1
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a548:	b29b      	uxth	r3, r3
 800a54a:	3b01      	subs	r3, #1
 800a54c:	b29a      	uxth	r2, r3
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	86da      	strh	r2, [r3, #54]	; 0x36
 800a552:	e011      	b.n	800a578 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a554:	f7fb ffc8 	bl	80064e8 <HAL_GetTick>
 800a558:	4602      	mov	r2, r0
 800a55a:	69bb      	ldr	r3, [r7, #24]
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	683a      	ldr	r2, [r7, #0]
 800a560:	429a      	cmp	r2, r3
 800a562:	d803      	bhi.n	800a56c <HAL_SPI_Transmit+0x1f4>
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a56a:	d102      	bne.n	800a572 <HAL_SPI_Transmit+0x1fa>
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d102      	bne.n	800a578 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a572:	2303      	movs	r3, #3
 800a574:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a576:	e026      	b.n	800a5c6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d1cd      	bne.n	800a51e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a582:	69ba      	ldr	r2, [r7, #24]
 800a584:	6839      	ldr	r1, [r7, #0]
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f000 fba4 	bl	800acd4 <SPI_EndRxTxTransaction>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d002      	beq.n	800a598 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2220      	movs	r2, #32
 800a596:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d10a      	bne.n	800a5b6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	613b      	str	r3, [r7, #16]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68db      	ldr	r3, [r3, #12]
 800a5aa:	613b      	str	r3, [r7, #16]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	613b      	str	r3, [r7, #16]
 800a5b4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d002      	beq.n	800a5c4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	77fb      	strb	r3, [r7, #31]
 800a5c2:	e000      	b.n	800a5c6 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a5c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a5d6:	7ffb      	ldrb	r3, [r7, #31]
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3720      	adds	r7, #32
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b088      	sub	sp, #32
 800a5e4:	af02      	add	r7, sp, #8
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	603b      	str	r3, [r7, #0]
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5fc:	d112      	bne.n	800a624 <HAL_SPI_Receive+0x44>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d10e      	bne.n	800a624 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2204      	movs	r2, #4
 800a60a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a60e:	88fa      	ldrh	r2, [r7, #6]
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	4613      	mov	r3, r2
 800a616:	68ba      	ldr	r2, [r7, #8]
 800a618:	68b9      	ldr	r1, [r7, #8]
 800a61a:	68f8      	ldr	r0, [r7, #12]
 800a61c:	f000 f8e9 	bl	800a7f2 <HAL_SPI_TransmitReceive>
 800a620:	4603      	mov	r3, r0
 800a622:	e0e2      	b.n	800a7ea <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d101      	bne.n	800a632 <HAL_SPI_Receive+0x52>
 800a62e:	2302      	movs	r3, #2
 800a630:	e0db      	b.n	800a7ea <HAL_SPI_Receive+0x20a>
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2201      	movs	r2, #1
 800a636:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a63a:	f7fb ff55 	bl	80064e8 <HAL_GetTick>
 800a63e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d002      	beq.n	800a652 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a64c:	2302      	movs	r3, #2
 800a64e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a650:	e0c2      	b.n	800a7d8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d002      	beq.n	800a65e <HAL_SPI_Receive+0x7e>
 800a658:	88fb      	ldrh	r3, [r7, #6]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d102      	bne.n	800a664 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a662:	e0b9      	b.n	800a7d8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2204      	movs	r2, #4
 800a668:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2200      	movs	r2, #0
 800a670:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	68ba      	ldr	r2, [r7, #8]
 800a676:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	88fa      	ldrh	r2, [r7, #6]
 800a67c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	88fa      	ldrh	r2, [r7, #6]
 800a682:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	2200      	movs	r2, #0
 800a688:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2200      	movs	r2, #0
 800a68e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	2200      	movs	r2, #0
 800a694:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2200      	movs	r2, #0
 800a69a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	689b      	ldr	r3, [r3, #8]
 800a6a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6aa:	d107      	bne.n	800a6bc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a6ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c6:	2b40      	cmp	r3, #64	; 0x40
 800a6c8:	d007      	beq.n	800a6da <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d162      	bne.n	800a7a8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a6e2:	e02e      	b.n	800a742 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	f003 0301 	and.w	r3, r3, #1
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d115      	bne.n	800a71e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f103 020c 	add.w	r2, r3, #12
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6fe:	7812      	ldrb	r2, [r2, #0]
 800a700:	b2d2      	uxtb	r2, r2
 800a702:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a708:	1c5a      	adds	r2, r3, #1
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a712:	b29b      	uxth	r3, r3
 800a714:	3b01      	subs	r3, #1
 800a716:	b29a      	uxth	r2, r3
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a71c:	e011      	b.n	800a742 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a71e:	f7fb fee3 	bl	80064e8 <HAL_GetTick>
 800a722:	4602      	mov	r2, r0
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	1ad3      	subs	r3, r2, r3
 800a728:	683a      	ldr	r2, [r7, #0]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d803      	bhi.n	800a736 <HAL_SPI_Receive+0x156>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a734:	d102      	bne.n	800a73c <HAL_SPI_Receive+0x15c>
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d102      	bne.n	800a742 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800a73c:	2303      	movs	r3, #3
 800a73e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a740:	e04a      	b.n	800a7d8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a746:	b29b      	uxth	r3, r3
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1cb      	bne.n	800a6e4 <HAL_SPI_Receive+0x104>
 800a74c:	e031      	b.n	800a7b2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	f003 0301 	and.w	r3, r3, #1
 800a758:	2b01      	cmp	r3, #1
 800a75a:	d113      	bne.n	800a784 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68da      	ldr	r2, [r3, #12]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a766:	b292      	uxth	r2, r2
 800a768:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a76e:	1c9a      	adds	r2, r3, #2
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a778:	b29b      	uxth	r3, r3
 800a77a:	3b01      	subs	r3, #1
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a782:	e011      	b.n	800a7a8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a784:	f7fb feb0 	bl	80064e8 <HAL_GetTick>
 800a788:	4602      	mov	r2, r0
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	1ad3      	subs	r3, r2, r3
 800a78e:	683a      	ldr	r2, [r7, #0]
 800a790:	429a      	cmp	r2, r3
 800a792:	d803      	bhi.n	800a79c <HAL_SPI_Receive+0x1bc>
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a79a:	d102      	bne.n	800a7a2 <HAL_SPI_Receive+0x1c2>
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d102      	bne.n	800a7a8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800a7a2:	2303      	movs	r3, #3
 800a7a4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a7a6:	e017      	b.n	800a7d8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1cd      	bne.n	800a74e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a7b2:	693a      	ldr	r2, [r7, #16]
 800a7b4:	6839      	ldr	r1, [r7, #0]
 800a7b6:	68f8      	ldr	r0, [r7, #12]
 800a7b8:	f000 fa27 	bl	800ac0a <SPI_EndRxTransaction>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d002      	beq.n	800a7c8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2220      	movs	r2, #32
 800a7c6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d002      	beq.n	800a7d6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	75fb      	strb	r3, [r7, #23]
 800a7d4:	e000      	b.n	800a7d8 <HAL_SPI_Receive+0x1f8>
  }

error :
 800a7d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a7e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3718      	adds	r7, #24
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}

0800a7f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b08c      	sub	sp, #48	; 0x30
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	60f8      	str	r0, [r7, #12]
 800a7fa:	60b9      	str	r1, [r7, #8]
 800a7fc:	607a      	str	r2, [r7, #4]
 800a7fe:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a800:	2301      	movs	r3, #1
 800a802:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a804:	2300      	movs	r3, #0
 800a806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a810:	2b01      	cmp	r3, #1
 800a812:	d101      	bne.n	800a818 <HAL_SPI_TransmitReceive+0x26>
 800a814:	2302      	movs	r3, #2
 800a816:	e18a      	b.n	800ab2e <HAL_SPI_TransmitReceive+0x33c>
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2201      	movs	r2, #1
 800a81c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a820:	f7fb fe62 	bl	80064e8 <HAL_GetTick>
 800a824:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a82c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a836:	887b      	ldrh	r3, [r7, #2]
 800a838:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a83a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d00f      	beq.n	800a862 <HAL_SPI_TransmitReceive+0x70>
 800a842:	69fb      	ldr	r3, [r7, #28]
 800a844:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a848:	d107      	bne.n	800a85a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d103      	bne.n	800a85a <HAL_SPI_TransmitReceive+0x68>
 800a852:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a856:	2b04      	cmp	r3, #4
 800a858:	d003      	beq.n	800a862 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a85a:	2302      	movs	r3, #2
 800a85c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a860:	e15b      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d005      	beq.n	800a874 <HAL_SPI_TransmitReceive+0x82>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d002      	beq.n	800a874 <HAL_SPI_TransmitReceive+0x82>
 800a86e:	887b      	ldrh	r3, [r7, #2]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d103      	bne.n	800a87c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a87a:	e14e      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a882:	b2db      	uxtb	r3, r3
 800a884:	2b04      	cmp	r3, #4
 800a886:	d003      	beq.n	800a890 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	2205      	movs	r2, #5
 800a88c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2200      	movs	r2, #0
 800a894:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	887a      	ldrh	r2, [r7, #2]
 800a8a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	887a      	ldrh	r2, [r7, #2]
 800a8a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	68ba      	ldr	r2, [r7, #8]
 800a8ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	887a      	ldrh	r2, [r7, #2]
 800a8b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	887a      	ldrh	r2, [r7, #2]
 800a8b8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8d0:	2b40      	cmp	r3, #64	; 0x40
 800a8d2:	d007      	beq.n	800a8e4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a8ec:	d178      	bne.n	800a9e0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <HAL_SPI_TransmitReceive+0x10a>
 800a8f6:	8b7b      	ldrh	r3, [r7, #26]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d166      	bne.n	800a9ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a900:	881a      	ldrh	r2, [r3, #0]
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90c:	1c9a      	adds	r2, r3, #2
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a916:	b29b      	uxth	r3, r3
 800a918:	3b01      	subs	r3, #1
 800a91a:	b29a      	uxth	r2, r3
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a920:	e053      	b.n	800a9ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	f003 0302 	and.w	r3, r3, #2
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d11b      	bne.n	800a968 <HAL_SPI_TransmitReceive+0x176>
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a934:	b29b      	uxth	r3, r3
 800a936:	2b00      	cmp	r3, #0
 800a938:	d016      	beq.n	800a968 <HAL_SPI_TransmitReceive+0x176>
 800a93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d113      	bne.n	800a968 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a944:	881a      	ldrh	r2, [r3, #0]
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a950:	1c9a      	adds	r2, r3, #2
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	3b01      	subs	r3, #1
 800a95e:	b29a      	uxth	r2, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a964:	2300      	movs	r3, #0
 800a966:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	f003 0301 	and.w	r3, r3, #1
 800a972:	2b01      	cmp	r3, #1
 800a974:	d119      	bne.n	800a9aa <HAL_SPI_TransmitReceive+0x1b8>
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d014      	beq.n	800a9aa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68da      	ldr	r2, [r3, #12]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a98a:	b292      	uxth	r2, r2
 800a98c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a992:	1c9a      	adds	r2, r3, #2
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	3b01      	subs	r3, #1
 800a9a0:	b29a      	uxth	r2, r3
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a9aa:	f7fb fd9d 	bl	80064e8 <HAL_GetTick>
 800a9ae:	4602      	mov	r2, r0
 800a9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b2:	1ad3      	subs	r3, r2, r3
 800a9b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9b6:	429a      	cmp	r2, r3
 800a9b8:	d807      	bhi.n	800a9ca <HAL_SPI_TransmitReceive+0x1d8>
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9c0:	d003      	beq.n	800a9ca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a9c8:	e0a7      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1a6      	bne.n	800a922 <HAL_SPI_TransmitReceive+0x130>
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d1a1      	bne.n	800a922 <HAL_SPI_TransmitReceive+0x130>
 800a9de:	e07c      	b.n	800aada <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <HAL_SPI_TransmitReceive+0x1fc>
 800a9e8:	8b7b      	ldrh	r3, [r7, #26]
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d16b      	bne.n	800aac6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	330c      	adds	r3, #12
 800a9f8:	7812      	ldrb	r2, [r2, #0]
 800a9fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa00:	1c5a      	adds	r2, r3, #1
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	b29a      	uxth	r2, r3
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa14:	e057      	b.n	800aac6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	f003 0302 	and.w	r3, r3, #2
 800aa20:	2b02      	cmp	r3, #2
 800aa22:	d11c      	bne.n	800aa5e <HAL_SPI_TransmitReceive+0x26c>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d017      	beq.n	800aa5e <HAL_SPI_TransmitReceive+0x26c>
 800aa2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d114      	bne.n	800aa5e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	330c      	adds	r3, #12
 800aa3e:	7812      	ldrb	r2, [r2, #0]
 800aa40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa46:	1c5a      	adds	r2, r3, #1
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	3b01      	subs	r3, #1
 800aa54:	b29a      	uxth	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	f003 0301 	and.w	r3, r3, #1
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d119      	bne.n	800aaa0 <HAL_SPI_TransmitReceive+0x2ae>
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d014      	beq.n	800aaa0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	68da      	ldr	r2, [r3, #12]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa80:	b2d2      	uxtb	r2, r2
 800aa82:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa88:	1c5a      	adds	r2, r3, #1
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa92:	b29b      	uxth	r3, r3
 800aa94:	3b01      	subs	r3, #1
 800aa96:	b29a      	uxth	r2, r3
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aaa0:	f7fb fd22 	bl	80064e8 <HAL_GetTick>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d803      	bhi.n	800aab8 <HAL_SPI_TransmitReceive+0x2c6>
 800aab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aab6:	d102      	bne.n	800aabe <HAL_SPI_TransmitReceive+0x2cc>
 800aab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d103      	bne.n	800aac6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800aabe:	2303      	movs	r3, #3
 800aac0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800aac4:	e029      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1a2      	bne.n	800aa16 <HAL_SPI_TransmitReceive+0x224>
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d19d      	bne.n	800aa16 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aadc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f000 f8f8 	bl	800acd4 <SPI_EndRxTxTransaction>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d006      	beq.n	800aaf8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2220      	movs	r2, #32
 800aaf4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800aaf6:	e010      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d10b      	bne.n	800ab18 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ab00:	2300      	movs	r3, #0
 800ab02:	617b      	str	r3, [r7, #20]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	68db      	ldr	r3, [r3, #12]
 800ab0a:	617b      	str	r3, [r7, #20]
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	617b      	str	r3, [r7, #20]
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	e000      	b.n	800ab1a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ab18:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ab2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3730      	adds	r7, #48	; 0x30
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}

0800ab36 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab36:	b580      	push	{r7, lr}
 800ab38:	b084      	sub	sp, #16
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	60f8      	str	r0, [r7, #12]
 800ab3e:	60b9      	str	r1, [r7, #8]
 800ab40:	603b      	str	r3, [r7, #0]
 800ab42:	4613      	mov	r3, r2
 800ab44:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab46:	e04c      	b.n	800abe2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab4e:	d048      	beq.n	800abe2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ab50:	f7fb fcca 	bl	80064e8 <HAL_GetTick>
 800ab54:	4602      	mov	r2, r0
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	1ad3      	subs	r3, r2, r3
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d902      	bls.n	800ab66 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d13d      	bne.n	800abe2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab7e:	d111      	bne.n	800aba4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab88:	d004      	beq.n	800ab94 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab92:	d107      	bne.n	800aba4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aba2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abac:	d10f      	bne.n	800abce <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800abbc:	601a      	str	r2, [r3, #0]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800abde:	2303      	movs	r3, #3
 800abe0:	e00f      	b.n	800ac02 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	4013      	ands	r3, r2
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	429a      	cmp	r2, r3
 800abf0:	bf0c      	ite	eq
 800abf2:	2301      	moveq	r3, #1
 800abf4:	2300      	movne	r3, #0
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	461a      	mov	r2, r3
 800abfa:	79fb      	ldrb	r3, [r7, #7]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d1a3      	bne.n	800ab48 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b086      	sub	sp, #24
 800ac0e:	af02      	add	r7, sp, #8
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac1e:	d111      	bne.n	800ac44 <SPI_EndRxTransaction+0x3a>
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac28:	d004      	beq.n	800ac34 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac32:	d107      	bne.n	800ac44 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac42:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac4c:	d12a      	bne.n	800aca4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac56:	d012      	beq.n	800ac7e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	9300      	str	r3, [sp, #0]
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	2180      	movs	r1, #128	; 0x80
 800ac62:	68f8      	ldr	r0, [r7, #12]
 800ac64:	f7ff ff67 	bl	800ab36 <SPI_WaitFlagStateUntilTimeout>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d02d      	beq.n	800acca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac72:	f043 0220 	orr.w	r2, r3, #32
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ac7a:	2303      	movs	r3, #3
 800ac7c:	e026      	b.n	800accc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	2200      	movs	r2, #0
 800ac86:	2101      	movs	r1, #1
 800ac88:	68f8      	ldr	r0, [r7, #12]
 800ac8a:	f7ff ff54 	bl	800ab36 <SPI_WaitFlagStateUntilTimeout>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d01a      	beq.n	800acca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac98:	f043 0220 	orr.w	r2, r3, #32
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800aca0:	2303      	movs	r3, #3
 800aca2:	e013      	b.n	800accc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	9300      	str	r3, [sp, #0]
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	2200      	movs	r2, #0
 800acac:	2101      	movs	r1, #1
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	f7ff ff41 	bl	800ab36 <SPI_WaitFlagStateUntilTimeout>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d007      	beq.n	800acca <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acbe:	f043 0220 	orr.w	r2, r3, #32
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800acc6:	2303      	movs	r3, #3
 800acc8:	e000      	b.n	800accc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b088      	sub	sp, #32
 800acd8:	af02      	add	r7, sp, #8
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ace0:	4b1b      	ldr	r3, [pc, #108]	; (800ad50 <SPI_EndRxTxTransaction+0x7c>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a1b      	ldr	r2, [pc, #108]	; (800ad54 <SPI_EndRxTxTransaction+0x80>)
 800ace6:	fba2 2303 	umull	r2, r3, r2, r3
 800acea:	0d5b      	lsrs	r3, r3, #21
 800acec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800acf0:	fb02 f303 	mul.w	r3, r2, r3
 800acf4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acfe:	d112      	bne.n	800ad26 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	9300      	str	r3, [sp, #0]
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2200      	movs	r2, #0
 800ad08:	2180      	movs	r1, #128	; 0x80
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f7ff ff13 	bl	800ab36 <SPI_WaitFlagStateUntilTimeout>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d016      	beq.n	800ad44 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad1a:	f043 0220 	orr.w	r2, r3, #32
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ad22:	2303      	movs	r3, #3
 800ad24:	e00f      	b.n	800ad46 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00a      	beq.n	800ad42 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	3b01      	subs	r3, #1
 800ad30:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad3c:	2b80      	cmp	r3, #128	; 0x80
 800ad3e:	d0f2      	beq.n	800ad26 <SPI_EndRxTxTransaction+0x52>
 800ad40:	e000      	b.n	800ad44 <SPI_EndRxTxTransaction+0x70>
        break;
 800ad42:	bf00      	nop
  }

  return HAL_OK;
 800ad44:	2300      	movs	r3, #0
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3718      	adds	r7, #24
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	20000038 	.word	0x20000038
 800ad54:	165e9f81 	.word	0x165e9f81

0800ad58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b082      	sub	sp, #8
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d101      	bne.n	800ad6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ad66:	2301      	movs	r3, #1
 800ad68:	e01d      	b.n	800ada6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d106      	bne.n	800ad84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 f815 	bl	800adae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2202      	movs	r2, #2
 800ad88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	3304      	adds	r3, #4
 800ad94:	4619      	mov	r1, r3
 800ad96:	4610      	mov	r0, r2
 800ad98:	f000 f968 	bl	800b06c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}

0800adae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800adae:	b480      	push	{r7}
 800adb0:	b083      	sub	sp, #12
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800adb6:	bf00      	nop
 800adb8:	370c      	adds	r7, #12
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr

0800adc2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800adc2:	b480      	push	{r7}
 800adc4:	b085      	sub	sp, #20
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	68da      	ldr	r2, [r3, #12]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f042 0201 	orr.w	r2, r2, #1
 800add8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	f003 0307 	and.w	r3, r3, #7
 800ade4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2b06      	cmp	r3, #6
 800adea:	d007      	beq.n	800adfc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	681a      	ldr	r2, [r3, #0]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f042 0201 	orr.w	r2, r2, #1
 800adfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800adfc:	2300      	movs	r3, #0
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3714      	adds	r7, #20
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ae0a:	b580      	push	{r7, lr}
 800ae0c:	b082      	sub	sp, #8
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	691b      	ldr	r3, [r3, #16]
 800ae18:	f003 0302 	and.w	r3, r3, #2
 800ae1c:	2b02      	cmp	r3, #2
 800ae1e:	d122      	bne.n	800ae66 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	f003 0302 	and.w	r3, r3, #2
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	d11b      	bne.n	800ae66 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f06f 0202 	mvn.w	r2, #2
 800ae36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	699b      	ldr	r3, [r3, #24]
 800ae44:	f003 0303 	and.w	r3, r3, #3
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d003      	beq.n	800ae54 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 f8ee 	bl	800b02e <HAL_TIM_IC_CaptureCallback>
 800ae52:	e005      	b.n	800ae60 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 f8e0 	bl	800b01a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 f8f1 	bl	800b042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	f003 0304 	and.w	r3, r3, #4
 800ae70:	2b04      	cmp	r3, #4
 800ae72:	d122      	bne.n	800aeba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	f003 0304 	and.w	r3, r3, #4
 800ae7e:	2b04      	cmp	r3, #4
 800ae80:	d11b      	bne.n	800aeba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f06f 0204 	mvn.w	r2, #4
 800ae8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2202      	movs	r2, #2
 800ae90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	699b      	ldr	r3, [r3, #24]
 800ae98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d003      	beq.n	800aea8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 f8c4 	bl	800b02e <HAL_TIM_IC_CaptureCallback>
 800aea6:	e005      	b.n	800aeb4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 f8b6 	bl	800b01a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 f8c7 	bl	800b042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	f003 0308 	and.w	r3, r3, #8
 800aec4:	2b08      	cmp	r3, #8
 800aec6:	d122      	bne.n	800af0e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	68db      	ldr	r3, [r3, #12]
 800aece:	f003 0308 	and.w	r3, r3, #8
 800aed2:	2b08      	cmp	r3, #8
 800aed4:	d11b      	bne.n	800af0e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f06f 0208 	mvn.w	r2, #8
 800aede:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2204      	movs	r2, #4
 800aee4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	69db      	ldr	r3, [r3, #28]
 800aeec:	f003 0303 	and.w	r3, r3, #3
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d003      	beq.n	800aefc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 f89a 	bl	800b02e <HAL_TIM_IC_CaptureCallback>
 800aefa:	e005      	b.n	800af08 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 f88c 	bl	800b01a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f000 f89d 	bl	800b042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2200      	movs	r2, #0
 800af0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	f003 0310 	and.w	r3, r3, #16
 800af18:	2b10      	cmp	r3, #16
 800af1a:	d122      	bne.n	800af62 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	f003 0310 	and.w	r3, r3, #16
 800af26:	2b10      	cmp	r3, #16
 800af28:	d11b      	bne.n	800af62 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f06f 0210 	mvn.w	r2, #16
 800af32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2208      	movs	r2, #8
 800af38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	69db      	ldr	r3, [r3, #28]
 800af40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af44:	2b00      	cmp	r3, #0
 800af46:	d003      	beq.n	800af50 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f000 f870 	bl	800b02e <HAL_TIM_IC_CaptureCallback>
 800af4e:	e005      	b.n	800af5c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 f862 	bl	800b01a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 f873 	bl	800b042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2200      	movs	r2, #0
 800af60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	f003 0301 	and.w	r3, r3, #1
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d10e      	bne.n	800af8e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f003 0301 	and.w	r3, r3, #1
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d107      	bne.n	800af8e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f06f 0201 	mvn.w	r2, #1
 800af86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f7fa f949 	bl	8005220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	691b      	ldr	r3, [r3, #16]
 800af94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af98:	2b80      	cmp	r3, #128	; 0x80
 800af9a:	d10e      	bne.n	800afba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afa6:	2b80      	cmp	r3, #128	; 0x80
 800afa8:	d107      	bne.n	800afba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800afb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f000 f903 	bl	800b1c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	691b      	ldr	r3, [r3, #16]
 800afc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afc4:	2b40      	cmp	r3, #64	; 0x40
 800afc6:	d10e      	bne.n	800afe6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afd2:	2b40      	cmp	r3, #64	; 0x40
 800afd4:	d107      	bne.n	800afe6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800afde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 f838 	bl	800b056 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	691b      	ldr	r3, [r3, #16]
 800afec:	f003 0320 	and.w	r3, r3, #32
 800aff0:	2b20      	cmp	r3, #32
 800aff2:	d10e      	bne.n	800b012 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68db      	ldr	r3, [r3, #12]
 800affa:	f003 0320 	and.w	r3, r3, #32
 800affe:	2b20      	cmp	r3, #32
 800b000:	d107      	bne.n	800b012 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f06f 0220 	mvn.w	r2, #32
 800b00a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f000 f8cd 	bl	800b1ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b012:	bf00      	nop
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}

0800b01a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b01a:	b480      	push	{r7}
 800b01c:	b083      	sub	sp, #12
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b022:	bf00      	nop
 800b024:	370c      	adds	r7, #12
 800b026:	46bd      	mov	sp, r7
 800b028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02c:	4770      	bx	lr

0800b02e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b02e:	b480      	push	{r7}
 800b030:	b083      	sub	sp, #12
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b036:	bf00      	nop
 800b038:	370c      	adds	r7, #12
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr

0800b042 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b042:	b480      	push	{r7}
 800b044:	b083      	sub	sp, #12
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b04a:	bf00      	nop
 800b04c:	370c      	adds	r7, #12
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr

0800b056 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b056:	b480      	push	{r7}
 800b058:	b083      	sub	sp, #12
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b05e:	bf00      	nop
 800b060:	370c      	adds	r7, #12
 800b062:	46bd      	mov	sp, r7
 800b064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b068:	4770      	bx	lr
	...

0800b06c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b085      	sub	sp, #20
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a40      	ldr	r2, [pc, #256]	; (800b180 <TIM_Base_SetConfig+0x114>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d013      	beq.n	800b0ac <TIM_Base_SetConfig+0x40>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b08a:	d00f      	beq.n	800b0ac <TIM_Base_SetConfig+0x40>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	4a3d      	ldr	r2, [pc, #244]	; (800b184 <TIM_Base_SetConfig+0x118>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d00b      	beq.n	800b0ac <TIM_Base_SetConfig+0x40>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a3c      	ldr	r2, [pc, #240]	; (800b188 <TIM_Base_SetConfig+0x11c>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d007      	beq.n	800b0ac <TIM_Base_SetConfig+0x40>
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	4a3b      	ldr	r2, [pc, #236]	; (800b18c <TIM_Base_SetConfig+0x120>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d003      	beq.n	800b0ac <TIM_Base_SetConfig+0x40>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	4a3a      	ldr	r2, [pc, #232]	; (800b190 <TIM_Base_SetConfig+0x124>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d108      	bne.n	800b0be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4a2f      	ldr	r2, [pc, #188]	; (800b180 <TIM_Base_SetConfig+0x114>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d02b      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0cc:	d027      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	4a2c      	ldr	r2, [pc, #176]	; (800b184 <TIM_Base_SetConfig+0x118>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d023      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	4a2b      	ldr	r2, [pc, #172]	; (800b188 <TIM_Base_SetConfig+0x11c>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d01f      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	4a2a      	ldr	r2, [pc, #168]	; (800b18c <TIM_Base_SetConfig+0x120>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d01b      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	4a29      	ldr	r2, [pc, #164]	; (800b190 <TIM_Base_SetConfig+0x124>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d017      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	4a28      	ldr	r2, [pc, #160]	; (800b194 <TIM_Base_SetConfig+0x128>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d013      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	4a27      	ldr	r2, [pc, #156]	; (800b198 <TIM_Base_SetConfig+0x12c>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d00f      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	4a26      	ldr	r2, [pc, #152]	; (800b19c <TIM_Base_SetConfig+0x130>)
 800b102:	4293      	cmp	r3, r2
 800b104:	d00b      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	4a25      	ldr	r2, [pc, #148]	; (800b1a0 <TIM_Base_SetConfig+0x134>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d007      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	4a24      	ldr	r2, [pc, #144]	; (800b1a4 <TIM_Base_SetConfig+0x138>)
 800b112:	4293      	cmp	r3, r2
 800b114:	d003      	beq.n	800b11e <TIM_Base_SetConfig+0xb2>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	4a23      	ldr	r2, [pc, #140]	; (800b1a8 <TIM_Base_SetConfig+0x13c>)
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d108      	bne.n	800b130 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	4313      	orrs	r3, r2
 800b12e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	695b      	ldr	r3, [r3, #20]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	689a      	ldr	r2, [r3, #8]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	4a0a      	ldr	r2, [pc, #40]	; (800b180 <TIM_Base_SetConfig+0x114>)
 800b158:	4293      	cmp	r3, r2
 800b15a:	d003      	beq.n	800b164 <TIM_Base_SetConfig+0xf8>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	4a0c      	ldr	r2, [pc, #48]	; (800b190 <TIM_Base_SetConfig+0x124>)
 800b160:	4293      	cmp	r3, r2
 800b162:	d103      	bne.n	800b16c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	691a      	ldr	r2, [r3, #16]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2201      	movs	r2, #1
 800b170:	615a      	str	r2, [r3, #20]
}
 800b172:	bf00      	nop
 800b174:	3714      	adds	r7, #20
 800b176:	46bd      	mov	sp, r7
 800b178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	40010000 	.word	0x40010000
 800b184:	40000400 	.word	0x40000400
 800b188:	40000800 	.word	0x40000800
 800b18c:	40000c00 	.word	0x40000c00
 800b190:	40010400 	.word	0x40010400
 800b194:	40014000 	.word	0x40014000
 800b198:	40014400 	.word	0x40014400
 800b19c:	40014800 	.word	0x40014800
 800b1a0:	40001800 	.word	0x40001800
 800b1a4:	40001c00 	.word	0x40001c00
 800b1a8:	40002000 	.word	0x40002000

0800b1ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b1b4:	bf00      	nop
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b1c8:	bf00      	nop
 800b1ca:	370c      	adds	r7, #12
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d101      	bne.n	800b1e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e03f      	b.n	800b266 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1ec:	b2db      	uxtb	r3, r3
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d106      	bne.n	800b200 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f7fa fd4a 	bl	8005c94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2224      	movs	r2, #36	; 0x24
 800b204:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	68da      	ldr	r2, [r3, #12]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b216:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f000 f90b 	bl	800b434 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	691a      	ldr	r2, [r3, #16]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b22c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	695a      	ldr	r2, [r3, #20]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b23c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	68da      	ldr	r2, [r3, #12]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b24c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2200      	movs	r2, #0
 800b252:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2220      	movs	r2, #32
 800b258:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2220      	movs	r2, #32
 800b260:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3708      	adds	r7, #8
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}

0800b26e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b088      	sub	sp, #32
 800b272:	af02      	add	r7, sp, #8
 800b274:	60f8      	str	r0, [r7, #12]
 800b276:	60b9      	str	r1, [r7, #8]
 800b278:	603b      	str	r3, [r7, #0]
 800b27a:	4613      	mov	r3, r2
 800b27c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b27e:	2300      	movs	r3, #0
 800b280:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b288:	b2db      	uxtb	r3, r3
 800b28a:	2b20      	cmp	r3, #32
 800b28c:	f040 8083 	bne.w	800b396 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d002      	beq.n	800b29c <HAL_UART_Transmit+0x2e>
 800b296:	88fb      	ldrh	r3, [r7, #6]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d101      	bne.n	800b2a0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	e07b      	b.n	800b398 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	d101      	bne.n	800b2ae <HAL_UART_Transmit+0x40>
 800b2aa:	2302      	movs	r3, #2
 800b2ac:	e074      	b.n	800b398 <HAL_UART_Transmit+0x12a>
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2221      	movs	r2, #33	; 0x21
 800b2c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b2c4:	f7fb f910 	bl	80064e8 <HAL_GetTick>
 800b2c8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	88fa      	ldrh	r2, [r7, #6]
 800b2ce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	88fa      	ldrh	r2, [r7, #6]
 800b2d4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b2de:	e042      	b.n	800b366 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	3b01      	subs	r3, #1
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2f6:	d122      	bne.n	800b33e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	2200      	movs	r2, #0
 800b300:	2180      	movs	r1, #128	; 0x80
 800b302:	68f8      	ldr	r0, [r7, #12]
 800b304:	f000 f84c 	bl	800b3a0 <UART_WaitOnFlagUntilTimeout>
 800b308:	4603      	mov	r3, r0
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d001      	beq.n	800b312 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b30e:	2303      	movs	r3, #3
 800b310:	e042      	b.n	800b398 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	881b      	ldrh	r3, [r3, #0]
 800b31a:	461a      	mov	r2, r3
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b324:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	691b      	ldr	r3, [r3, #16]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d103      	bne.n	800b336 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	3302      	adds	r3, #2
 800b332:	60bb      	str	r3, [r7, #8]
 800b334:	e017      	b.n	800b366 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	3301      	adds	r3, #1
 800b33a:	60bb      	str	r3, [r7, #8]
 800b33c:	e013      	b.n	800b366 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	9300      	str	r3, [sp, #0]
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	2200      	movs	r2, #0
 800b346:	2180      	movs	r1, #128	; 0x80
 800b348:	68f8      	ldr	r0, [r7, #12]
 800b34a:	f000 f829 	bl	800b3a0 <UART_WaitOnFlagUntilTimeout>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d001      	beq.n	800b358 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b354:	2303      	movs	r3, #3
 800b356:	e01f      	b.n	800b398 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	1c5a      	adds	r2, r3, #1
 800b35c:	60ba      	str	r2, [r7, #8]
 800b35e:	781a      	ldrb	r2, [r3, #0]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1b7      	bne.n	800b2e0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	9300      	str	r3, [sp, #0]
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	2200      	movs	r2, #0
 800b378:	2140      	movs	r1, #64	; 0x40
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f000 f810 	bl	800b3a0 <UART_WaitOnFlagUntilTimeout>
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	d001      	beq.n	800b38a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b386:	2303      	movs	r3, #3
 800b388:	e006      	b.n	800b398 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2220      	movs	r2, #32
 800b38e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b392:	2300      	movs	r3, #0
 800b394:	e000      	b.n	800b398 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b396:	2302      	movs	r3, #2
  }
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3718      	adds	r7, #24
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	603b      	str	r3, [r7, #0]
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3b0:	e02c      	b.n	800b40c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3b2:	69bb      	ldr	r3, [r7, #24]
 800b3b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3b8:	d028      	beq.n	800b40c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b3ba:	69bb      	ldr	r3, [r7, #24]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d007      	beq.n	800b3d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b3c0:	f7fb f892 	bl	80064e8 <HAL_GetTick>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	1ad3      	subs	r3, r2, r3
 800b3ca:	69ba      	ldr	r2, [r7, #24]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d21d      	bcs.n	800b40c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	68da      	ldr	r2, [r3, #12]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b3de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	695a      	ldr	r2, [r3, #20]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f022 0201 	bic.w	r2, r2, #1
 800b3ee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2220      	movs	r2, #32
 800b3f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2200      	movs	r2, #0
 800b404:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b408:	2303      	movs	r3, #3
 800b40a:	e00f      	b.n	800b42c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	4013      	ands	r3, r2
 800b416:	68ba      	ldr	r2, [r7, #8]
 800b418:	429a      	cmp	r2, r3
 800b41a:	bf0c      	ite	eq
 800b41c:	2301      	moveq	r3, #1
 800b41e:	2300      	movne	r3, #0
 800b420:	b2db      	uxtb	r3, r3
 800b422:	461a      	mov	r2, r3
 800b424:	79fb      	ldrb	r3, [r7, #7]
 800b426:	429a      	cmp	r2, r3
 800b428:	d0c3      	beq.n	800b3b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b42a:	2300      	movs	r3, #0
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b438:	b085      	sub	sp, #20
 800b43a:	af00      	add	r7, sp, #0
 800b43c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	68da      	ldr	r2, [r3, #12]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	430a      	orrs	r2, r1
 800b452:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	689a      	ldr	r2, [r3, #8]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	691b      	ldr	r3, [r3, #16]
 800b45c:	431a      	orrs	r2, r3
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	695b      	ldr	r3, [r3, #20]
 800b462:	431a      	orrs	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	69db      	ldr	r3, [r3, #28]
 800b468:	4313      	orrs	r3, r2
 800b46a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	68db      	ldr	r3, [r3, #12]
 800b472:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b476:	f023 030c 	bic.w	r3, r3, #12
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	6812      	ldr	r2, [r2, #0]
 800b47e:	68f9      	ldr	r1, [r7, #12]
 800b480:	430b      	orrs	r3, r1
 800b482:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	699a      	ldr	r2, [r3, #24]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	430a      	orrs	r2, r1
 800b498:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	69db      	ldr	r3, [r3, #28]
 800b49e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4a2:	f040 818b 	bne.w	800b7bc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	4ac1      	ldr	r2, [pc, #772]	; (800b7b0 <UART_SetConfig+0x37c>)
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	d005      	beq.n	800b4bc <UART_SetConfig+0x88>
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	4abf      	ldr	r2, [pc, #764]	; (800b7b4 <UART_SetConfig+0x380>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	f040 80bd 	bne.w	800b636 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b4bc:	f7fe fd20 	bl	8009f00 <HAL_RCC_GetPCLK2Freq>
 800b4c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	461d      	mov	r5, r3
 800b4c6:	f04f 0600 	mov.w	r6, #0
 800b4ca:	46a8      	mov	r8, r5
 800b4cc:	46b1      	mov	r9, r6
 800b4ce:	eb18 0308 	adds.w	r3, r8, r8
 800b4d2:	eb49 0409 	adc.w	r4, r9, r9
 800b4d6:	4698      	mov	r8, r3
 800b4d8:	46a1      	mov	r9, r4
 800b4da:	eb18 0805 	adds.w	r8, r8, r5
 800b4de:	eb49 0906 	adc.w	r9, r9, r6
 800b4e2:	f04f 0100 	mov.w	r1, #0
 800b4e6:	f04f 0200 	mov.w	r2, #0
 800b4ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b4ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b4f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b4f6:	4688      	mov	r8, r1
 800b4f8:	4691      	mov	r9, r2
 800b4fa:	eb18 0005 	adds.w	r0, r8, r5
 800b4fe:	eb49 0106 	adc.w	r1, r9, r6
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	461d      	mov	r5, r3
 800b508:	f04f 0600 	mov.w	r6, #0
 800b50c:	196b      	adds	r3, r5, r5
 800b50e:	eb46 0406 	adc.w	r4, r6, r6
 800b512:	461a      	mov	r2, r3
 800b514:	4623      	mov	r3, r4
 800b516:	f7f4 feab 	bl	8000270 <__aeabi_uldivmod>
 800b51a:	4603      	mov	r3, r0
 800b51c:	460c      	mov	r4, r1
 800b51e:	461a      	mov	r2, r3
 800b520:	4ba5      	ldr	r3, [pc, #660]	; (800b7b8 <UART_SetConfig+0x384>)
 800b522:	fba3 2302 	umull	r2, r3, r3, r2
 800b526:	095b      	lsrs	r3, r3, #5
 800b528:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	461d      	mov	r5, r3
 800b530:	f04f 0600 	mov.w	r6, #0
 800b534:	46a9      	mov	r9, r5
 800b536:	46b2      	mov	sl, r6
 800b538:	eb19 0309 	adds.w	r3, r9, r9
 800b53c:	eb4a 040a 	adc.w	r4, sl, sl
 800b540:	4699      	mov	r9, r3
 800b542:	46a2      	mov	sl, r4
 800b544:	eb19 0905 	adds.w	r9, r9, r5
 800b548:	eb4a 0a06 	adc.w	sl, sl, r6
 800b54c:	f04f 0100 	mov.w	r1, #0
 800b550:	f04f 0200 	mov.w	r2, #0
 800b554:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b558:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b55c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b560:	4689      	mov	r9, r1
 800b562:	4692      	mov	sl, r2
 800b564:	eb19 0005 	adds.w	r0, r9, r5
 800b568:	eb4a 0106 	adc.w	r1, sl, r6
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	685b      	ldr	r3, [r3, #4]
 800b570:	461d      	mov	r5, r3
 800b572:	f04f 0600 	mov.w	r6, #0
 800b576:	196b      	adds	r3, r5, r5
 800b578:	eb46 0406 	adc.w	r4, r6, r6
 800b57c:	461a      	mov	r2, r3
 800b57e:	4623      	mov	r3, r4
 800b580:	f7f4 fe76 	bl	8000270 <__aeabi_uldivmod>
 800b584:	4603      	mov	r3, r0
 800b586:	460c      	mov	r4, r1
 800b588:	461a      	mov	r2, r3
 800b58a:	4b8b      	ldr	r3, [pc, #556]	; (800b7b8 <UART_SetConfig+0x384>)
 800b58c:	fba3 1302 	umull	r1, r3, r3, r2
 800b590:	095b      	lsrs	r3, r3, #5
 800b592:	2164      	movs	r1, #100	; 0x64
 800b594:	fb01 f303 	mul.w	r3, r1, r3
 800b598:	1ad3      	subs	r3, r2, r3
 800b59a:	00db      	lsls	r3, r3, #3
 800b59c:	3332      	adds	r3, #50	; 0x32
 800b59e:	4a86      	ldr	r2, [pc, #536]	; (800b7b8 <UART_SetConfig+0x384>)
 800b5a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b5a4:	095b      	lsrs	r3, r3, #5
 800b5a6:	005b      	lsls	r3, r3, #1
 800b5a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b5ac:	4498      	add	r8, r3
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	461d      	mov	r5, r3
 800b5b2:	f04f 0600 	mov.w	r6, #0
 800b5b6:	46a9      	mov	r9, r5
 800b5b8:	46b2      	mov	sl, r6
 800b5ba:	eb19 0309 	adds.w	r3, r9, r9
 800b5be:	eb4a 040a 	adc.w	r4, sl, sl
 800b5c2:	4699      	mov	r9, r3
 800b5c4:	46a2      	mov	sl, r4
 800b5c6:	eb19 0905 	adds.w	r9, r9, r5
 800b5ca:	eb4a 0a06 	adc.w	sl, sl, r6
 800b5ce:	f04f 0100 	mov.w	r1, #0
 800b5d2:	f04f 0200 	mov.w	r2, #0
 800b5d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b5da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b5de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b5e2:	4689      	mov	r9, r1
 800b5e4:	4692      	mov	sl, r2
 800b5e6:	eb19 0005 	adds.w	r0, r9, r5
 800b5ea:	eb4a 0106 	adc.w	r1, sl, r6
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	461d      	mov	r5, r3
 800b5f4:	f04f 0600 	mov.w	r6, #0
 800b5f8:	196b      	adds	r3, r5, r5
 800b5fa:	eb46 0406 	adc.w	r4, r6, r6
 800b5fe:	461a      	mov	r2, r3
 800b600:	4623      	mov	r3, r4
 800b602:	f7f4 fe35 	bl	8000270 <__aeabi_uldivmod>
 800b606:	4603      	mov	r3, r0
 800b608:	460c      	mov	r4, r1
 800b60a:	461a      	mov	r2, r3
 800b60c:	4b6a      	ldr	r3, [pc, #424]	; (800b7b8 <UART_SetConfig+0x384>)
 800b60e:	fba3 1302 	umull	r1, r3, r3, r2
 800b612:	095b      	lsrs	r3, r3, #5
 800b614:	2164      	movs	r1, #100	; 0x64
 800b616:	fb01 f303 	mul.w	r3, r1, r3
 800b61a:	1ad3      	subs	r3, r2, r3
 800b61c:	00db      	lsls	r3, r3, #3
 800b61e:	3332      	adds	r3, #50	; 0x32
 800b620:	4a65      	ldr	r2, [pc, #404]	; (800b7b8 <UART_SetConfig+0x384>)
 800b622:	fba2 2303 	umull	r2, r3, r2, r3
 800b626:	095b      	lsrs	r3, r3, #5
 800b628:	f003 0207 	and.w	r2, r3, #7
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4442      	add	r2, r8
 800b632:	609a      	str	r2, [r3, #8]
 800b634:	e26f      	b.n	800bb16 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b636:	f7fe fc4f 	bl	8009ed8 <HAL_RCC_GetPCLK1Freq>
 800b63a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	461d      	mov	r5, r3
 800b640:	f04f 0600 	mov.w	r6, #0
 800b644:	46a8      	mov	r8, r5
 800b646:	46b1      	mov	r9, r6
 800b648:	eb18 0308 	adds.w	r3, r8, r8
 800b64c:	eb49 0409 	adc.w	r4, r9, r9
 800b650:	4698      	mov	r8, r3
 800b652:	46a1      	mov	r9, r4
 800b654:	eb18 0805 	adds.w	r8, r8, r5
 800b658:	eb49 0906 	adc.w	r9, r9, r6
 800b65c:	f04f 0100 	mov.w	r1, #0
 800b660:	f04f 0200 	mov.w	r2, #0
 800b664:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b668:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b66c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b670:	4688      	mov	r8, r1
 800b672:	4691      	mov	r9, r2
 800b674:	eb18 0005 	adds.w	r0, r8, r5
 800b678:	eb49 0106 	adc.w	r1, r9, r6
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	461d      	mov	r5, r3
 800b682:	f04f 0600 	mov.w	r6, #0
 800b686:	196b      	adds	r3, r5, r5
 800b688:	eb46 0406 	adc.w	r4, r6, r6
 800b68c:	461a      	mov	r2, r3
 800b68e:	4623      	mov	r3, r4
 800b690:	f7f4 fdee 	bl	8000270 <__aeabi_uldivmod>
 800b694:	4603      	mov	r3, r0
 800b696:	460c      	mov	r4, r1
 800b698:	461a      	mov	r2, r3
 800b69a:	4b47      	ldr	r3, [pc, #284]	; (800b7b8 <UART_SetConfig+0x384>)
 800b69c:	fba3 2302 	umull	r2, r3, r3, r2
 800b6a0:	095b      	lsrs	r3, r3, #5
 800b6a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	461d      	mov	r5, r3
 800b6aa:	f04f 0600 	mov.w	r6, #0
 800b6ae:	46a9      	mov	r9, r5
 800b6b0:	46b2      	mov	sl, r6
 800b6b2:	eb19 0309 	adds.w	r3, r9, r9
 800b6b6:	eb4a 040a 	adc.w	r4, sl, sl
 800b6ba:	4699      	mov	r9, r3
 800b6bc:	46a2      	mov	sl, r4
 800b6be:	eb19 0905 	adds.w	r9, r9, r5
 800b6c2:	eb4a 0a06 	adc.w	sl, sl, r6
 800b6c6:	f04f 0100 	mov.w	r1, #0
 800b6ca:	f04f 0200 	mov.w	r2, #0
 800b6ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b6d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b6d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b6da:	4689      	mov	r9, r1
 800b6dc:	4692      	mov	sl, r2
 800b6de:	eb19 0005 	adds.w	r0, r9, r5
 800b6e2:	eb4a 0106 	adc.w	r1, sl, r6
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	685b      	ldr	r3, [r3, #4]
 800b6ea:	461d      	mov	r5, r3
 800b6ec:	f04f 0600 	mov.w	r6, #0
 800b6f0:	196b      	adds	r3, r5, r5
 800b6f2:	eb46 0406 	adc.w	r4, r6, r6
 800b6f6:	461a      	mov	r2, r3
 800b6f8:	4623      	mov	r3, r4
 800b6fa:	f7f4 fdb9 	bl	8000270 <__aeabi_uldivmod>
 800b6fe:	4603      	mov	r3, r0
 800b700:	460c      	mov	r4, r1
 800b702:	461a      	mov	r2, r3
 800b704:	4b2c      	ldr	r3, [pc, #176]	; (800b7b8 <UART_SetConfig+0x384>)
 800b706:	fba3 1302 	umull	r1, r3, r3, r2
 800b70a:	095b      	lsrs	r3, r3, #5
 800b70c:	2164      	movs	r1, #100	; 0x64
 800b70e:	fb01 f303 	mul.w	r3, r1, r3
 800b712:	1ad3      	subs	r3, r2, r3
 800b714:	00db      	lsls	r3, r3, #3
 800b716:	3332      	adds	r3, #50	; 0x32
 800b718:	4a27      	ldr	r2, [pc, #156]	; (800b7b8 <UART_SetConfig+0x384>)
 800b71a:	fba2 2303 	umull	r2, r3, r2, r3
 800b71e:	095b      	lsrs	r3, r3, #5
 800b720:	005b      	lsls	r3, r3, #1
 800b722:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b726:	4498      	add	r8, r3
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	461d      	mov	r5, r3
 800b72c:	f04f 0600 	mov.w	r6, #0
 800b730:	46a9      	mov	r9, r5
 800b732:	46b2      	mov	sl, r6
 800b734:	eb19 0309 	adds.w	r3, r9, r9
 800b738:	eb4a 040a 	adc.w	r4, sl, sl
 800b73c:	4699      	mov	r9, r3
 800b73e:	46a2      	mov	sl, r4
 800b740:	eb19 0905 	adds.w	r9, r9, r5
 800b744:	eb4a 0a06 	adc.w	sl, sl, r6
 800b748:	f04f 0100 	mov.w	r1, #0
 800b74c:	f04f 0200 	mov.w	r2, #0
 800b750:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b754:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b758:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b75c:	4689      	mov	r9, r1
 800b75e:	4692      	mov	sl, r2
 800b760:	eb19 0005 	adds.w	r0, r9, r5
 800b764:	eb4a 0106 	adc.w	r1, sl, r6
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	461d      	mov	r5, r3
 800b76e:	f04f 0600 	mov.w	r6, #0
 800b772:	196b      	adds	r3, r5, r5
 800b774:	eb46 0406 	adc.w	r4, r6, r6
 800b778:	461a      	mov	r2, r3
 800b77a:	4623      	mov	r3, r4
 800b77c:	f7f4 fd78 	bl	8000270 <__aeabi_uldivmod>
 800b780:	4603      	mov	r3, r0
 800b782:	460c      	mov	r4, r1
 800b784:	461a      	mov	r2, r3
 800b786:	4b0c      	ldr	r3, [pc, #48]	; (800b7b8 <UART_SetConfig+0x384>)
 800b788:	fba3 1302 	umull	r1, r3, r3, r2
 800b78c:	095b      	lsrs	r3, r3, #5
 800b78e:	2164      	movs	r1, #100	; 0x64
 800b790:	fb01 f303 	mul.w	r3, r1, r3
 800b794:	1ad3      	subs	r3, r2, r3
 800b796:	00db      	lsls	r3, r3, #3
 800b798:	3332      	adds	r3, #50	; 0x32
 800b79a:	4a07      	ldr	r2, [pc, #28]	; (800b7b8 <UART_SetConfig+0x384>)
 800b79c:	fba2 2303 	umull	r2, r3, r2, r3
 800b7a0:	095b      	lsrs	r3, r3, #5
 800b7a2:	f003 0207 	and.w	r2, r3, #7
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4442      	add	r2, r8
 800b7ac:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b7ae:	e1b2      	b.n	800bb16 <UART_SetConfig+0x6e2>
 800b7b0:	40011000 	.word	0x40011000
 800b7b4:	40011400 	.word	0x40011400
 800b7b8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4ad7      	ldr	r2, [pc, #860]	; (800bb20 <UART_SetConfig+0x6ec>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d005      	beq.n	800b7d2 <UART_SetConfig+0x39e>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4ad6      	ldr	r2, [pc, #856]	; (800bb24 <UART_SetConfig+0x6f0>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	f040 80d1 	bne.w	800b974 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b7d2:	f7fe fb95 	bl	8009f00 <HAL_RCC_GetPCLK2Freq>
 800b7d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	469a      	mov	sl, r3
 800b7dc:	f04f 0b00 	mov.w	fp, #0
 800b7e0:	46d0      	mov	r8, sl
 800b7e2:	46d9      	mov	r9, fp
 800b7e4:	eb18 0308 	adds.w	r3, r8, r8
 800b7e8:	eb49 0409 	adc.w	r4, r9, r9
 800b7ec:	4698      	mov	r8, r3
 800b7ee:	46a1      	mov	r9, r4
 800b7f0:	eb18 080a 	adds.w	r8, r8, sl
 800b7f4:	eb49 090b 	adc.w	r9, r9, fp
 800b7f8:	f04f 0100 	mov.w	r1, #0
 800b7fc:	f04f 0200 	mov.w	r2, #0
 800b800:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b804:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b808:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b80c:	4688      	mov	r8, r1
 800b80e:	4691      	mov	r9, r2
 800b810:	eb1a 0508 	adds.w	r5, sl, r8
 800b814:	eb4b 0609 	adc.w	r6, fp, r9
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	4619      	mov	r1, r3
 800b81e:	f04f 0200 	mov.w	r2, #0
 800b822:	f04f 0300 	mov.w	r3, #0
 800b826:	f04f 0400 	mov.w	r4, #0
 800b82a:	0094      	lsls	r4, r2, #2
 800b82c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b830:	008b      	lsls	r3, r1, #2
 800b832:	461a      	mov	r2, r3
 800b834:	4623      	mov	r3, r4
 800b836:	4628      	mov	r0, r5
 800b838:	4631      	mov	r1, r6
 800b83a:	f7f4 fd19 	bl	8000270 <__aeabi_uldivmod>
 800b83e:	4603      	mov	r3, r0
 800b840:	460c      	mov	r4, r1
 800b842:	461a      	mov	r2, r3
 800b844:	4bb8      	ldr	r3, [pc, #736]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b846:	fba3 2302 	umull	r2, r3, r3, r2
 800b84a:	095b      	lsrs	r3, r3, #5
 800b84c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	469b      	mov	fp, r3
 800b854:	f04f 0c00 	mov.w	ip, #0
 800b858:	46d9      	mov	r9, fp
 800b85a:	46e2      	mov	sl, ip
 800b85c:	eb19 0309 	adds.w	r3, r9, r9
 800b860:	eb4a 040a 	adc.w	r4, sl, sl
 800b864:	4699      	mov	r9, r3
 800b866:	46a2      	mov	sl, r4
 800b868:	eb19 090b 	adds.w	r9, r9, fp
 800b86c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b870:	f04f 0100 	mov.w	r1, #0
 800b874:	f04f 0200 	mov.w	r2, #0
 800b878:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b87c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b880:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b884:	4689      	mov	r9, r1
 800b886:	4692      	mov	sl, r2
 800b888:	eb1b 0509 	adds.w	r5, fp, r9
 800b88c:	eb4c 060a 	adc.w	r6, ip, sl
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	4619      	mov	r1, r3
 800b896:	f04f 0200 	mov.w	r2, #0
 800b89a:	f04f 0300 	mov.w	r3, #0
 800b89e:	f04f 0400 	mov.w	r4, #0
 800b8a2:	0094      	lsls	r4, r2, #2
 800b8a4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b8a8:	008b      	lsls	r3, r1, #2
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	4623      	mov	r3, r4
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	f7f4 fcdd 	bl	8000270 <__aeabi_uldivmod>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	460c      	mov	r4, r1
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	4b9a      	ldr	r3, [pc, #616]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b8be:	fba3 1302 	umull	r1, r3, r3, r2
 800b8c2:	095b      	lsrs	r3, r3, #5
 800b8c4:	2164      	movs	r1, #100	; 0x64
 800b8c6:	fb01 f303 	mul.w	r3, r1, r3
 800b8ca:	1ad3      	subs	r3, r2, r3
 800b8cc:	011b      	lsls	r3, r3, #4
 800b8ce:	3332      	adds	r3, #50	; 0x32
 800b8d0:	4a95      	ldr	r2, [pc, #596]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b8d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d6:	095b      	lsrs	r3, r3, #5
 800b8d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b8dc:	4498      	add	r8, r3
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	469b      	mov	fp, r3
 800b8e2:	f04f 0c00 	mov.w	ip, #0
 800b8e6:	46d9      	mov	r9, fp
 800b8e8:	46e2      	mov	sl, ip
 800b8ea:	eb19 0309 	adds.w	r3, r9, r9
 800b8ee:	eb4a 040a 	adc.w	r4, sl, sl
 800b8f2:	4699      	mov	r9, r3
 800b8f4:	46a2      	mov	sl, r4
 800b8f6:	eb19 090b 	adds.w	r9, r9, fp
 800b8fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b8fe:	f04f 0100 	mov.w	r1, #0
 800b902:	f04f 0200 	mov.w	r2, #0
 800b906:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b90a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b90e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b912:	4689      	mov	r9, r1
 800b914:	4692      	mov	sl, r2
 800b916:	eb1b 0509 	adds.w	r5, fp, r9
 800b91a:	eb4c 060a 	adc.w	r6, ip, sl
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	685b      	ldr	r3, [r3, #4]
 800b922:	4619      	mov	r1, r3
 800b924:	f04f 0200 	mov.w	r2, #0
 800b928:	f04f 0300 	mov.w	r3, #0
 800b92c:	f04f 0400 	mov.w	r4, #0
 800b930:	0094      	lsls	r4, r2, #2
 800b932:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b936:	008b      	lsls	r3, r1, #2
 800b938:	461a      	mov	r2, r3
 800b93a:	4623      	mov	r3, r4
 800b93c:	4628      	mov	r0, r5
 800b93e:	4631      	mov	r1, r6
 800b940:	f7f4 fc96 	bl	8000270 <__aeabi_uldivmod>
 800b944:	4603      	mov	r3, r0
 800b946:	460c      	mov	r4, r1
 800b948:	461a      	mov	r2, r3
 800b94a:	4b77      	ldr	r3, [pc, #476]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b94c:	fba3 1302 	umull	r1, r3, r3, r2
 800b950:	095b      	lsrs	r3, r3, #5
 800b952:	2164      	movs	r1, #100	; 0x64
 800b954:	fb01 f303 	mul.w	r3, r1, r3
 800b958:	1ad3      	subs	r3, r2, r3
 800b95a:	011b      	lsls	r3, r3, #4
 800b95c:	3332      	adds	r3, #50	; 0x32
 800b95e:	4a72      	ldr	r2, [pc, #456]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b960:	fba2 2303 	umull	r2, r3, r2, r3
 800b964:	095b      	lsrs	r3, r3, #5
 800b966:	f003 020f 	and.w	r2, r3, #15
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4442      	add	r2, r8
 800b970:	609a      	str	r2, [r3, #8]
 800b972:	e0d0      	b.n	800bb16 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b974:	f7fe fab0 	bl	8009ed8 <HAL_RCC_GetPCLK1Freq>
 800b978:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	469a      	mov	sl, r3
 800b97e:	f04f 0b00 	mov.w	fp, #0
 800b982:	46d0      	mov	r8, sl
 800b984:	46d9      	mov	r9, fp
 800b986:	eb18 0308 	adds.w	r3, r8, r8
 800b98a:	eb49 0409 	adc.w	r4, r9, r9
 800b98e:	4698      	mov	r8, r3
 800b990:	46a1      	mov	r9, r4
 800b992:	eb18 080a 	adds.w	r8, r8, sl
 800b996:	eb49 090b 	adc.w	r9, r9, fp
 800b99a:	f04f 0100 	mov.w	r1, #0
 800b99e:	f04f 0200 	mov.w	r2, #0
 800b9a2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b9a6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b9aa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b9ae:	4688      	mov	r8, r1
 800b9b0:	4691      	mov	r9, r2
 800b9b2:	eb1a 0508 	adds.w	r5, sl, r8
 800b9b6:	eb4b 0609 	adc.w	r6, fp, r9
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	685b      	ldr	r3, [r3, #4]
 800b9be:	4619      	mov	r1, r3
 800b9c0:	f04f 0200 	mov.w	r2, #0
 800b9c4:	f04f 0300 	mov.w	r3, #0
 800b9c8:	f04f 0400 	mov.w	r4, #0
 800b9cc:	0094      	lsls	r4, r2, #2
 800b9ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b9d2:	008b      	lsls	r3, r1, #2
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	4623      	mov	r3, r4
 800b9d8:	4628      	mov	r0, r5
 800b9da:	4631      	mov	r1, r6
 800b9dc:	f7f4 fc48 	bl	8000270 <__aeabi_uldivmod>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	4b50      	ldr	r3, [pc, #320]	; (800bb28 <UART_SetConfig+0x6f4>)
 800b9e8:	fba3 2302 	umull	r2, r3, r3, r2
 800b9ec:	095b      	lsrs	r3, r3, #5
 800b9ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	469b      	mov	fp, r3
 800b9f6:	f04f 0c00 	mov.w	ip, #0
 800b9fa:	46d9      	mov	r9, fp
 800b9fc:	46e2      	mov	sl, ip
 800b9fe:	eb19 0309 	adds.w	r3, r9, r9
 800ba02:	eb4a 040a 	adc.w	r4, sl, sl
 800ba06:	4699      	mov	r9, r3
 800ba08:	46a2      	mov	sl, r4
 800ba0a:	eb19 090b 	adds.w	r9, r9, fp
 800ba0e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ba12:	f04f 0100 	mov.w	r1, #0
 800ba16:	f04f 0200 	mov.w	r2, #0
 800ba1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ba1e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ba22:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ba26:	4689      	mov	r9, r1
 800ba28:	4692      	mov	sl, r2
 800ba2a:	eb1b 0509 	adds.w	r5, fp, r9
 800ba2e:	eb4c 060a 	adc.w	r6, ip, sl
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	4619      	mov	r1, r3
 800ba38:	f04f 0200 	mov.w	r2, #0
 800ba3c:	f04f 0300 	mov.w	r3, #0
 800ba40:	f04f 0400 	mov.w	r4, #0
 800ba44:	0094      	lsls	r4, r2, #2
 800ba46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ba4a:	008b      	lsls	r3, r1, #2
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	4623      	mov	r3, r4
 800ba50:	4628      	mov	r0, r5
 800ba52:	4631      	mov	r1, r6
 800ba54:	f7f4 fc0c 	bl	8000270 <__aeabi_uldivmod>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	460c      	mov	r4, r1
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	4b32      	ldr	r3, [pc, #200]	; (800bb28 <UART_SetConfig+0x6f4>)
 800ba60:	fba3 1302 	umull	r1, r3, r3, r2
 800ba64:	095b      	lsrs	r3, r3, #5
 800ba66:	2164      	movs	r1, #100	; 0x64
 800ba68:	fb01 f303 	mul.w	r3, r1, r3
 800ba6c:	1ad3      	subs	r3, r2, r3
 800ba6e:	011b      	lsls	r3, r3, #4
 800ba70:	3332      	adds	r3, #50	; 0x32
 800ba72:	4a2d      	ldr	r2, [pc, #180]	; (800bb28 <UART_SetConfig+0x6f4>)
 800ba74:	fba2 2303 	umull	r2, r3, r2, r3
 800ba78:	095b      	lsrs	r3, r3, #5
 800ba7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba7e:	4498      	add	r8, r3
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	469b      	mov	fp, r3
 800ba84:	f04f 0c00 	mov.w	ip, #0
 800ba88:	46d9      	mov	r9, fp
 800ba8a:	46e2      	mov	sl, ip
 800ba8c:	eb19 0309 	adds.w	r3, r9, r9
 800ba90:	eb4a 040a 	adc.w	r4, sl, sl
 800ba94:	4699      	mov	r9, r3
 800ba96:	46a2      	mov	sl, r4
 800ba98:	eb19 090b 	adds.w	r9, r9, fp
 800ba9c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800baa0:	f04f 0100 	mov.w	r1, #0
 800baa4:	f04f 0200 	mov.w	r2, #0
 800baa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800baac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bab0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bab4:	4689      	mov	r9, r1
 800bab6:	4692      	mov	sl, r2
 800bab8:	eb1b 0509 	adds.w	r5, fp, r9
 800babc:	eb4c 060a 	adc.w	r6, ip, sl
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	685b      	ldr	r3, [r3, #4]
 800bac4:	4619      	mov	r1, r3
 800bac6:	f04f 0200 	mov.w	r2, #0
 800baca:	f04f 0300 	mov.w	r3, #0
 800bace:	f04f 0400 	mov.w	r4, #0
 800bad2:	0094      	lsls	r4, r2, #2
 800bad4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bad8:	008b      	lsls	r3, r1, #2
 800bada:	461a      	mov	r2, r3
 800badc:	4623      	mov	r3, r4
 800bade:	4628      	mov	r0, r5
 800bae0:	4631      	mov	r1, r6
 800bae2:	f7f4 fbc5 	bl	8000270 <__aeabi_uldivmod>
 800bae6:	4603      	mov	r3, r0
 800bae8:	460c      	mov	r4, r1
 800baea:	461a      	mov	r2, r3
 800baec:	4b0e      	ldr	r3, [pc, #56]	; (800bb28 <UART_SetConfig+0x6f4>)
 800baee:	fba3 1302 	umull	r1, r3, r3, r2
 800baf2:	095b      	lsrs	r3, r3, #5
 800baf4:	2164      	movs	r1, #100	; 0x64
 800baf6:	fb01 f303 	mul.w	r3, r1, r3
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	011b      	lsls	r3, r3, #4
 800bafe:	3332      	adds	r3, #50	; 0x32
 800bb00:	4a09      	ldr	r2, [pc, #36]	; (800bb28 <UART_SetConfig+0x6f4>)
 800bb02:	fba2 2303 	umull	r2, r3, r2, r3
 800bb06:	095b      	lsrs	r3, r3, #5
 800bb08:	f003 020f 	and.w	r2, r3, #15
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4442      	add	r2, r8
 800bb12:	609a      	str	r2, [r3, #8]
}
 800bb14:	e7ff      	b.n	800bb16 <UART_SetConfig+0x6e2>
 800bb16:	bf00      	nop
 800bb18:	3714      	adds	r7, #20
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb20:	40011000 	.word	0x40011000
 800bb24:	40011400 	.word	0x40011400
 800bb28:	51eb851f 	.word	0x51eb851f

0800bb2c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b085      	sub	sp, #20
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	68fa      	ldr	r2, [r7, #12]
 800bb40:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	689a      	ldr	r2, [r3, #8]
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	683a      	ldr	r2, [r7, #0]
 800bb56:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	1c5a      	adds	r2, r3, #1
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	601a      	str	r2, [r3, #0]
}
 800bb68:	bf00      	nop
 800bb6a:	3714      	adds	r7, #20
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr

0800bb74 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb74:	b480      	push	{r7}
 800bb76:	b085      	sub	sp, #20
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	691b      	ldr	r3, [r3, #16]
 800bb80:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	685b      	ldr	r3, [r3, #4]
 800bb86:	687a      	ldr	r2, [r7, #4]
 800bb88:	6892      	ldr	r2, [r2, #8]
 800bb8a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	689b      	ldr	r3, [r3, #8]
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	6852      	ldr	r2, [r2, #4]
 800bb94:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	687a      	ldr	r2, [r7, #4]
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d103      	bne.n	800bba8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	689a      	ldr	r2, [r3, #8]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2200      	movs	r2, #0
 800bbac:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	1e5a      	subs	r2, r3, #1
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3714      	adds	r7, #20
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr

0800bbc8 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b08e      	sub	sp, #56	; 0x38
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d109      	bne.n	800bbf0 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bbdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbe0:	f383 8811 	msr	BASEPRI, r3
 800bbe4:	f3bf 8f6f 	isb	sy
 800bbe8:	f3bf 8f4f 	dsb	sy
 800bbec:	623b      	str	r3, [r7, #32]
 800bbee:	e7fe      	b.n	800bbee <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800bbf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d009      	beq.n	800bc0c <xQueueGiveFromISR+0x44>
 800bbf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbfc:	f383 8811 	msr	BASEPRI, r3
 800bc00:	f3bf 8f6f 	isb	sy
 800bc04:	f3bf 8f4f 	dsb	sy
 800bc08:	61fb      	str	r3, [r7, #28]
 800bc0a:	e7fe      	b.n	800bc0a <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d103      	bne.n	800bc1c <xQueueGiveFromISR+0x54>
 800bc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc16:	689b      	ldr	r3, [r3, #8]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d101      	bne.n	800bc20 <xQueueGiveFromISR+0x58>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e000      	b.n	800bc22 <xQueueGiveFromISR+0x5a>
 800bc20:	2300      	movs	r3, #0
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d109      	bne.n	800bc3a <xQueueGiveFromISR+0x72>
 800bc26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc2a:	f383 8811 	msr	BASEPRI, r3
 800bc2e:	f3bf 8f6f 	isb	sy
 800bc32:	f3bf 8f4f 	dsb	sy
 800bc36:	61bb      	str	r3, [r7, #24]
 800bc38:	e7fe      	b.n	800bc38 <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc3a:	f000 fa5d 	bl	800c0f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bc3e:	f3ef 8211 	mrs	r2, BASEPRI
 800bc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc46:	f383 8811 	msr	BASEPRI, r3
 800bc4a:	f3bf 8f6f 	isb	sy
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	617a      	str	r2, [r7, #20]
 800bc54:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bc56:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc58:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc5e:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800bc60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc66:	429a      	cmp	r2, r3
 800bc68:	d239      	bcs.n	800bcde <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bc74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc76:	1c5a      	adds	r2, r3, #1
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800bc7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bc80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc84:	d112      	bne.n	800bcac <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d024      	beq.n	800bcd8 <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc90:	3324      	adds	r3, #36	; 0x24
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 f942 	bl	800bf1c <xTaskRemoveFromEventList>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d01c      	beq.n	800bcd8 <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d019      	beq.n	800bcd8 <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	2201      	movs	r2, #1
 800bca8:	601a      	str	r2, [r3, #0]
 800bcaa:	e015      	b.n	800bcd8 <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800bcac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bcb0:	2b7f      	cmp	r3, #127	; 0x7f
 800bcb2:	d109      	bne.n	800bcc8 <xQueueGiveFromISR+0x100>
	__asm volatile
 800bcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb8:	f383 8811 	msr	BASEPRI, r3
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	60fb      	str	r3, [r7, #12]
 800bcc6:	e7fe      	b.n	800bcc6 <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bcc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bccc:	3301      	adds	r3, #1
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	b25a      	sxtb	r2, r3
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	637b      	str	r3, [r7, #52]	; 0x34
 800bcdc:	e001      	b.n	800bce2 <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800bcde:	2300      	movs	r3, #0
 800bce0:	637b      	str	r3, [r7, #52]	; 0x34
 800bce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce4:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800bcec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3738      	adds	r7, #56	; 0x38
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}
	...

0800bcf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b086      	sub	sp, #24
 800bcfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd02:	4b4e      	ldr	r3, [pc, #312]	; (800be3c <xTaskIncrementTick+0x144>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	f040 8087 	bne.w	800be1a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bd0c:	4b4c      	ldr	r3, [pc, #304]	; (800be40 <xTaskIncrementTick+0x148>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	3301      	adds	r3, #1
 800bd12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bd14:	4a4a      	ldr	r2, [pc, #296]	; (800be40 <xTaskIncrementTick+0x148>)
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d11f      	bne.n	800bd60 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800bd20:	4b48      	ldr	r3, [pc, #288]	; (800be44 <xTaskIncrementTick+0x14c>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d009      	beq.n	800bd3e <xTaskIncrementTick+0x46>
	__asm volatile
 800bd2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2e:	f383 8811 	msr	BASEPRI, r3
 800bd32:	f3bf 8f6f 	isb	sy
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	603b      	str	r3, [r7, #0]
 800bd3c:	e7fe      	b.n	800bd3c <xTaskIncrementTick+0x44>
 800bd3e:	4b41      	ldr	r3, [pc, #260]	; (800be44 <xTaskIncrementTick+0x14c>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	60fb      	str	r3, [r7, #12]
 800bd44:	4b40      	ldr	r3, [pc, #256]	; (800be48 <xTaskIncrementTick+0x150>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a3e      	ldr	r2, [pc, #248]	; (800be44 <xTaskIncrementTick+0x14c>)
 800bd4a:	6013      	str	r3, [r2, #0]
 800bd4c:	4a3e      	ldr	r2, [pc, #248]	; (800be48 <xTaskIncrementTick+0x150>)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	6013      	str	r3, [r2, #0]
 800bd52:	4b3e      	ldr	r3, [pc, #248]	; (800be4c <xTaskIncrementTick+0x154>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	3301      	adds	r3, #1
 800bd58:	4a3c      	ldr	r2, [pc, #240]	; (800be4c <xTaskIncrementTick+0x154>)
 800bd5a:	6013      	str	r3, [r2, #0]
 800bd5c:	f000 f940 	bl	800bfe0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bd60:	4b3b      	ldr	r3, [pc, #236]	; (800be50 <xTaskIncrementTick+0x158>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	693a      	ldr	r2, [r7, #16]
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d348      	bcc.n	800bdfc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd6a:	4b36      	ldr	r3, [pc, #216]	; (800be44 <xTaskIncrementTick+0x14c>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d104      	bne.n	800bd7e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd74:	4b36      	ldr	r3, [pc, #216]	; (800be50 <xTaskIncrementTick+0x158>)
 800bd76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd7a:	601a      	str	r2, [r3, #0]
					break;
 800bd7c:	e03e      	b.n	800bdfc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd7e:	4b31      	ldr	r3, [pc, #196]	; (800be44 <xTaskIncrementTick+0x14c>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	68db      	ldr	r3, [r3, #12]
 800bd84:	68db      	ldr	r3, [r3, #12]
 800bd86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	685b      	ldr	r3, [r3, #4]
 800bd8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bd8e:	693a      	ldr	r2, [r7, #16]
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d203      	bcs.n	800bd9e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bd96:	4a2e      	ldr	r2, [pc, #184]	; (800be50 <xTaskIncrementTick+0x158>)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bd9c:	e02e      	b.n	800bdfc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	3304      	adds	r3, #4
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7ff fee6 	bl	800bb74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d004      	beq.n	800bdba <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	3318      	adds	r3, #24
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f7ff fedd 	bl	800bb74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	409a      	lsls	r2, r3
 800bdc2:	4b24      	ldr	r3, [pc, #144]	; (800be54 <xTaskIncrementTick+0x15c>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	4a22      	ldr	r2, [pc, #136]	; (800be54 <xTaskIncrementTick+0x15c>)
 800bdca:	6013      	str	r3, [r2, #0]
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	4413      	add	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	4a1f      	ldr	r2, [pc, #124]	; (800be58 <xTaskIncrementTick+0x160>)
 800bdda:	441a      	add	r2, r3
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	3304      	adds	r3, #4
 800bde0:	4619      	mov	r1, r3
 800bde2:	4610      	mov	r0, r2
 800bde4:	f7ff fea2 	bl	800bb2c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdec:	4b1b      	ldr	r3, [pc, #108]	; (800be5c <xTaskIncrementTick+0x164>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d3b9      	bcc.n	800bd6a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdfa:	e7b6      	b.n	800bd6a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bdfc:	4b17      	ldr	r3, [pc, #92]	; (800be5c <xTaskIncrementTick+0x164>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be02:	4915      	ldr	r1, [pc, #84]	; (800be58 <xTaskIncrementTick+0x160>)
 800be04:	4613      	mov	r3, r2
 800be06:	009b      	lsls	r3, r3, #2
 800be08:	4413      	add	r3, r2
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	440b      	add	r3, r1
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2b01      	cmp	r3, #1
 800be12:	d907      	bls.n	800be24 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800be14:	2301      	movs	r3, #1
 800be16:	617b      	str	r3, [r7, #20]
 800be18:	e004      	b.n	800be24 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800be1a:	4b11      	ldr	r3, [pc, #68]	; (800be60 <xTaskIncrementTick+0x168>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	3301      	adds	r3, #1
 800be20:	4a0f      	ldr	r2, [pc, #60]	; (800be60 <xTaskIncrementTick+0x168>)
 800be22:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800be24:	4b0f      	ldr	r3, [pc, #60]	; (800be64 <xTaskIncrementTick+0x16c>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d001      	beq.n	800be30 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800be2c:	2301      	movs	r3, #1
 800be2e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800be30:	697b      	ldr	r3, [r7, #20]
}
 800be32:	4618      	mov	r0, r3
 800be34:	3718      	adds	r7, #24
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	20001738 	.word	0x20001738
 800be40:	20001720 	.word	0x20001720
 800be44:	20001704 	.word	0x20001704
 800be48:	20001708 	.word	0x20001708
 800be4c:	20001730 	.word	0x20001730
 800be50:	20001734 	.word	0x20001734
 800be54:	20001724 	.word	0x20001724
 800be58:	200015d8 	.word	0x200015d8
 800be5c:	200015d4 	.word	0x200015d4
 800be60:	20001728 	.word	0x20001728
 800be64:	2000172c 	.word	0x2000172c

0800be68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be68:	b480      	push	{r7}
 800be6a:	b087      	sub	sp, #28
 800be6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be6e:	4b26      	ldr	r3, [pc, #152]	; (800bf08 <vTaskSwitchContext+0xa0>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d003      	beq.n	800be7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800be76:	4b25      	ldr	r3, [pc, #148]	; (800bf0c <vTaskSwitchContext+0xa4>)
 800be78:	2201      	movs	r2, #1
 800be7a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be7c:	e03e      	b.n	800befc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800be7e:	4b23      	ldr	r3, [pc, #140]	; (800bf0c <vTaskSwitchContext+0xa4>)
 800be80:	2200      	movs	r2, #0
 800be82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be84:	4b22      	ldr	r3, [pc, #136]	; (800bf10 <vTaskSwitchContext+0xa8>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	fab3 f383 	clz	r3, r3
 800be90:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800be92:	7afb      	ldrb	r3, [r7, #11]
 800be94:	f1c3 031f 	rsb	r3, r3, #31
 800be98:	617b      	str	r3, [r7, #20]
 800be9a:	491e      	ldr	r1, [pc, #120]	; (800bf14 <vTaskSwitchContext+0xac>)
 800be9c:	697a      	ldr	r2, [r7, #20]
 800be9e:	4613      	mov	r3, r2
 800bea0:	009b      	lsls	r3, r3, #2
 800bea2:	4413      	add	r3, r2
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	440b      	add	r3, r1
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d109      	bne.n	800bec2 <vTaskSwitchContext+0x5a>
	__asm volatile
 800beae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb2:	f383 8811 	msr	BASEPRI, r3
 800beb6:	f3bf 8f6f 	isb	sy
 800beba:	f3bf 8f4f 	dsb	sy
 800bebe:	607b      	str	r3, [r7, #4]
 800bec0:	e7fe      	b.n	800bec0 <vTaskSwitchContext+0x58>
 800bec2:	697a      	ldr	r2, [r7, #20]
 800bec4:	4613      	mov	r3, r2
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4413      	add	r3, r2
 800beca:	009b      	lsls	r3, r3, #2
 800becc:	4a11      	ldr	r2, [pc, #68]	; (800bf14 <vTaskSwitchContext+0xac>)
 800bece:	4413      	add	r3, r2
 800bed0:	613b      	str	r3, [r7, #16]
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	605a      	str	r2, [r3, #4]
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	685a      	ldr	r2, [r3, #4]
 800bee0:	693b      	ldr	r3, [r7, #16]
 800bee2:	3308      	adds	r3, #8
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d104      	bne.n	800bef2 <vTaskSwitchContext+0x8a>
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	685a      	ldr	r2, [r3, #4]
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	605a      	str	r2, [r3, #4]
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	68db      	ldr	r3, [r3, #12]
 800bef8:	4a07      	ldr	r2, [pc, #28]	; (800bf18 <vTaskSwitchContext+0xb0>)
 800befa:	6013      	str	r3, [r2, #0]
}
 800befc:	bf00      	nop
 800befe:	371c      	adds	r7, #28
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr
 800bf08:	20001738 	.word	0x20001738
 800bf0c:	2000172c 	.word	0x2000172c
 800bf10:	20001724 	.word	0x20001724
 800bf14:	200015d8 	.word	0x200015d8
 800bf18:	200015d4 	.word	0x200015d4

0800bf1c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b086      	sub	sp, #24
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	68db      	ldr	r3, [r3, #12]
 800bf2a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d109      	bne.n	800bf46 <xTaskRemoveFromEventList+0x2a>
 800bf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	60fb      	str	r3, [r7, #12]
 800bf44:	e7fe      	b.n	800bf44 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	3318      	adds	r3, #24
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f7ff fe12 	bl	800bb74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf50:	4b1d      	ldr	r3, [pc, #116]	; (800bfc8 <xTaskRemoveFromEventList+0xac>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d11c      	bne.n	800bf92 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf58:	693b      	ldr	r3, [r7, #16]
 800bf5a:	3304      	adds	r3, #4
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f7ff fe09 	bl	800bb74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf66:	2201      	movs	r2, #1
 800bf68:	409a      	lsls	r2, r3
 800bf6a:	4b18      	ldr	r3, [pc, #96]	; (800bfcc <xTaskRemoveFromEventList+0xb0>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	4a16      	ldr	r2, [pc, #88]	; (800bfcc <xTaskRemoveFromEventList+0xb0>)
 800bf72:	6013      	str	r3, [r2, #0]
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf78:	4613      	mov	r3, r2
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	4413      	add	r3, r2
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	4a13      	ldr	r2, [pc, #76]	; (800bfd0 <xTaskRemoveFromEventList+0xb4>)
 800bf82:	441a      	add	r2, r3
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	3304      	adds	r3, #4
 800bf88:	4619      	mov	r1, r3
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	f7ff fdce 	bl	800bb2c <vListInsertEnd>
 800bf90:	e005      	b.n	800bf9e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	3318      	adds	r3, #24
 800bf96:	4619      	mov	r1, r3
 800bf98:	480e      	ldr	r0, [pc, #56]	; (800bfd4 <xTaskRemoveFromEventList+0xb8>)
 800bf9a:	f7ff fdc7 	bl	800bb2c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bf9e:	693b      	ldr	r3, [r7, #16]
 800bfa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa2:	4b0d      	ldr	r3, [pc, #52]	; (800bfd8 <xTaskRemoveFromEventList+0xbc>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d905      	bls.n	800bfb8 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bfac:	2301      	movs	r3, #1
 800bfae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bfb0:	4b0a      	ldr	r3, [pc, #40]	; (800bfdc <xTaskRemoveFromEventList+0xc0>)
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	601a      	str	r2, [r3, #0]
 800bfb6:	e001      	b.n	800bfbc <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bfbc:	697b      	ldr	r3, [r7, #20]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3718      	adds	r7, #24
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	20001738 	.word	0x20001738
 800bfcc:	20001724 	.word	0x20001724
 800bfd0:	200015d8 	.word	0x200015d8
 800bfd4:	2000170c 	.word	0x2000170c
 800bfd8:	200015d4 	.word	0x200015d4
 800bfdc:	2000172c 	.word	0x2000172c

0800bfe0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b083      	sub	sp, #12
 800bfe4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfe6:	4b0c      	ldr	r3, [pc, #48]	; (800c018 <prvResetNextTaskUnblockTime+0x38>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d104      	bne.n	800bffa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bff0:	4b0a      	ldr	r3, [pc, #40]	; (800c01c <prvResetNextTaskUnblockTime+0x3c>)
 800bff2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bff6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bff8:	e008      	b.n	800c00c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bffa:	4b07      	ldr	r3, [pc, #28]	; (800c018 <prvResetNextTaskUnblockTime+0x38>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	68db      	ldr	r3, [r3, #12]
 800c000:	68db      	ldr	r3, [r3, #12]
 800c002:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	4a04      	ldr	r2, [pc, #16]	; (800c01c <prvResetNextTaskUnblockTime+0x3c>)
 800c00a:	6013      	str	r3, [r2, #0]
}
 800c00c:	bf00      	nop
 800c00e:	370c      	adds	r7, #12
 800c010:	46bd      	mov	sp, r7
 800c012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c016:	4770      	bx	lr
 800c018:	20001704 	.word	0x20001704
 800c01c:	20001734 	.word	0x20001734

0800c020 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c020:	4b07      	ldr	r3, [pc, #28]	; (800c040 <pxCurrentTCBConst2>)
 800c022:	6819      	ldr	r1, [r3, #0]
 800c024:	6808      	ldr	r0, [r1, #0]
 800c026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c02a:	f380 8809 	msr	PSP, r0
 800c02e:	f3bf 8f6f 	isb	sy
 800c032:	f04f 0000 	mov.w	r0, #0
 800c036:	f380 8811 	msr	BASEPRI, r0
 800c03a:	4770      	bx	lr
 800c03c:	f3af 8000 	nop.w

0800c040 <pxCurrentTCBConst2>:
 800c040:	200015d4 	.word	0x200015d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c044:	bf00      	nop
 800c046:	bf00      	nop
	...

0800c050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c050:	f3ef 8009 	mrs	r0, PSP
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	4b15      	ldr	r3, [pc, #84]	; (800c0b0 <pxCurrentTCBConst>)
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	f01e 0f10 	tst.w	lr, #16
 800c060:	bf08      	it	eq
 800c062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06a:	6010      	str	r0, [r2, #0]
 800c06c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c070:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c074:	f380 8811 	msr	BASEPRI, r0
 800c078:	f3bf 8f4f 	dsb	sy
 800c07c:	f3bf 8f6f 	isb	sy
 800c080:	f7ff fef2 	bl	800be68 <vTaskSwitchContext>
 800c084:	f04f 0000 	mov.w	r0, #0
 800c088:	f380 8811 	msr	BASEPRI, r0
 800c08c:	bc09      	pop	{r0, r3}
 800c08e:	6819      	ldr	r1, [r3, #0]
 800c090:	6808      	ldr	r0, [r1, #0]
 800c092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c096:	f01e 0f10 	tst.w	lr, #16
 800c09a:	bf08      	it	eq
 800c09c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c0a0:	f380 8809 	msr	PSP, r0
 800c0a4:	f3bf 8f6f 	isb	sy
 800c0a8:	4770      	bx	lr
 800c0aa:	bf00      	nop
 800c0ac:	f3af 8000 	nop.w

0800c0b0 <pxCurrentTCBConst>:
 800c0b0:	200015d4 	.word	0x200015d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c0b4:	bf00      	nop
 800c0b6:	bf00      	nop

0800c0b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b082      	sub	sp, #8
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0c2:	f383 8811 	msr	BASEPRI, r3
 800c0c6:	f3bf 8f6f 	isb	sy
 800c0ca:	f3bf 8f4f 	dsb	sy
 800c0ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c0d0:	f7ff fe12 	bl	800bcf8 <xTaskIncrementTick>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d003      	beq.n	800c0e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c0da:	4b06      	ldr	r3, [pc, #24]	; (800c0f4 <SysTick_Handler+0x3c>)
 800c0dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0e0:	601a      	str	r2, [r3, #0]
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c0ec:	bf00      	nop
 800c0ee:	3708      	adds	r7, #8
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}
 800c0f4:	e000ed04 	.word	0xe000ed04

0800c0f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b085      	sub	sp, #20
 800c0fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c0fe:	f3ef 8305 	mrs	r3, IPSR
 800c102:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2b0f      	cmp	r3, #15
 800c108:	d913      	bls.n	800c132 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c10a:	4a16      	ldr	r2, [pc, #88]	; (800c164 <vPortValidateInterruptPriority+0x6c>)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	4413      	add	r3, r2
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c114:	4b14      	ldr	r3, [pc, #80]	; (800c168 <vPortValidateInterruptPriority+0x70>)
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	7afa      	ldrb	r2, [r7, #11]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d209      	bcs.n	800c132 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c122:	f383 8811 	msr	BASEPRI, r3
 800c126:	f3bf 8f6f 	isb	sy
 800c12a:	f3bf 8f4f 	dsb	sy
 800c12e:	607b      	str	r3, [r7, #4]
 800c130:	e7fe      	b.n	800c130 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c132:	4b0e      	ldr	r3, [pc, #56]	; (800c16c <vPortValidateInterruptPriority+0x74>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c13a:	4b0d      	ldr	r3, [pc, #52]	; (800c170 <vPortValidateInterruptPriority+0x78>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d909      	bls.n	800c156 <vPortValidateInterruptPriority+0x5e>
 800c142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c146:	f383 8811 	msr	BASEPRI, r3
 800c14a:	f3bf 8f6f 	isb	sy
 800c14e:	f3bf 8f4f 	dsb	sy
 800c152:	603b      	str	r3, [r7, #0]
 800c154:	e7fe      	b.n	800c154 <vPortValidateInterruptPriority+0x5c>
	}
 800c156:	bf00      	nop
 800c158:	3714      	adds	r7, #20
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr
 800c162:	bf00      	nop
 800c164:	e000e3f0 	.word	0xe000e3f0
 800c168:	2000173c 	.word	0x2000173c
 800c16c:	e000ed0c 	.word	0xe000ed0c
 800c170:	20001740 	.word	0x20001740

0800c174 <__errno>:
 800c174:	4b01      	ldr	r3, [pc, #4]	; (800c17c <__errno+0x8>)
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	4770      	bx	lr
 800c17a:	bf00      	nop
 800c17c:	20000060 	.word	0x20000060

0800c180 <__libc_init_array>:
 800c180:	b570      	push	{r4, r5, r6, lr}
 800c182:	4e0d      	ldr	r6, [pc, #52]	; (800c1b8 <__libc_init_array+0x38>)
 800c184:	4c0d      	ldr	r4, [pc, #52]	; (800c1bc <__libc_init_array+0x3c>)
 800c186:	1ba4      	subs	r4, r4, r6
 800c188:	10a4      	asrs	r4, r4, #2
 800c18a:	2500      	movs	r5, #0
 800c18c:	42a5      	cmp	r5, r4
 800c18e:	d109      	bne.n	800c1a4 <__libc_init_array+0x24>
 800c190:	4e0b      	ldr	r6, [pc, #44]	; (800c1c0 <__libc_init_array+0x40>)
 800c192:	4c0c      	ldr	r4, [pc, #48]	; (800c1c4 <__libc_init_array+0x44>)
 800c194:	f000 ffa8 	bl	800d0e8 <_init>
 800c198:	1ba4      	subs	r4, r4, r6
 800c19a:	10a4      	asrs	r4, r4, #2
 800c19c:	2500      	movs	r5, #0
 800c19e:	42a5      	cmp	r5, r4
 800c1a0:	d105      	bne.n	800c1ae <__libc_init_array+0x2e>
 800c1a2:	bd70      	pop	{r4, r5, r6, pc}
 800c1a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c1a8:	4798      	blx	r3
 800c1aa:	3501      	adds	r5, #1
 800c1ac:	e7ee      	b.n	800c18c <__libc_init_array+0xc>
 800c1ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c1b2:	4798      	blx	r3
 800c1b4:	3501      	adds	r5, #1
 800c1b6:	e7f2      	b.n	800c19e <__libc_init_array+0x1e>
 800c1b8:	0800d550 	.word	0x0800d550
 800c1bc:	0800d550 	.word	0x0800d550
 800c1c0:	0800d550 	.word	0x0800d550
 800c1c4:	0800d554 	.word	0x0800d554

0800c1c8 <memcmp>:
 800c1c8:	b530      	push	{r4, r5, lr}
 800c1ca:	2400      	movs	r4, #0
 800c1cc:	42a2      	cmp	r2, r4
 800c1ce:	d101      	bne.n	800c1d4 <memcmp+0xc>
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	e007      	b.n	800c1e4 <memcmp+0x1c>
 800c1d4:	5d03      	ldrb	r3, [r0, r4]
 800c1d6:	3401      	adds	r4, #1
 800c1d8:	190d      	adds	r5, r1, r4
 800c1da:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800c1de:	42ab      	cmp	r3, r5
 800c1e0:	d0f4      	beq.n	800c1cc <memcmp+0x4>
 800c1e2:	1b58      	subs	r0, r3, r5
 800c1e4:	bd30      	pop	{r4, r5, pc}

0800c1e6 <memset>:
 800c1e6:	4402      	add	r2, r0
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d100      	bne.n	800c1f0 <memset+0xa>
 800c1ee:	4770      	bx	lr
 800c1f0:	f803 1b01 	strb.w	r1, [r3], #1
 800c1f4:	e7f9      	b.n	800c1ea <memset+0x4>
	...

0800c1f8 <iprintf>:
 800c1f8:	b40f      	push	{r0, r1, r2, r3}
 800c1fa:	4b0a      	ldr	r3, [pc, #40]	; (800c224 <iprintf+0x2c>)
 800c1fc:	b513      	push	{r0, r1, r4, lr}
 800c1fe:	681c      	ldr	r4, [r3, #0]
 800c200:	b124      	cbz	r4, 800c20c <iprintf+0x14>
 800c202:	69a3      	ldr	r3, [r4, #24]
 800c204:	b913      	cbnz	r3, 800c20c <iprintf+0x14>
 800c206:	4620      	mov	r0, r4
 800c208:	f000 fa52 	bl	800c6b0 <__sinit>
 800c20c:	ab05      	add	r3, sp, #20
 800c20e:	9a04      	ldr	r2, [sp, #16]
 800c210:	68a1      	ldr	r1, [r4, #8]
 800c212:	9301      	str	r3, [sp, #4]
 800c214:	4620      	mov	r0, r4
 800c216:	f000 fc0b 	bl	800ca30 <_vfiprintf_r>
 800c21a:	b002      	add	sp, #8
 800c21c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c220:	b004      	add	sp, #16
 800c222:	4770      	bx	lr
 800c224:	20000060 	.word	0x20000060

0800c228 <_puts_r>:
 800c228:	b570      	push	{r4, r5, r6, lr}
 800c22a:	460e      	mov	r6, r1
 800c22c:	4605      	mov	r5, r0
 800c22e:	b118      	cbz	r0, 800c238 <_puts_r+0x10>
 800c230:	6983      	ldr	r3, [r0, #24]
 800c232:	b90b      	cbnz	r3, 800c238 <_puts_r+0x10>
 800c234:	f000 fa3c 	bl	800c6b0 <__sinit>
 800c238:	69ab      	ldr	r3, [r5, #24]
 800c23a:	68ac      	ldr	r4, [r5, #8]
 800c23c:	b913      	cbnz	r3, 800c244 <_puts_r+0x1c>
 800c23e:	4628      	mov	r0, r5
 800c240:	f000 fa36 	bl	800c6b0 <__sinit>
 800c244:	4b23      	ldr	r3, [pc, #140]	; (800c2d4 <_puts_r+0xac>)
 800c246:	429c      	cmp	r4, r3
 800c248:	d117      	bne.n	800c27a <_puts_r+0x52>
 800c24a:	686c      	ldr	r4, [r5, #4]
 800c24c:	89a3      	ldrh	r3, [r4, #12]
 800c24e:	071b      	lsls	r3, r3, #28
 800c250:	d51d      	bpl.n	800c28e <_puts_r+0x66>
 800c252:	6923      	ldr	r3, [r4, #16]
 800c254:	b1db      	cbz	r3, 800c28e <_puts_r+0x66>
 800c256:	3e01      	subs	r6, #1
 800c258:	68a3      	ldr	r3, [r4, #8]
 800c25a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c25e:	3b01      	subs	r3, #1
 800c260:	60a3      	str	r3, [r4, #8]
 800c262:	b9e9      	cbnz	r1, 800c2a0 <_puts_r+0x78>
 800c264:	2b00      	cmp	r3, #0
 800c266:	da2e      	bge.n	800c2c6 <_puts_r+0x9e>
 800c268:	4622      	mov	r2, r4
 800c26a:	210a      	movs	r1, #10
 800c26c:	4628      	mov	r0, r5
 800c26e:	f000 f86f 	bl	800c350 <__swbuf_r>
 800c272:	3001      	adds	r0, #1
 800c274:	d011      	beq.n	800c29a <_puts_r+0x72>
 800c276:	200a      	movs	r0, #10
 800c278:	e011      	b.n	800c29e <_puts_r+0x76>
 800c27a:	4b17      	ldr	r3, [pc, #92]	; (800c2d8 <_puts_r+0xb0>)
 800c27c:	429c      	cmp	r4, r3
 800c27e:	d101      	bne.n	800c284 <_puts_r+0x5c>
 800c280:	68ac      	ldr	r4, [r5, #8]
 800c282:	e7e3      	b.n	800c24c <_puts_r+0x24>
 800c284:	4b15      	ldr	r3, [pc, #84]	; (800c2dc <_puts_r+0xb4>)
 800c286:	429c      	cmp	r4, r3
 800c288:	bf08      	it	eq
 800c28a:	68ec      	ldreq	r4, [r5, #12]
 800c28c:	e7de      	b.n	800c24c <_puts_r+0x24>
 800c28e:	4621      	mov	r1, r4
 800c290:	4628      	mov	r0, r5
 800c292:	f000 f8af 	bl	800c3f4 <__swsetup_r>
 800c296:	2800      	cmp	r0, #0
 800c298:	d0dd      	beq.n	800c256 <_puts_r+0x2e>
 800c29a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c29e:	bd70      	pop	{r4, r5, r6, pc}
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	da04      	bge.n	800c2ae <_puts_r+0x86>
 800c2a4:	69a2      	ldr	r2, [r4, #24]
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	dc06      	bgt.n	800c2b8 <_puts_r+0x90>
 800c2aa:	290a      	cmp	r1, #10
 800c2ac:	d004      	beq.n	800c2b8 <_puts_r+0x90>
 800c2ae:	6823      	ldr	r3, [r4, #0]
 800c2b0:	1c5a      	adds	r2, r3, #1
 800c2b2:	6022      	str	r2, [r4, #0]
 800c2b4:	7019      	strb	r1, [r3, #0]
 800c2b6:	e7cf      	b.n	800c258 <_puts_r+0x30>
 800c2b8:	4622      	mov	r2, r4
 800c2ba:	4628      	mov	r0, r5
 800c2bc:	f000 f848 	bl	800c350 <__swbuf_r>
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	d1c9      	bne.n	800c258 <_puts_r+0x30>
 800c2c4:	e7e9      	b.n	800c29a <_puts_r+0x72>
 800c2c6:	6823      	ldr	r3, [r4, #0]
 800c2c8:	200a      	movs	r0, #10
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	6022      	str	r2, [r4, #0]
 800c2ce:	7018      	strb	r0, [r3, #0]
 800c2d0:	e7e5      	b.n	800c29e <_puts_r+0x76>
 800c2d2:	bf00      	nop
 800c2d4:	0800d4d4 	.word	0x0800d4d4
 800c2d8:	0800d4f4 	.word	0x0800d4f4
 800c2dc:	0800d4b4 	.word	0x0800d4b4

0800c2e0 <puts>:
 800c2e0:	4b02      	ldr	r3, [pc, #8]	; (800c2ec <puts+0xc>)
 800c2e2:	4601      	mov	r1, r0
 800c2e4:	6818      	ldr	r0, [r3, #0]
 800c2e6:	f7ff bf9f 	b.w	800c228 <_puts_r>
 800c2ea:	bf00      	nop
 800c2ec:	20000060 	.word	0x20000060

0800c2f0 <strncpy>:
 800c2f0:	b570      	push	{r4, r5, r6, lr}
 800c2f2:	3901      	subs	r1, #1
 800c2f4:	4604      	mov	r4, r0
 800c2f6:	b902      	cbnz	r2, 800c2fa <strncpy+0xa>
 800c2f8:	bd70      	pop	{r4, r5, r6, pc}
 800c2fa:	4623      	mov	r3, r4
 800c2fc:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800c300:	f803 5b01 	strb.w	r5, [r3], #1
 800c304:	1e56      	subs	r6, r2, #1
 800c306:	b92d      	cbnz	r5, 800c314 <strncpy+0x24>
 800c308:	4414      	add	r4, r2
 800c30a:	42a3      	cmp	r3, r4
 800c30c:	d0f4      	beq.n	800c2f8 <strncpy+0x8>
 800c30e:	f803 5b01 	strb.w	r5, [r3], #1
 800c312:	e7fa      	b.n	800c30a <strncpy+0x1a>
 800c314:	461c      	mov	r4, r3
 800c316:	4632      	mov	r2, r6
 800c318:	e7ed      	b.n	800c2f6 <strncpy+0x6>

0800c31a <strstr>:
 800c31a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c31c:	7803      	ldrb	r3, [r0, #0]
 800c31e:	b17b      	cbz	r3, 800c340 <strstr+0x26>
 800c320:	4604      	mov	r4, r0
 800c322:	7823      	ldrb	r3, [r4, #0]
 800c324:	4620      	mov	r0, r4
 800c326:	1c66      	adds	r6, r4, #1
 800c328:	b17b      	cbz	r3, 800c34a <strstr+0x30>
 800c32a:	1e4a      	subs	r2, r1, #1
 800c32c:	1e63      	subs	r3, r4, #1
 800c32e:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800c332:	b14d      	cbz	r5, 800c348 <strstr+0x2e>
 800c334:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800c338:	42af      	cmp	r7, r5
 800c33a:	4634      	mov	r4, r6
 800c33c:	d0f7      	beq.n	800c32e <strstr+0x14>
 800c33e:	e7f0      	b.n	800c322 <strstr+0x8>
 800c340:	780b      	ldrb	r3, [r1, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	bf18      	it	ne
 800c346:	2000      	movne	r0, #0
 800c348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c34a:	4618      	mov	r0, r3
 800c34c:	e7fc      	b.n	800c348 <strstr+0x2e>
	...

0800c350 <__swbuf_r>:
 800c350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c352:	460e      	mov	r6, r1
 800c354:	4614      	mov	r4, r2
 800c356:	4605      	mov	r5, r0
 800c358:	b118      	cbz	r0, 800c362 <__swbuf_r+0x12>
 800c35a:	6983      	ldr	r3, [r0, #24]
 800c35c:	b90b      	cbnz	r3, 800c362 <__swbuf_r+0x12>
 800c35e:	f000 f9a7 	bl	800c6b0 <__sinit>
 800c362:	4b21      	ldr	r3, [pc, #132]	; (800c3e8 <__swbuf_r+0x98>)
 800c364:	429c      	cmp	r4, r3
 800c366:	d12a      	bne.n	800c3be <__swbuf_r+0x6e>
 800c368:	686c      	ldr	r4, [r5, #4]
 800c36a:	69a3      	ldr	r3, [r4, #24]
 800c36c:	60a3      	str	r3, [r4, #8]
 800c36e:	89a3      	ldrh	r3, [r4, #12]
 800c370:	071a      	lsls	r2, r3, #28
 800c372:	d52e      	bpl.n	800c3d2 <__swbuf_r+0x82>
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	b363      	cbz	r3, 800c3d2 <__swbuf_r+0x82>
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	6820      	ldr	r0, [r4, #0]
 800c37c:	1ac0      	subs	r0, r0, r3
 800c37e:	6963      	ldr	r3, [r4, #20]
 800c380:	b2f6      	uxtb	r6, r6
 800c382:	4283      	cmp	r3, r0
 800c384:	4637      	mov	r7, r6
 800c386:	dc04      	bgt.n	800c392 <__swbuf_r+0x42>
 800c388:	4621      	mov	r1, r4
 800c38a:	4628      	mov	r0, r5
 800c38c:	f000 f926 	bl	800c5dc <_fflush_r>
 800c390:	bb28      	cbnz	r0, 800c3de <__swbuf_r+0x8e>
 800c392:	68a3      	ldr	r3, [r4, #8]
 800c394:	3b01      	subs	r3, #1
 800c396:	60a3      	str	r3, [r4, #8]
 800c398:	6823      	ldr	r3, [r4, #0]
 800c39a:	1c5a      	adds	r2, r3, #1
 800c39c:	6022      	str	r2, [r4, #0]
 800c39e:	701e      	strb	r6, [r3, #0]
 800c3a0:	6963      	ldr	r3, [r4, #20]
 800c3a2:	3001      	adds	r0, #1
 800c3a4:	4283      	cmp	r3, r0
 800c3a6:	d004      	beq.n	800c3b2 <__swbuf_r+0x62>
 800c3a8:	89a3      	ldrh	r3, [r4, #12]
 800c3aa:	07db      	lsls	r3, r3, #31
 800c3ac:	d519      	bpl.n	800c3e2 <__swbuf_r+0x92>
 800c3ae:	2e0a      	cmp	r6, #10
 800c3b0:	d117      	bne.n	800c3e2 <__swbuf_r+0x92>
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	4628      	mov	r0, r5
 800c3b6:	f000 f911 	bl	800c5dc <_fflush_r>
 800c3ba:	b190      	cbz	r0, 800c3e2 <__swbuf_r+0x92>
 800c3bc:	e00f      	b.n	800c3de <__swbuf_r+0x8e>
 800c3be:	4b0b      	ldr	r3, [pc, #44]	; (800c3ec <__swbuf_r+0x9c>)
 800c3c0:	429c      	cmp	r4, r3
 800c3c2:	d101      	bne.n	800c3c8 <__swbuf_r+0x78>
 800c3c4:	68ac      	ldr	r4, [r5, #8]
 800c3c6:	e7d0      	b.n	800c36a <__swbuf_r+0x1a>
 800c3c8:	4b09      	ldr	r3, [pc, #36]	; (800c3f0 <__swbuf_r+0xa0>)
 800c3ca:	429c      	cmp	r4, r3
 800c3cc:	bf08      	it	eq
 800c3ce:	68ec      	ldreq	r4, [r5, #12]
 800c3d0:	e7cb      	b.n	800c36a <__swbuf_r+0x1a>
 800c3d2:	4621      	mov	r1, r4
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	f000 f80d 	bl	800c3f4 <__swsetup_r>
 800c3da:	2800      	cmp	r0, #0
 800c3dc:	d0cc      	beq.n	800c378 <__swbuf_r+0x28>
 800c3de:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c3e2:	4638      	mov	r0, r7
 800c3e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	0800d4d4 	.word	0x0800d4d4
 800c3ec:	0800d4f4 	.word	0x0800d4f4
 800c3f0:	0800d4b4 	.word	0x0800d4b4

0800c3f4 <__swsetup_r>:
 800c3f4:	4b32      	ldr	r3, [pc, #200]	; (800c4c0 <__swsetup_r+0xcc>)
 800c3f6:	b570      	push	{r4, r5, r6, lr}
 800c3f8:	681d      	ldr	r5, [r3, #0]
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	b125      	cbz	r5, 800c40a <__swsetup_r+0x16>
 800c400:	69ab      	ldr	r3, [r5, #24]
 800c402:	b913      	cbnz	r3, 800c40a <__swsetup_r+0x16>
 800c404:	4628      	mov	r0, r5
 800c406:	f000 f953 	bl	800c6b0 <__sinit>
 800c40a:	4b2e      	ldr	r3, [pc, #184]	; (800c4c4 <__swsetup_r+0xd0>)
 800c40c:	429c      	cmp	r4, r3
 800c40e:	d10f      	bne.n	800c430 <__swsetup_r+0x3c>
 800c410:	686c      	ldr	r4, [r5, #4]
 800c412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c416:	b29a      	uxth	r2, r3
 800c418:	0715      	lsls	r5, r2, #28
 800c41a:	d42c      	bmi.n	800c476 <__swsetup_r+0x82>
 800c41c:	06d0      	lsls	r0, r2, #27
 800c41e:	d411      	bmi.n	800c444 <__swsetup_r+0x50>
 800c420:	2209      	movs	r2, #9
 800c422:	6032      	str	r2, [r6, #0]
 800c424:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c428:	81a3      	strh	r3, [r4, #12]
 800c42a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c42e:	e03e      	b.n	800c4ae <__swsetup_r+0xba>
 800c430:	4b25      	ldr	r3, [pc, #148]	; (800c4c8 <__swsetup_r+0xd4>)
 800c432:	429c      	cmp	r4, r3
 800c434:	d101      	bne.n	800c43a <__swsetup_r+0x46>
 800c436:	68ac      	ldr	r4, [r5, #8]
 800c438:	e7eb      	b.n	800c412 <__swsetup_r+0x1e>
 800c43a:	4b24      	ldr	r3, [pc, #144]	; (800c4cc <__swsetup_r+0xd8>)
 800c43c:	429c      	cmp	r4, r3
 800c43e:	bf08      	it	eq
 800c440:	68ec      	ldreq	r4, [r5, #12]
 800c442:	e7e6      	b.n	800c412 <__swsetup_r+0x1e>
 800c444:	0751      	lsls	r1, r2, #29
 800c446:	d512      	bpl.n	800c46e <__swsetup_r+0x7a>
 800c448:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c44a:	b141      	cbz	r1, 800c45e <__swsetup_r+0x6a>
 800c44c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c450:	4299      	cmp	r1, r3
 800c452:	d002      	beq.n	800c45a <__swsetup_r+0x66>
 800c454:	4630      	mov	r0, r6
 800c456:	f000 fa19 	bl	800c88c <_free_r>
 800c45a:	2300      	movs	r3, #0
 800c45c:	6363      	str	r3, [r4, #52]	; 0x34
 800c45e:	89a3      	ldrh	r3, [r4, #12]
 800c460:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c464:	81a3      	strh	r3, [r4, #12]
 800c466:	2300      	movs	r3, #0
 800c468:	6063      	str	r3, [r4, #4]
 800c46a:	6923      	ldr	r3, [r4, #16]
 800c46c:	6023      	str	r3, [r4, #0]
 800c46e:	89a3      	ldrh	r3, [r4, #12]
 800c470:	f043 0308 	orr.w	r3, r3, #8
 800c474:	81a3      	strh	r3, [r4, #12]
 800c476:	6923      	ldr	r3, [r4, #16]
 800c478:	b94b      	cbnz	r3, 800c48e <__swsetup_r+0x9a>
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c484:	d003      	beq.n	800c48e <__swsetup_r+0x9a>
 800c486:	4621      	mov	r1, r4
 800c488:	4630      	mov	r0, r6
 800c48a:	f000 f9bf 	bl	800c80c <__smakebuf_r>
 800c48e:	89a2      	ldrh	r2, [r4, #12]
 800c490:	f012 0301 	ands.w	r3, r2, #1
 800c494:	d00c      	beq.n	800c4b0 <__swsetup_r+0xbc>
 800c496:	2300      	movs	r3, #0
 800c498:	60a3      	str	r3, [r4, #8]
 800c49a:	6963      	ldr	r3, [r4, #20]
 800c49c:	425b      	negs	r3, r3
 800c49e:	61a3      	str	r3, [r4, #24]
 800c4a0:	6923      	ldr	r3, [r4, #16]
 800c4a2:	b953      	cbnz	r3, 800c4ba <__swsetup_r+0xc6>
 800c4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c4ac:	d1ba      	bne.n	800c424 <__swsetup_r+0x30>
 800c4ae:	bd70      	pop	{r4, r5, r6, pc}
 800c4b0:	0792      	lsls	r2, r2, #30
 800c4b2:	bf58      	it	pl
 800c4b4:	6963      	ldrpl	r3, [r4, #20]
 800c4b6:	60a3      	str	r3, [r4, #8]
 800c4b8:	e7f2      	b.n	800c4a0 <__swsetup_r+0xac>
 800c4ba:	2000      	movs	r0, #0
 800c4bc:	e7f7      	b.n	800c4ae <__swsetup_r+0xba>
 800c4be:	bf00      	nop
 800c4c0:	20000060 	.word	0x20000060
 800c4c4:	0800d4d4 	.word	0x0800d4d4
 800c4c8:	0800d4f4 	.word	0x0800d4f4
 800c4cc:	0800d4b4 	.word	0x0800d4b4

0800c4d0 <__sflush_r>:
 800c4d0:	898a      	ldrh	r2, [r1, #12]
 800c4d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4d6:	4605      	mov	r5, r0
 800c4d8:	0710      	lsls	r0, r2, #28
 800c4da:	460c      	mov	r4, r1
 800c4dc:	d458      	bmi.n	800c590 <__sflush_r+0xc0>
 800c4de:	684b      	ldr	r3, [r1, #4]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	dc05      	bgt.n	800c4f0 <__sflush_r+0x20>
 800c4e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	dc02      	bgt.n	800c4f0 <__sflush_r+0x20>
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c4f2:	2e00      	cmp	r6, #0
 800c4f4:	d0f9      	beq.n	800c4ea <__sflush_r+0x1a>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c4fc:	682f      	ldr	r7, [r5, #0]
 800c4fe:	6a21      	ldr	r1, [r4, #32]
 800c500:	602b      	str	r3, [r5, #0]
 800c502:	d032      	beq.n	800c56a <__sflush_r+0x9a>
 800c504:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c506:	89a3      	ldrh	r3, [r4, #12]
 800c508:	075a      	lsls	r2, r3, #29
 800c50a:	d505      	bpl.n	800c518 <__sflush_r+0x48>
 800c50c:	6863      	ldr	r3, [r4, #4]
 800c50e:	1ac0      	subs	r0, r0, r3
 800c510:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c512:	b10b      	cbz	r3, 800c518 <__sflush_r+0x48>
 800c514:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c516:	1ac0      	subs	r0, r0, r3
 800c518:	2300      	movs	r3, #0
 800c51a:	4602      	mov	r2, r0
 800c51c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c51e:	6a21      	ldr	r1, [r4, #32]
 800c520:	4628      	mov	r0, r5
 800c522:	47b0      	blx	r6
 800c524:	1c43      	adds	r3, r0, #1
 800c526:	89a3      	ldrh	r3, [r4, #12]
 800c528:	d106      	bne.n	800c538 <__sflush_r+0x68>
 800c52a:	6829      	ldr	r1, [r5, #0]
 800c52c:	291d      	cmp	r1, #29
 800c52e:	d848      	bhi.n	800c5c2 <__sflush_r+0xf2>
 800c530:	4a29      	ldr	r2, [pc, #164]	; (800c5d8 <__sflush_r+0x108>)
 800c532:	40ca      	lsrs	r2, r1
 800c534:	07d6      	lsls	r6, r2, #31
 800c536:	d544      	bpl.n	800c5c2 <__sflush_r+0xf2>
 800c538:	2200      	movs	r2, #0
 800c53a:	6062      	str	r2, [r4, #4]
 800c53c:	04d9      	lsls	r1, r3, #19
 800c53e:	6922      	ldr	r2, [r4, #16]
 800c540:	6022      	str	r2, [r4, #0]
 800c542:	d504      	bpl.n	800c54e <__sflush_r+0x7e>
 800c544:	1c42      	adds	r2, r0, #1
 800c546:	d101      	bne.n	800c54c <__sflush_r+0x7c>
 800c548:	682b      	ldr	r3, [r5, #0]
 800c54a:	b903      	cbnz	r3, 800c54e <__sflush_r+0x7e>
 800c54c:	6560      	str	r0, [r4, #84]	; 0x54
 800c54e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c550:	602f      	str	r7, [r5, #0]
 800c552:	2900      	cmp	r1, #0
 800c554:	d0c9      	beq.n	800c4ea <__sflush_r+0x1a>
 800c556:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c55a:	4299      	cmp	r1, r3
 800c55c:	d002      	beq.n	800c564 <__sflush_r+0x94>
 800c55e:	4628      	mov	r0, r5
 800c560:	f000 f994 	bl	800c88c <_free_r>
 800c564:	2000      	movs	r0, #0
 800c566:	6360      	str	r0, [r4, #52]	; 0x34
 800c568:	e7c0      	b.n	800c4ec <__sflush_r+0x1c>
 800c56a:	2301      	movs	r3, #1
 800c56c:	4628      	mov	r0, r5
 800c56e:	47b0      	blx	r6
 800c570:	1c41      	adds	r1, r0, #1
 800c572:	d1c8      	bne.n	800c506 <__sflush_r+0x36>
 800c574:	682b      	ldr	r3, [r5, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d0c5      	beq.n	800c506 <__sflush_r+0x36>
 800c57a:	2b1d      	cmp	r3, #29
 800c57c:	d001      	beq.n	800c582 <__sflush_r+0xb2>
 800c57e:	2b16      	cmp	r3, #22
 800c580:	d101      	bne.n	800c586 <__sflush_r+0xb6>
 800c582:	602f      	str	r7, [r5, #0]
 800c584:	e7b1      	b.n	800c4ea <__sflush_r+0x1a>
 800c586:	89a3      	ldrh	r3, [r4, #12]
 800c588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c58c:	81a3      	strh	r3, [r4, #12]
 800c58e:	e7ad      	b.n	800c4ec <__sflush_r+0x1c>
 800c590:	690f      	ldr	r7, [r1, #16]
 800c592:	2f00      	cmp	r7, #0
 800c594:	d0a9      	beq.n	800c4ea <__sflush_r+0x1a>
 800c596:	0793      	lsls	r3, r2, #30
 800c598:	680e      	ldr	r6, [r1, #0]
 800c59a:	bf08      	it	eq
 800c59c:	694b      	ldreq	r3, [r1, #20]
 800c59e:	600f      	str	r7, [r1, #0]
 800c5a0:	bf18      	it	ne
 800c5a2:	2300      	movne	r3, #0
 800c5a4:	eba6 0807 	sub.w	r8, r6, r7
 800c5a8:	608b      	str	r3, [r1, #8]
 800c5aa:	f1b8 0f00 	cmp.w	r8, #0
 800c5ae:	dd9c      	ble.n	800c4ea <__sflush_r+0x1a>
 800c5b0:	4643      	mov	r3, r8
 800c5b2:	463a      	mov	r2, r7
 800c5b4:	6a21      	ldr	r1, [r4, #32]
 800c5b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	47b0      	blx	r6
 800c5bc:	2800      	cmp	r0, #0
 800c5be:	dc06      	bgt.n	800c5ce <__sflush_r+0xfe>
 800c5c0:	89a3      	ldrh	r3, [r4, #12]
 800c5c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5c6:	81a3      	strh	r3, [r4, #12]
 800c5c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5cc:	e78e      	b.n	800c4ec <__sflush_r+0x1c>
 800c5ce:	4407      	add	r7, r0
 800c5d0:	eba8 0800 	sub.w	r8, r8, r0
 800c5d4:	e7e9      	b.n	800c5aa <__sflush_r+0xda>
 800c5d6:	bf00      	nop
 800c5d8:	20400001 	.word	0x20400001

0800c5dc <_fflush_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	690b      	ldr	r3, [r1, #16]
 800c5e0:	4605      	mov	r5, r0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	b1db      	cbz	r3, 800c61e <_fflush_r+0x42>
 800c5e6:	b118      	cbz	r0, 800c5f0 <_fflush_r+0x14>
 800c5e8:	6983      	ldr	r3, [r0, #24]
 800c5ea:	b90b      	cbnz	r3, 800c5f0 <_fflush_r+0x14>
 800c5ec:	f000 f860 	bl	800c6b0 <__sinit>
 800c5f0:	4b0c      	ldr	r3, [pc, #48]	; (800c624 <_fflush_r+0x48>)
 800c5f2:	429c      	cmp	r4, r3
 800c5f4:	d109      	bne.n	800c60a <_fflush_r+0x2e>
 800c5f6:	686c      	ldr	r4, [r5, #4]
 800c5f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5fc:	b17b      	cbz	r3, 800c61e <_fflush_r+0x42>
 800c5fe:	4621      	mov	r1, r4
 800c600:	4628      	mov	r0, r5
 800c602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c606:	f7ff bf63 	b.w	800c4d0 <__sflush_r>
 800c60a:	4b07      	ldr	r3, [pc, #28]	; (800c628 <_fflush_r+0x4c>)
 800c60c:	429c      	cmp	r4, r3
 800c60e:	d101      	bne.n	800c614 <_fflush_r+0x38>
 800c610:	68ac      	ldr	r4, [r5, #8]
 800c612:	e7f1      	b.n	800c5f8 <_fflush_r+0x1c>
 800c614:	4b05      	ldr	r3, [pc, #20]	; (800c62c <_fflush_r+0x50>)
 800c616:	429c      	cmp	r4, r3
 800c618:	bf08      	it	eq
 800c61a:	68ec      	ldreq	r4, [r5, #12]
 800c61c:	e7ec      	b.n	800c5f8 <_fflush_r+0x1c>
 800c61e:	2000      	movs	r0, #0
 800c620:	bd38      	pop	{r3, r4, r5, pc}
 800c622:	bf00      	nop
 800c624:	0800d4d4 	.word	0x0800d4d4
 800c628:	0800d4f4 	.word	0x0800d4f4
 800c62c:	0800d4b4 	.word	0x0800d4b4

0800c630 <std>:
 800c630:	2300      	movs	r3, #0
 800c632:	b510      	push	{r4, lr}
 800c634:	4604      	mov	r4, r0
 800c636:	e9c0 3300 	strd	r3, r3, [r0]
 800c63a:	6083      	str	r3, [r0, #8]
 800c63c:	8181      	strh	r1, [r0, #12]
 800c63e:	6643      	str	r3, [r0, #100]	; 0x64
 800c640:	81c2      	strh	r2, [r0, #14]
 800c642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c646:	6183      	str	r3, [r0, #24]
 800c648:	4619      	mov	r1, r3
 800c64a:	2208      	movs	r2, #8
 800c64c:	305c      	adds	r0, #92	; 0x5c
 800c64e:	f7ff fdca 	bl	800c1e6 <memset>
 800c652:	4b05      	ldr	r3, [pc, #20]	; (800c668 <std+0x38>)
 800c654:	6263      	str	r3, [r4, #36]	; 0x24
 800c656:	4b05      	ldr	r3, [pc, #20]	; (800c66c <std+0x3c>)
 800c658:	62a3      	str	r3, [r4, #40]	; 0x28
 800c65a:	4b05      	ldr	r3, [pc, #20]	; (800c670 <std+0x40>)
 800c65c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c65e:	4b05      	ldr	r3, [pc, #20]	; (800c674 <std+0x44>)
 800c660:	6224      	str	r4, [r4, #32]
 800c662:	6323      	str	r3, [r4, #48]	; 0x30
 800c664:	bd10      	pop	{r4, pc}
 800c666:	bf00      	nop
 800c668:	0800cf8d 	.word	0x0800cf8d
 800c66c:	0800cfaf 	.word	0x0800cfaf
 800c670:	0800cfe7 	.word	0x0800cfe7
 800c674:	0800d00b 	.word	0x0800d00b

0800c678 <_cleanup_r>:
 800c678:	4901      	ldr	r1, [pc, #4]	; (800c680 <_cleanup_r+0x8>)
 800c67a:	f000 b885 	b.w	800c788 <_fwalk_reent>
 800c67e:	bf00      	nop
 800c680:	0800c5dd 	.word	0x0800c5dd

0800c684 <__sfmoreglue>:
 800c684:	b570      	push	{r4, r5, r6, lr}
 800c686:	1e4a      	subs	r2, r1, #1
 800c688:	2568      	movs	r5, #104	; 0x68
 800c68a:	4355      	muls	r5, r2
 800c68c:	460e      	mov	r6, r1
 800c68e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c692:	f000 f949 	bl	800c928 <_malloc_r>
 800c696:	4604      	mov	r4, r0
 800c698:	b140      	cbz	r0, 800c6ac <__sfmoreglue+0x28>
 800c69a:	2100      	movs	r1, #0
 800c69c:	e9c0 1600 	strd	r1, r6, [r0]
 800c6a0:	300c      	adds	r0, #12
 800c6a2:	60a0      	str	r0, [r4, #8]
 800c6a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c6a8:	f7ff fd9d 	bl	800c1e6 <memset>
 800c6ac:	4620      	mov	r0, r4
 800c6ae:	bd70      	pop	{r4, r5, r6, pc}

0800c6b0 <__sinit>:
 800c6b0:	6983      	ldr	r3, [r0, #24]
 800c6b2:	b510      	push	{r4, lr}
 800c6b4:	4604      	mov	r4, r0
 800c6b6:	bb33      	cbnz	r3, 800c706 <__sinit+0x56>
 800c6b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c6bc:	6503      	str	r3, [r0, #80]	; 0x50
 800c6be:	4b12      	ldr	r3, [pc, #72]	; (800c708 <__sinit+0x58>)
 800c6c0:	4a12      	ldr	r2, [pc, #72]	; (800c70c <__sinit+0x5c>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	6282      	str	r2, [r0, #40]	; 0x28
 800c6c6:	4298      	cmp	r0, r3
 800c6c8:	bf04      	itt	eq
 800c6ca:	2301      	moveq	r3, #1
 800c6cc:	6183      	streq	r3, [r0, #24]
 800c6ce:	f000 f81f 	bl	800c710 <__sfp>
 800c6d2:	6060      	str	r0, [r4, #4]
 800c6d4:	4620      	mov	r0, r4
 800c6d6:	f000 f81b 	bl	800c710 <__sfp>
 800c6da:	60a0      	str	r0, [r4, #8]
 800c6dc:	4620      	mov	r0, r4
 800c6de:	f000 f817 	bl	800c710 <__sfp>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	60e0      	str	r0, [r4, #12]
 800c6e6:	2104      	movs	r1, #4
 800c6e8:	6860      	ldr	r0, [r4, #4]
 800c6ea:	f7ff ffa1 	bl	800c630 <std>
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	2109      	movs	r1, #9
 800c6f2:	68a0      	ldr	r0, [r4, #8]
 800c6f4:	f7ff ff9c 	bl	800c630 <std>
 800c6f8:	2202      	movs	r2, #2
 800c6fa:	2112      	movs	r1, #18
 800c6fc:	68e0      	ldr	r0, [r4, #12]
 800c6fe:	f7ff ff97 	bl	800c630 <std>
 800c702:	2301      	movs	r3, #1
 800c704:	61a3      	str	r3, [r4, #24]
 800c706:	bd10      	pop	{r4, pc}
 800c708:	0800d4b0 	.word	0x0800d4b0
 800c70c:	0800c679 	.word	0x0800c679

0800c710 <__sfp>:
 800c710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c712:	4b1b      	ldr	r3, [pc, #108]	; (800c780 <__sfp+0x70>)
 800c714:	681e      	ldr	r6, [r3, #0]
 800c716:	69b3      	ldr	r3, [r6, #24]
 800c718:	4607      	mov	r7, r0
 800c71a:	b913      	cbnz	r3, 800c722 <__sfp+0x12>
 800c71c:	4630      	mov	r0, r6
 800c71e:	f7ff ffc7 	bl	800c6b0 <__sinit>
 800c722:	3648      	adds	r6, #72	; 0x48
 800c724:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c728:	3b01      	subs	r3, #1
 800c72a:	d503      	bpl.n	800c734 <__sfp+0x24>
 800c72c:	6833      	ldr	r3, [r6, #0]
 800c72e:	b133      	cbz	r3, 800c73e <__sfp+0x2e>
 800c730:	6836      	ldr	r6, [r6, #0]
 800c732:	e7f7      	b.n	800c724 <__sfp+0x14>
 800c734:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c738:	b16d      	cbz	r5, 800c756 <__sfp+0x46>
 800c73a:	3468      	adds	r4, #104	; 0x68
 800c73c:	e7f4      	b.n	800c728 <__sfp+0x18>
 800c73e:	2104      	movs	r1, #4
 800c740:	4638      	mov	r0, r7
 800c742:	f7ff ff9f 	bl	800c684 <__sfmoreglue>
 800c746:	6030      	str	r0, [r6, #0]
 800c748:	2800      	cmp	r0, #0
 800c74a:	d1f1      	bne.n	800c730 <__sfp+0x20>
 800c74c:	230c      	movs	r3, #12
 800c74e:	603b      	str	r3, [r7, #0]
 800c750:	4604      	mov	r4, r0
 800c752:	4620      	mov	r0, r4
 800c754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c756:	4b0b      	ldr	r3, [pc, #44]	; (800c784 <__sfp+0x74>)
 800c758:	6665      	str	r5, [r4, #100]	; 0x64
 800c75a:	e9c4 5500 	strd	r5, r5, [r4]
 800c75e:	60a5      	str	r5, [r4, #8]
 800c760:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c764:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c768:	2208      	movs	r2, #8
 800c76a:	4629      	mov	r1, r5
 800c76c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c770:	f7ff fd39 	bl	800c1e6 <memset>
 800c774:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c778:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c77c:	e7e9      	b.n	800c752 <__sfp+0x42>
 800c77e:	bf00      	nop
 800c780:	0800d4b0 	.word	0x0800d4b0
 800c784:	ffff0001 	.word	0xffff0001

0800c788 <_fwalk_reent>:
 800c788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c78c:	4680      	mov	r8, r0
 800c78e:	4689      	mov	r9, r1
 800c790:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c794:	2600      	movs	r6, #0
 800c796:	b914      	cbnz	r4, 800c79e <_fwalk_reent+0x16>
 800c798:	4630      	mov	r0, r6
 800c79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c79e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c7a2:	3f01      	subs	r7, #1
 800c7a4:	d501      	bpl.n	800c7aa <_fwalk_reent+0x22>
 800c7a6:	6824      	ldr	r4, [r4, #0]
 800c7a8:	e7f5      	b.n	800c796 <_fwalk_reent+0xe>
 800c7aa:	89ab      	ldrh	r3, [r5, #12]
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d907      	bls.n	800c7c0 <_fwalk_reent+0x38>
 800c7b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	d003      	beq.n	800c7c0 <_fwalk_reent+0x38>
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	4640      	mov	r0, r8
 800c7bc:	47c8      	blx	r9
 800c7be:	4306      	orrs	r6, r0
 800c7c0:	3568      	adds	r5, #104	; 0x68
 800c7c2:	e7ee      	b.n	800c7a2 <_fwalk_reent+0x1a>

0800c7c4 <__swhatbuf_r>:
 800c7c4:	b570      	push	{r4, r5, r6, lr}
 800c7c6:	460e      	mov	r6, r1
 800c7c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7cc:	2900      	cmp	r1, #0
 800c7ce:	b096      	sub	sp, #88	; 0x58
 800c7d0:	4614      	mov	r4, r2
 800c7d2:	461d      	mov	r5, r3
 800c7d4:	da07      	bge.n	800c7e6 <__swhatbuf_r+0x22>
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	602b      	str	r3, [r5, #0]
 800c7da:	89b3      	ldrh	r3, [r6, #12]
 800c7dc:	061a      	lsls	r2, r3, #24
 800c7de:	d410      	bmi.n	800c802 <__swhatbuf_r+0x3e>
 800c7e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7e4:	e00e      	b.n	800c804 <__swhatbuf_r+0x40>
 800c7e6:	466a      	mov	r2, sp
 800c7e8:	f000 fc36 	bl	800d058 <_fstat_r>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	dbf2      	blt.n	800c7d6 <__swhatbuf_r+0x12>
 800c7f0:	9a01      	ldr	r2, [sp, #4]
 800c7f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c7f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c7fa:	425a      	negs	r2, r3
 800c7fc:	415a      	adcs	r2, r3
 800c7fe:	602a      	str	r2, [r5, #0]
 800c800:	e7ee      	b.n	800c7e0 <__swhatbuf_r+0x1c>
 800c802:	2340      	movs	r3, #64	; 0x40
 800c804:	2000      	movs	r0, #0
 800c806:	6023      	str	r3, [r4, #0]
 800c808:	b016      	add	sp, #88	; 0x58
 800c80a:	bd70      	pop	{r4, r5, r6, pc}

0800c80c <__smakebuf_r>:
 800c80c:	898b      	ldrh	r3, [r1, #12]
 800c80e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c810:	079d      	lsls	r5, r3, #30
 800c812:	4606      	mov	r6, r0
 800c814:	460c      	mov	r4, r1
 800c816:	d507      	bpl.n	800c828 <__smakebuf_r+0x1c>
 800c818:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c81c:	6023      	str	r3, [r4, #0]
 800c81e:	6123      	str	r3, [r4, #16]
 800c820:	2301      	movs	r3, #1
 800c822:	6163      	str	r3, [r4, #20]
 800c824:	b002      	add	sp, #8
 800c826:	bd70      	pop	{r4, r5, r6, pc}
 800c828:	ab01      	add	r3, sp, #4
 800c82a:	466a      	mov	r2, sp
 800c82c:	f7ff ffca 	bl	800c7c4 <__swhatbuf_r>
 800c830:	9900      	ldr	r1, [sp, #0]
 800c832:	4605      	mov	r5, r0
 800c834:	4630      	mov	r0, r6
 800c836:	f000 f877 	bl	800c928 <_malloc_r>
 800c83a:	b948      	cbnz	r0, 800c850 <__smakebuf_r+0x44>
 800c83c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c840:	059a      	lsls	r2, r3, #22
 800c842:	d4ef      	bmi.n	800c824 <__smakebuf_r+0x18>
 800c844:	f023 0303 	bic.w	r3, r3, #3
 800c848:	f043 0302 	orr.w	r3, r3, #2
 800c84c:	81a3      	strh	r3, [r4, #12]
 800c84e:	e7e3      	b.n	800c818 <__smakebuf_r+0xc>
 800c850:	4b0d      	ldr	r3, [pc, #52]	; (800c888 <__smakebuf_r+0x7c>)
 800c852:	62b3      	str	r3, [r6, #40]	; 0x28
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	6020      	str	r0, [r4, #0]
 800c858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c85c:	81a3      	strh	r3, [r4, #12]
 800c85e:	9b00      	ldr	r3, [sp, #0]
 800c860:	6163      	str	r3, [r4, #20]
 800c862:	9b01      	ldr	r3, [sp, #4]
 800c864:	6120      	str	r0, [r4, #16]
 800c866:	b15b      	cbz	r3, 800c880 <__smakebuf_r+0x74>
 800c868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c86c:	4630      	mov	r0, r6
 800c86e:	f000 fc05 	bl	800d07c <_isatty_r>
 800c872:	b128      	cbz	r0, 800c880 <__smakebuf_r+0x74>
 800c874:	89a3      	ldrh	r3, [r4, #12]
 800c876:	f023 0303 	bic.w	r3, r3, #3
 800c87a:	f043 0301 	orr.w	r3, r3, #1
 800c87e:	81a3      	strh	r3, [r4, #12]
 800c880:	89a3      	ldrh	r3, [r4, #12]
 800c882:	431d      	orrs	r5, r3
 800c884:	81a5      	strh	r5, [r4, #12]
 800c886:	e7cd      	b.n	800c824 <__smakebuf_r+0x18>
 800c888:	0800c679 	.word	0x0800c679

0800c88c <_free_r>:
 800c88c:	b538      	push	{r3, r4, r5, lr}
 800c88e:	4605      	mov	r5, r0
 800c890:	2900      	cmp	r1, #0
 800c892:	d045      	beq.n	800c920 <_free_r+0x94>
 800c894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c898:	1f0c      	subs	r4, r1, #4
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	bfb8      	it	lt
 800c89e:	18e4      	addlt	r4, r4, r3
 800c8a0:	f000 fc0e 	bl	800d0c0 <__malloc_lock>
 800c8a4:	4a1f      	ldr	r2, [pc, #124]	; (800c924 <_free_r+0x98>)
 800c8a6:	6813      	ldr	r3, [r2, #0]
 800c8a8:	4610      	mov	r0, r2
 800c8aa:	b933      	cbnz	r3, 800c8ba <_free_r+0x2e>
 800c8ac:	6063      	str	r3, [r4, #4]
 800c8ae:	6014      	str	r4, [r2, #0]
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8b6:	f000 bc04 	b.w	800d0c2 <__malloc_unlock>
 800c8ba:	42a3      	cmp	r3, r4
 800c8bc:	d90c      	bls.n	800c8d8 <_free_r+0x4c>
 800c8be:	6821      	ldr	r1, [r4, #0]
 800c8c0:	1862      	adds	r2, r4, r1
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	bf04      	itt	eq
 800c8c6:	681a      	ldreq	r2, [r3, #0]
 800c8c8:	685b      	ldreq	r3, [r3, #4]
 800c8ca:	6063      	str	r3, [r4, #4]
 800c8cc:	bf04      	itt	eq
 800c8ce:	1852      	addeq	r2, r2, r1
 800c8d0:	6022      	streq	r2, [r4, #0]
 800c8d2:	6004      	str	r4, [r0, #0]
 800c8d4:	e7ec      	b.n	800c8b0 <_free_r+0x24>
 800c8d6:	4613      	mov	r3, r2
 800c8d8:	685a      	ldr	r2, [r3, #4]
 800c8da:	b10a      	cbz	r2, 800c8e0 <_free_r+0x54>
 800c8dc:	42a2      	cmp	r2, r4
 800c8de:	d9fa      	bls.n	800c8d6 <_free_r+0x4a>
 800c8e0:	6819      	ldr	r1, [r3, #0]
 800c8e2:	1858      	adds	r0, r3, r1
 800c8e4:	42a0      	cmp	r0, r4
 800c8e6:	d10b      	bne.n	800c900 <_free_r+0x74>
 800c8e8:	6820      	ldr	r0, [r4, #0]
 800c8ea:	4401      	add	r1, r0
 800c8ec:	1858      	adds	r0, r3, r1
 800c8ee:	4282      	cmp	r2, r0
 800c8f0:	6019      	str	r1, [r3, #0]
 800c8f2:	d1dd      	bne.n	800c8b0 <_free_r+0x24>
 800c8f4:	6810      	ldr	r0, [r2, #0]
 800c8f6:	6852      	ldr	r2, [r2, #4]
 800c8f8:	605a      	str	r2, [r3, #4]
 800c8fa:	4401      	add	r1, r0
 800c8fc:	6019      	str	r1, [r3, #0]
 800c8fe:	e7d7      	b.n	800c8b0 <_free_r+0x24>
 800c900:	d902      	bls.n	800c908 <_free_r+0x7c>
 800c902:	230c      	movs	r3, #12
 800c904:	602b      	str	r3, [r5, #0]
 800c906:	e7d3      	b.n	800c8b0 <_free_r+0x24>
 800c908:	6820      	ldr	r0, [r4, #0]
 800c90a:	1821      	adds	r1, r4, r0
 800c90c:	428a      	cmp	r2, r1
 800c90e:	bf04      	itt	eq
 800c910:	6811      	ldreq	r1, [r2, #0]
 800c912:	6852      	ldreq	r2, [r2, #4]
 800c914:	6062      	str	r2, [r4, #4]
 800c916:	bf04      	itt	eq
 800c918:	1809      	addeq	r1, r1, r0
 800c91a:	6021      	streq	r1, [r4, #0]
 800c91c:	605c      	str	r4, [r3, #4]
 800c91e:	e7c7      	b.n	800c8b0 <_free_r+0x24>
 800c920:	bd38      	pop	{r3, r4, r5, pc}
 800c922:	bf00      	nop
 800c924:	20001744 	.word	0x20001744

0800c928 <_malloc_r>:
 800c928:	b570      	push	{r4, r5, r6, lr}
 800c92a:	1ccd      	adds	r5, r1, #3
 800c92c:	f025 0503 	bic.w	r5, r5, #3
 800c930:	3508      	adds	r5, #8
 800c932:	2d0c      	cmp	r5, #12
 800c934:	bf38      	it	cc
 800c936:	250c      	movcc	r5, #12
 800c938:	2d00      	cmp	r5, #0
 800c93a:	4606      	mov	r6, r0
 800c93c:	db01      	blt.n	800c942 <_malloc_r+0x1a>
 800c93e:	42a9      	cmp	r1, r5
 800c940:	d903      	bls.n	800c94a <_malloc_r+0x22>
 800c942:	230c      	movs	r3, #12
 800c944:	6033      	str	r3, [r6, #0]
 800c946:	2000      	movs	r0, #0
 800c948:	bd70      	pop	{r4, r5, r6, pc}
 800c94a:	f000 fbb9 	bl	800d0c0 <__malloc_lock>
 800c94e:	4a21      	ldr	r2, [pc, #132]	; (800c9d4 <_malloc_r+0xac>)
 800c950:	6814      	ldr	r4, [r2, #0]
 800c952:	4621      	mov	r1, r4
 800c954:	b991      	cbnz	r1, 800c97c <_malloc_r+0x54>
 800c956:	4c20      	ldr	r4, [pc, #128]	; (800c9d8 <_malloc_r+0xb0>)
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	b91b      	cbnz	r3, 800c964 <_malloc_r+0x3c>
 800c95c:	4630      	mov	r0, r6
 800c95e:	f000 fb05 	bl	800cf6c <_sbrk_r>
 800c962:	6020      	str	r0, [r4, #0]
 800c964:	4629      	mov	r1, r5
 800c966:	4630      	mov	r0, r6
 800c968:	f000 fb00 	bl	800cf6c <_sbrk_r>
 800c96c:	1c43      	adds	r3, r0, #1
 800c96e:	d124      	bne.n	800c9ba <_malloc_r+0x92>
 800c970:	230c      	movs	r3, #12
 800c972:	6033      	str	r3, [r6, #0]
 800c974:	4630      	mov	r0, r6
 800c976:	f000 fba4 	bl	800d0c2 <__malloc_unlock>
 800c97a:	e7e4      	b.n	800c946 <_malloc_r+0x1e>
 800c97c:	680b      	ldr	r3, [r1, #0]
 800c97e:	1b5b      	subs	r3, r3, r5
 800c980:	d418      	bmi.n	800c9b4 <_malloc_r+0x8c>
 800c982:	2b0b      	cmp	r3, #11
 800c984:	d90f      	bls.n	800c9a6 <_malloc_r+0x7e>
 800c986:	600b      	str	r3, [r1, #0]
 800c988:	50cd      	str	r5, [r1, r3]
 800c98a:	18cc      	adds	r4, r1, r3
 800c98c:	4630      	mov	r0, r6
 800c98e:	f000 fb98 	bl	800d0c2 <__malloc_unlock>
 800c992:	f104 000b 	add.w	r0, r4, #11
 800c996:	1d23      	adds	r3, r4, #4
 800c998:	f020 0007 	bic.w	r0, r0, #7
 800c99c:	1ac3      	subs	r3, r0, r3
 800c99e:	d0d3      	beq.n	800c948 <_malloc_r+0x20>
 800c9a0:	425a      	negs	r2, r3
 800c9a2:	50e2      	str	r2, [r4, r3]
 800c9a4:	e7d0      	b.n	800c948 <_malloc_r+0x20>
 800c9a6:	428c      	cmp	r4, r1
 800c9a8:	684b      	ldr	r3, [r1, #4]
 800c9aa:	bf16      	itet	ne
 800c9ac:	6063      	strne	r3, [r4, #4]
 800c9ae:	6013      	streq	r3, [r2, #0]
 800c9b0:	460c      	movne	r4, r1
 800c9b2:	e7eb      	b.n	800c98c <_malloc_r+0x64>
 800c9b4:	460c      	mov	r4, r1
 800c9b6:	6849      	ldr	r1, [r1, #4]
 800c9b8:	e7cc      	b.n	800c954 <_malloc_r+0x2c>
 800c9ba:	1cc4      	adds	r4, r0, #3
 800c9bc:	f024 0403 	bic.w	r4, r4, #3
 800c9c0:	42a0      	cmp	r0, r4
 800c9c2:	d005      	beq.n	800c9d0 <_malloc_r+0xa8>
 800c9c4:	1a21      	subs	r1, r4, r0
 800c9c6:	4630      	mov	r0, r6
 800c9c8:	f000 fad0 	bl	800cf6c <_sbrk_r>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d0cf      	beq.n	800c970 <_malloc_r+0x48>
 800c9d0:	6025      	str	r5, [r4, #0]
 800c9d2:	e7db      	b.n	800c98c <_malloc_r+0x64>
 800c9d4:	20001744 	.word	0x20001744
 800c9d8:	20001748 	.word	0x20001748

0800c9dc <__sfputc_r>:
 800c9dc:	6893      	ldr	r3, [r2, #8]
 800c9de:	3b01      	subs	r3, #1
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	b410      	push	{r4}
 800c9e4:	6093      	str	r3, [r2, #8]
 800c9e6:	da08      	bge.n	800c9fa <__sfputc_r+0x1e>
 800c9e8:	6994      	ldr	r4, [r2, #24]
 800c9ea:	42a3      	cmp	r3, r4
 800c9ec:	db01      	blt.n	800c9f2 <__sfputc_r+0x16>
 800c9ee:	290a      	cmp	r1, #10
 800c9f0:	d103      	bne.n	800c9fa <__sfputc_r+0x1e>
 800c9f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9f6:	f7ff bcab 	b.w	800c350 <__swbuf_r>
 800c9fa:	6813      	ldr	r3, [r2, #0]
 800c9fc:	1c58      	adds	r0, r3, #1
 800c9fe:	6010      	str	r0, [r2, #0]
 800ca00:	7019      	strb	r1, [r3, #0]
 800ca02:	4608      	mov	r0, r1
 800ca04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca08:	4770      	bx	lr

0800ca0a <__sfputs_r>:
 800ca0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca0c:	4606      	mov	r6, r0
 800ca0e:	460f      	mov	r7, r1
 800ca10:	4614      	mov	r4, r2
 800ca12:	18d5      	adds	r5, r2, r3
 800ca14:	42ac      	cmp	r4, r5
 800ca16:	d101      	bne.n	800ca1c <__sfputs_r+0x12>
 800ca18:	2000      	movs	r0, #0
 800ca1a:	e007      	b.n	800ca2c <__sfputs_r+0x22>
 800ca1c:	463a      	mov	r2, r7
 800ca1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca22:	4630      	mov	r0, r6
 800ca24:	f7ff ffda 	bl	800c9dc <__sfputc_r>
 800ca28:	1c43      	adds	r3, r0, #1
 800ca2a:	d1f3      	bne.n	800ca14 <__sfputs_r+0xa>
 800ca2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca30 <_vfiprintf_r>:
 800ca30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca34:	460c      	mov	r4, r1
 800ca36:	b09d      	sub	sp, #116	; 0x74
 800ca38:	4617      	mov	r7, r2
 800ca3a:	461d      	mov	r5, r3
 800ca3c:	4606      	mov	r6, r0
 800ca3e:	b118      	cbz	r0, 800ca48 <_vfiprintf_r+0x18>
 800ca40:	6983      	ldr	r3, [r0, #24]
 800ca42:	b90b      	cbnz	r3, 800ca48 <_vfiprintf_r+0x18>
 800ca44:	f7ff fe34 	bl	800c6b0 <__sinit>
 800ca48:	4b7c      	ldr	r3, [pc, #496]	; (800cc3c <_vfiprintf_r+0x20c>)
 800ca4a:	429c      	cmp	r4, r3
 800ca4c:	d158      	bne.n	800cb00 <_vfiprintf_r+0xd0>
 800ca4e:	6874      	ldr	r4, [r6, #4]
 800ca50:	89a3      	ldrh	r3, [r4, #12]
 800ca52:	0718      	lsls	r0, r3, #28
 800ca54:	d55e      	bpl.n	800cb14 <_vfiprintf_r+0xe4>
 800ca56:	6923      	ldr	r3, [r4, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d05b      	beq.n	800cb14 <_vfiprintf_r+0xe4>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ca60:	2320      	movs	r3, #32
 800ca62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca66:	2330      	movs	r3, #48	; 0x30
 800ca68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca6c:	9503      	str	r5, [sp, #12]
 800ca6e:	f04f 0b01 	mov.w	fp, #1
 800ca72:	46b8      	mov	r8, r7
 800ca74:	4645      	mov	r5, r8
 800ca76:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ca7a:	b10b      	cbz	r3, 800ca80 <_vfiprintf_r+0x50>
 800ca7c:	2b25      	cmp	r3, #37	; 0x25
 800ca7e:	d154      	bne.n	800cb2a <_vfiprintf_r+0xfa>
 800ca80:	ebb8 0a07 	subs.w	sl, r8, r7
 800ca84:	d00b      	beq.n	800ca9e <_vfiprintf_r+0x6e>
 800ca86:	4653      	mov	r3, sl
 800ca88:	463a      	mov	r2, r7
 800ca8a:	4621      	mov	r1, r4
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f7ff ffbc 	bl	800ca0a <__sfputs_r>
 800ca92:	3001      	adds	r0, #1
 800ca94:	f000 80c2 	beq.w	800cc1c <_vfiprintf_r+0x1ec>
 800ca98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca9a:	4453      	add	r3, sl
 800ca9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ca9e:	f898 3000 	ldrb.w	r3, [r8]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	f000 80ba 	beq.w	800cc1c <_vfiprintf_r+0x1ec>
 800caa8:	2300      	movs	r3, #0
 800caaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800caae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cab2:	9304      	str	r3, [sp, #16]
 800cab4:	9307      	str	r3, [sp, #28]
 800cab6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800caba:	931a      	str	r3, [sp, #104]	; 0x68
 800cabc:	46a8      	mov	r8, r5
 800cabe:	2205      	movs	r2, #5
 800cac0:	f818 1b01 	ldrb.w	r1, [r8], #1
 800cac4:	485e      	ldr	r0, [pc, #376]	; (800cc40 <_vfiprintf_r+0x210>)
 800cac6:	f7f3 fb83 	bl	80001d0 <memchr>
 800caca:	9b04      	ldr	r3, [sp, #16]
 800cacc:	bb78      	cbnz	r0, 800cb2e <_vfiprintf_r+0xfe>
 800cace:	06d9      	lsls	r1, r3, #27
 800cad0:	bf44      	itt	mi
 800cad2:	2220      	movmi	r2, #32
 800cad4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cad8:	071a      	lsls	r2, r3, #28
 800cada:	bf44      	itt	mi
 800cadc:	222b      	movmi	r2, #43	; 0x2b
 800cade:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cae2:	782a      	ldrb	r2, [r5, #0]
 800cae4:	2a2a      	cmp	r2, #42	; 0x2a
 800cae6:	d02a      	beq.n	800cb3e <_vfiprintf_r+0x10e>
 800cae8:	9a07      	ldr	r2, [sp, #28]
 800caea:	46a8      	mov	r8, r5
 800caec:	2000      	movs	r0, #0
 800caee:	250a      	movs	r5, #10
 800caf0:	4641      	mov	r1, r8
 800caf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800caf6:	3b30      	subs	r3, #48	; 0x30
 800caf8:	2b09      	cmp	r3, #9
 800cafa:	d969      	bls.n	800cbd0 <_vfiprintf_r+0x1a0>
 800cafc:	b360      	cbz	r0, 800cb58 <_vfiprintf_r+0x128>
 800cafe:	e024      	b.n	800cb4a <_vfiprintf_r+0x11a>
 800cb00:	4b50      	ldr	r3, [pc, #320]	; (800cc44 <_vfiprintf_r+0x214>)
 800cb02:	429c      	cmp	r4, r3
 800cb04:	d101      	bne.n	800cb0a <_vfiprintf_r+0xda>
 800cb06:	68b4      	ldr	r4, [r6, #8]
 800cb08:	e7a2      	b.n	800ca50 <_vfiprintf_r+0x20>
 800cb0a:	4b4f      	ldr	r3, [pc, #316]	; (800cc48 <_vfiprintf_r+0x218>)
 800cb0c:	429c      	cmp	r4, r3
 800cb0e:	bf08      	it	eq
 800cb10:	68f4      	ldreq	r4, [r6, #12]
 800cb12:	e79d      	b.n	800ca50 <_vfiprintf_r+0x20>
 800cb14:	4621      	mov	r1, r4
 800cb16:	4630      	mov	r0, r6
 800cb18:	f7ff fc6c 	bl	800c3f4 <__swsetup_r>
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	d09d      	beq.n	800ca5c <_vfiprintf_r+0x2c>
 800cb20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb24:	b01d      	add	sp, #116	; 0x74
 800cb26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2a:	46a8      	mov	r8, r5
 800cb2c:	e7a2      	b.n	800ca74 <_vfiprintf_r+0x44>
 800cb2e:	4a44      	ldr	r2, [pc, #272]	; (800cc40 <_vfiprintf_r+0x210>)
 800cb30:	1a80      	subs	r0, r0, r2
 800cb32:	fa0b f000 	lsl.w	r0, fp, r0
 800cb36:	4318      	orrs	r0, r3
 800cb38:	9004      	str	r0, [sp, #16]
 800cb3a:	4645      	mov	r5, r8
 800cb3c:	e7be      	b.n	800cabc <_vfiprintf_r+0x8c>
 800cb3e:	9a03      	ldr	r2, [sp, #12]
 800cb40:	1d11      	adds	r1, r2, #4
 800cb42:	6812      	ldr	r2, [r2, #0]
 800cb44:	9103      	str	r1, [sp, #12]
 800cb46:	2a00      	cmp	r2, #0
 800cb48:	db01      	blt.n	800cb4e <_vfiprintf_r+0x11e>
 800cb4a:	9207      	str	r2, [sp, #28]
 800cb4c:	e004      	b.n	800cb58 <_vfiprintf_r+0x128>
 800cb4e:	4252      	negs	r2, r2
 800cb50:	f043 0302 	orr.w	r3, r3, #2
 800cb54:	9207      	str	r2, [sp, #28]
 800cb56:	9304      	str	r3, [sp, #16]
 800cb58:	f898 3000 	ldrb.w	r3, [r8]
 800cb5c:	2b2e      	cmp	r3, #46	; 0x2e
 800cb5e:	d10e      	bne.n	800cb7e <_vfiprintf_r+0x14e>
 800cb60:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cb64:	2b2a      	cmp	r3, #42	; 0x2a
 800cb66:	d138      	bne.n	800cbda <_vfiprintf_r+0x1aa>
 800cb68:	9b03      	ldr	r3, [sp, #12]
 800cb6a:	1d1a      	adds	r2, r3, #4
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	9203      	str	r2, [sp, #12]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	bfb8      	it	lt
 800cb74:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cb78:	f108 0802 	add.w	r8, r8, #2
 800cb7c:	9305      	str	r3, [sp, #20]
 800cb7e:	4d33      	ldr	r5, [pc, #204]	; (800cc4c <_vfiprintf_r+0x21c>)
 800cb80:	f898 1000 	ldrb.w	r1, [r8]
 800cb84:	2203      	movs	r2, #3
 800cb86:	4628      	mov	r0, r5
 800cb88:	f7f3 fb22 	bl	80001d0 <memchr>
 800cb8c:	b140      	cbz	r0, 800cba0 <_vfiprintf_r+0x170>
 800cb8e:	2340      	movs	r3, #64	; 0x40
 800cb90:	1b40      	subs	r0, r0, r5
 800cb92:	fa03 f000 	lsl.w	r0, r3, r0
 800cb96:	9b04      	ldr	r3, [sp, #16]
 800cb98:	4303      	orrs	r3, r0
 800cb9a:	f108 0801 	add.w	r8, r8, #1
 800cb9e:	9304      	str	r3, [sp, #16]
 800cba0:	f898 1000 	ldrb.w	r1, [r8]
 800cba4:	482a      	ldr	r0, [pc, #168]	; (800cc50 <_vfiprintf_r+0x220>)
 800cba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbaa:	2206      	movs	r2, #6
 800cbac:	f108 0701 	add.w	r7, r8, #1
 800cbb0:	f7f3 fb0e 	bl	80001d0 <memchr>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	d037      	beq.n	800cc28 <_vfiprintf_r+0x1f8>
 800cbb8:	4b26      	ldr	r3, [pc, #152]	; (800cc54 <_vfiprintf_r+0x224>)
 800cbba:	bb1b      	cbnz	r3, 800cc04 <_vfiprintf_r+0x1d4>
 800cbbc:	9b03      	ldr	r3, [sp, #12]
 800cbbe:	3307      	adds	r3, #7
 800cbc0:	f023 0307 	bic.w	r3, r3, #7
 800cbc4:	3308      	adds	r3, #8
 800cbc6:	9303      	str	r3, [sp, #12]
 800cbc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbca:	444b      	add	r3, r9
 800cbcc:	9309      	str	r3, [sp, #36]	; 0x24
 800cbce:	e750      	b.n	800ca72 <_vfiprintf_r+0x42>
 800cbd0:	fb05 3202 	mla	r2, r5, r2, r3
 800cbd4:	2001      	movs	r0, #1
 800cbd6:	4688      	mov	r8, r1
 800cbd8:	e78a      	b.n	800caf0 <_vfiprintf_r+0xc0>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f108 0801 	add.w	r8, r8, #1
 800cbe0:	9305      	str	r3, [sp, #20]
 800cbe2:	4619      	mov	r1, r3
 800cbe4:	250a      	movs	r5, #10
 800cbe6:	4640      	mov	r0, r8
 800cbe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbec:	3a30      	subs	r2, #48	; 0x30
 800cbee:	2a09      	cmp	r2, #9
 800cbf0:	d903      	bls.n	800cbfa <_vfiprintf_r+0x1ca>
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d0c3      	beq.n	800cb7e <_vfiprintf_r+0x14e>
 800cbf6:	9105      	str	r1, [sp, #20]
 800cbf8:	e7c1      	b.n	800cb7e <_vfiprintf_r+0x14e>
 800cbfa:	fb05 2101 	mla	r1, r5, r1, r2
 800cbfe:	2301      	movs	r3, #1
 800cc00:	4680      	mov	r8, r0
 800cc02:	e7f0      	b.n	800cbe6 <_vfiprintf_r+0x1b6>
 800cc04:	ab03      	add	r3, sp, #12
 800cc06:	9300      	str	r3, [sp, #0]
 800cc08:	4622      	mov	r2, r4
 800cc0a:	4b13      	ldr	r3, [pc, #76]	; (800cc58 <_vfiprintf_r+0x228>)
 800cc0c:	a904      	add	r1, sp, #16
 800cc0e:	4630      	mov	r0, r6
 800cc10:	f3af 8000 	nop.w
 800cc14:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800cc18:	4681      	mov	r9, r0
 800cc1a:	d1d5      	bne.n	800cbc8 <_vfiprintf_r+0x198>
 800cc1c:	89a3      	ldrh	r3, [r4, #12]
 800cc1e:	065b      	lsls	r3, r3, #25
 800cc20:	f53f af7e 	bmi.w	800cb20 <_vfiprintf_r+0xf0>
 800cc24:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc26:	e77d      	b.n	800cb24 <_vfiprintf_r+0xf4>
 800cc28:	ab03      	add	r3, sp, #12
 800cc2a:	9300      	str	r3, [sp, #0]
 800cc2c:	4622      	mov	r2, r4
 800cc2e:	4b0a      	ldr	r3, [pc, #40]	; (800cc58 <_vfiprintf_r+0x228>)
 800cc30:	a904      	add	r1, sp, #16
 800cc32:	4630      	mov	r0, r6
 800cc34:	f000 f888 	bl	800cd48 <_printf_i>
 800cc38:	e7ec      	b.n	800cc14 <_vfiprintf_r+0x1e4>
 800cc3a:	bf00      	nop
 800cc3c:	0800d4d4 	.word	0x0800d4d4
 800cc40:	0800d514 	.word	0x0800d514
 800cc44:	0800d4f4 	.word	0x0800d4f4
 800cc48:	0800d4b4 	.word	0x0800d4b4
 800cc4c:	0800d51a 	.word	0x0800d51a
 800cc50:	0800d51e 	.word	0x0800d51e
 800cc54:	00000000 	.word	0x00000000
 800cc58:	0800ca0b 	.word	0x0800ca0b

0800cc5c <_printf_common>:
 800cc5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc60:	4691      	mov	r9, r2
 800cc62:	461f      	mov	r7, r3
 800cc64:	688a      	ldr	r2, [r1, #8]
 800cc66:	690b      	ldr	r3, [r1, #16]
 800cc68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	bfb8      	it	lt
 800cc70:	4613      	movlt	r3, r2
 800cc72:	f8c9 3000 	str.w	r3, [r9]
 800cc76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc7a:	4606      	mov	r6, r0
 800cc7c:	460c      	mov	r4, r1
 800cc7e:	b112      	cbz	r2, 800cc86 <_printf_common+0x2a>
 800cc80:	3301      	adds	r3, #1
 800cc82:	f8c9 3000 	str.w	r3, [r9]
 800cc86:	6823      	ldr	r3, [r4, #0]
 800cc88:	0699      	lsls	r1, r3, #26
 800cc8a:	bf42      	ittt	mi
 800cc8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cc90:	3302      	addmi	r3, #2
 800cc92:	f8c9 3000 	strmi.w	r3, [r9]
 800cc96:	6825      	ldr	r5, [r4, #0]
 800cc98:	f015 0506 	ands.w	r5, r5, #6
 800cc9c:	d107      	bne.n	800ccae <_printf_common+0x52>
 800cc9e:	f104 0a19 	add.w	sl, r4, #25
 800cca2:	68e3      	ldr	r3, [r4, #12]
 800cca4:	f8d9 2000 	ldr.w	r2, [r9]
 800cca8:	1a9b      	subs	r3, r3, r2
 800ccaa:	42ab      	cmp	r3, r5
 800ccac:	dc28      	bgt.n	800cd00 <_printf_common+0xa4>
 800ccae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ccb2:	6822      	ldr	r2, [r4, #0]
 800ccb4:	3300      	adds	r3, #0
 800ccb6:	bf18      	it	ne
 800ccb8:	2301      	movne	r3, #1
 800ccba:	0692      	lsls	r2, r2, #26
 800ccbc:	d42d      	bmi.n	800cd1a <_printf_common+0xbe>
 800ccbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ccc2:	4639      	mov	r1, r7
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	47c0      	blx	r8
 800ccc8:	3001      	adds	r0, #1
 800ccca:	d020      	beq.n	800cd0e <_printf_common+0xb2>
 800cccc:	6823      	ldr	r3, [r4, #0]
 800ccce:	68e5      	ldr	r5, [r4, #12]
 800ccd0:	f8d9 2000 	ldr.w	r2, [r9]
 800ccd4:	f003 0306 	and.w	r3, r3, #6
 800ccd8:	2b04      	cmp	r3, #4
 800ccda:	bf08      	it	eq
 800ccdc:	1aad      	subeq	r5, r5, r2
 800ccde:	68a3      	ldr	r3, [r4, #8]
 800cce0:	6922      	ldr	r2, [r4, #16]
 800cce2:	bf0c      	ite	eq
 800cce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cce8:	2500      	movne	r5, #0
 800ccea:	4293      	cmp	r3, r2
 800ccec:	bfc4      	itt	gt
 800ccee:	1a9b      	subgt	r3, r3, r2
 800ccf0:	18ed      	addgt	r5, r5, r3
 800ccf2:	f04f 0900 	mov.w	r9, #0
 800ccf6:	341a      	adds	r4, #26
 800ccf8:	454d      	cmp	r5, r9
 800ccfa:	d11a      	bne.n	800cd32 <_printf_common+0xd6>
 800ccfc:	2000      	movs	r0, #0
 800ccfe:	e008      	b.n	800cd12 <_printf_common+0xb6>
 800cd00:	2301      	movs	r3, #1
 800cd02:	4652      	mov	r2, sl
 800cd04:	4639      	mov	r1, r7
 800cd06:	4630      	mov	r0, r6
 800cd08:	47c0      	blx	r8
 800cd0a:	3001      	adds	r0, #1
 800cd0c:	d103      	bne.n	800cd16 <_printf_common+0xba>
 800cd0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd16:	3501      	adds	r5, #1
 800cd18:	e7c3      	b.n	800cca2 <_printf_common+0x46>
 800cd1a:	18e1      	adds	r1, r4, r3
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	2030      	movs	r0, #48	; 0x30
 800cd20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd24:	4422      	add	r2, r4
 800cd26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd2e:	3302      	adds	r3, #2
 800cd30:	e7c5      	b.n	800ccbe <_printf_common+0x62>
 800cd32:	2301      	movs	r3, #1
 800cd34:	4622      	mov	r2, r4
 800cd36:	4639      	mov	r1, r7
 800cd38:	4630      	mov	r0, r6
 800cd3a:	47c0      	blx	r8
 800cd3c:	3001      	adds	r0, #1
 800cd3e:	d0e6      	beq.n	800cd0e <_printf_common+0xb2>
 800cd40:	f109 0901 	add.w	r9, r9, #1
 800cd44:	e7d8      	b.n	800ccf8 <_printf_common+0x9c>
	...

0800cd48 <_printf_i>:
 800cd48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd4c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cd50:	460c      	mov	r4, r1
 800cd52:	7e09      	ldrb	r1, [r1, #24]
 800cd54:	b085      	sub	sp, #20
 800cd56:	296e      	cmp	r1, #110	; 0x6e
 800cd58:	4617      	mov	r7, r2
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	4698      	mov	r8, r3
 800cd5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd60:	f000 80b3 	beq.w	800ceca <_printf_i+0x182>
 800cd64:	d822      	bhi.n	800cdac <_printf_i+0x64>
 800cd66:	2963      	cmp	r1, #99	; 0x63
 800cd68:	d036      	beq.n	800cdd8 <_printf_i+0x90>
 800cd6a:	d80a      	bhi.n	800cd82 <_printf_i+0x3a>
 800cd6c:	2900      	cmp	r1, #0
 800cd6e:	f000 80b9 	beq.w	800cee4 <_printf_i+0x19c>
 800cd72:	2958      	cmp	r1, #88	; 0x58
 800cd74:	f000 8083 	beq.w	800ce7e <_printf_i+0x136>
 800cd78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cd80:	e032      	b.n	800cde8 <_printf_i+0xa0>
 800cd82:	2964      	cmp	r1, #100	; 0x64
 800cd84:	d001      	beq.n	800cd8a <_printf_i+0x42>
 800cd86:	2969      	cmp	r1, #105	; 0x69
 800cd88:	d1f6      	bne.n	800cd78 <_printf_i+0x30>
 800cd8a:	6820      	ldr	r0, [r4, #0]
 800cd8c:	6813      	ldr	r3, [r2, #0]
 800cd8e:	0605      	lsls	r5, r0, #24
 800cd90:	f103 0104 	add.w	r1, r3, #4
 800cd94:	d52a      	bpl.n	800cdec <_printf_i+0xa4>
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	6011      	str	r1, [r2, #0]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	da03      	bge.n	800cda6 <_printf_i+0x5e>
 800cd9e:	222d      	movs	r2, #45	; 0x2d
 800cda0:	425b      	negs	r3, r3
 800cda2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cda6:	486f      	ldr	r0, [pc, #444]	; (800cf64 <_printf_i+0x21c>)
 800cda8:	220a      	movs	r2, #10
 800cdaa:	e039      	b.n	800ce20 <_printf_i+0xd8>
 800cdac:	2973      	cmp	r1, #115	; 0x73
 800cdae:	f000 809d 	beq.w	800ceec <_printf_i+0x1a4>
 800cdb2:	d808      	bhi.n	800cdc6 <_printf_i+0x7e>
 800cdb4:	296f      	cmp	r1, #111	; 0x6f
 800cdb6:	d020      	beq.n	800cdfa <_printf_i+0xb2>
 800cdb8:	2970      	cmp	r1, #112	; 0x70
 800cdba:	d1dd      	bne.n	800cd78 <_printf_i+0x30>
 800cdbc:	6823      	ldr	r3, [r4, #0]
 800cdbe:	f043 0320 	orr.w	r3, r3, #32
 800cdc2:	6023      	str	r3, [r4, #0]
 800cdc4:	e003      	b.n	800cdce <_printf_i+0x86>
 800cdc6:	2975      	cmp	r1, #117	; 0x75
 800cdc8:	d017      	beq.n	800cdfa <_printf_i+0xb2>
 800cdca:	2978      	cmp	r1, #120	; 0x78
 800cdcc:	d1d4      	bne.n	800cd78 <_printf_i+0x30>
 800cdce:	2378      	movs	r3, #120	; 0x78
 800cdd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cdd4:	4864      	ldr	r0, [pc, #400]	; (800cf68 <_printf_i+0x220>)
 800cdd6:	e055      	b.n	800ce84 <_printf_i+0x13c>
 800cdd8:	6813      	ldr	r3, [r2, #0]
 800cdda:	1d19      	adds	r1, r3, #4
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	6011      	str	r1, [r2, #0]
 800cde0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cde4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cde8:	2301      	movs	r3, #1
 800cdea:	e08c      	b.n	800cf06 <_printf_i+0x1be>
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	6011      	str	r1, [r2, #0]
 800cdf0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cdf4:	bf18      	it	ne
 800cdf6:	b21b      	sxthne	r3, r3
 800cdf8:	e7cf      	b.n	800cd9a <_printf_i+0x52>
 800cdfa:	6813      	ldr	r3, [r2, #0]
 800cdfc:	6825      	ldr	r5, [r4, #0]
 800cdfe:	1d18      	adds	r0, r3, #4
 800ce00:	6010      	str	r0, [r2, #0]
 800ce02:	0628      	lsls	r0, r5, #24
 800ce04:	d501      	bpl.n	800ce0a <_printf_i+0xc2>
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	e002      	b.n	800ce10 <_printf_i+0xc8>
 800ce0a:	0668      	lsls	r0, r5, #25
 800ce0c:	d5fb      	bpl.n	800ce06 <_printf_i+0xbe>
 800ce0e:	881b      	ldrh	r3, [r3, #0]
 800ce10:	4854      	ldr	r0, [pc, #336]	; (800cf64 <_printf_i+0x21c>)
 800ce12:	296f      	cmp	r1, #111	; 0x6f
 800ce14:	bf14      	ite	ne
 800ce16:	220a      	movne	r2, #10
 800ce18:	2208      	moveq	r2, #8
 800ce1a:	2100      	movs	r1, #0
 800ce1c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ce20:	6865      	ldr	r5, [r4, #4]
 800ce22:	60a5      	str	r5, [r4, #8]
 800ce24:	2d00      	cmp	r5, #0
 800ce26:	f2c0 8095 	blt.w	800cf54 <_printf_i+0x20c>
 800ce2a:	6821      	ldr	r1, [r4, #0]
 800ce2c:	f021 0104 	bic.w	r1, r1, #4
 800ce30:	6021      	str	r1, [r4, #0]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d13d      	bne.n	800ceb2 <_printf_i+0x16a>
 800ce36:	2d00      	cmp	r5, #0
 800ce38:	f040 808e 	bne.w	800cf58 <_printf_i+0x210>
 800ce3c:	4665      	mov	r5, ip
 800ce3e:	2a08      	cmp	r2, #8
 800ce40:	d10b      	bne.n	800ce5a <_printf_i+0x112>
 800ce42:	6823      	ldr	r3, [r4, #0]
 800ce44:	07db      	lsls	r3, r3, #31
 800ce46:	d508      	bpl.n	800ce5a <_printf_i+0x112>
 800ce48:	6923      	ldr	r3, [r4, #16]
 800ce4a:	6862      	ldr	r2, [r4, #4]
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	bfde      	ittt	le
 800ce50:	2330      	movle	r3, #48	; 0x30
 800ce52:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce56:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ce5a:	ebac 0305 	sub.w	r3, ip, r5
 800ce5e:	6123      	str	r3, [r4, #16]
 800ce60:	f8cd 8000 	str.w	r8, [sp]
 800ce64:	463b      	mov	r3, r7
 800ce66:	aa03      	add	r2, sp, #12
 800ce68:	4621      	mov	r1, r4
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	f7ff fef6 	bl	800cc5c <_printf_common>
 800ce70:	3001      	adds	r0, #1
 800ce72:	d14d      	bne.n	800cf10 <_printf_i+0x1c8>
 800ce74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce78:	b005      	add	sp, #20
 800ce7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce7e:	4839      	ldr	r0, [pc, #228]	; (800cf64 <_printf_i+0x21c>)
 800ce80:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ce84:	6813      	ldr	r3, [r2, #0]
 800ce86:	6821      	ldr	r1, [r4, #0]
 800ce88:	1d1d      	adds	r5, r3, #4
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	6015      	str	r5, [r2, #0]
 800ce8e:	060a      	lsls	r2, r1, #24
 800ce90:	d50b      	bpl.n	800ceaa <_printf_i+0x162>
 800ce92:	07ca      	lsls	r2, r1, #31
 800ce94:	bf44      	itt	mi
 800ce96:	f041 0120 	orrmi.w	r1, r1, #32
 800ce9a:	6021      	strmi	r1, [r4, #0]
 800ce9c:	b91b      	cbnz	r3, 800cea6 <_printf_i+0x15e>
 800ce9e:	6822      	ldr	r2, [r4, #0]
 800cea0:	f022 0220 	bic.w	r2, r2, #32
 800cea4:	6022      	str	r2, [r4, #0]
 800cea6:	2210      	movs	r2, #16
 800cea8:	e7b7      	b.n	800ce1a <_printf_i+0xd2>
 800ceaa:	064d      	lsls	r5, r1, #25
 800ceac:	bf48      	it	mi
 800ceae:	b29b      	uxthmi	r3, r3
 800ceb0:	e7ef      	b.n	800ce92 <_printf_i+0x14a>
 800ceb2:	4665      	mov	r5, ip
 800ceb4:	fbb3 f1f2 	udiv	r1, r3, r2
 800ceb8:	fb02 3311 	mls	r3, r2, r1, r3
 800cebc:	5cc3      	ldrb	r3, [r0, r3]
 800cebe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cec2:	460b      	mov	r3, r1
 800cec4:	2900      	cmp	r1, #0
 800cec6:	d1f5      	bne.n	800ceb4 <_printf_i+0x16c>
 800cec8:	e7b9      	b.n	800ce3e <_printf_i+0xf6>
 800ceca:	6813      	ldr	r3, [r2, #0]
 800cecc:	6825      	ldr	r5, [r4, #0]
 800cece:	6961      	ldr	r1, [r4, #20]
 800ced0:	1d18      	adds	r0, r3, #4
 800ced2:	6010      	str	r0, [r2, #0]
 800ced4:	0628      	lsls	r0, r5, #24
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	d501      	bpl.n	800cede <_printf_i+0x196>
 800ceda:	6019      	str	r1, [r3, #0]
 800cedc:	e002      	b.n	800cee4 <_printf_i+0x19c>
 800cede:	066a      	lsls	r2, r5, #25
 800cee0:	d5fb      	bpl.n	800ceda <_printf_i+0x192>
 800cee2:	8019      	strh	r1, [r3, #0]
 800cee4:	2300      	movs	r3, #0
 800cee6:	6123      	str	r3, [r4, #16]
 800cee8:	4665      	mov	r5, ip
 800ceea:	e7b9      	b.n	800ce60 <_printf_i+0x118>
 800ceec:	6813      	ldr	r3, [r2, #0]
 800ceee:	1d19      	adds	r1, r3, #4
 800cef0:	6011      	str	r1, [r2, #0]
 800cef2:	681d      	ldr	r5, [r3, #0]
 800cef4:	6862      	ldr	r2, [r4, #4]
 800cef6:	2100      	movs	r1, #0
 800cef8:	4628      	mov	r0, r5
 800cefa:	f7f3 f969 	bl	80001d0 <memchr>
 800cefe:	b108      	cbz	r0, 800cf04 <_printf_i+0x1bc>
 800cf00:	1b40      	subs	r0, r0, r5
 800cf02:	6060      	str	r0, [r4, #4]
 800cf04:	6863      	ldr	r3, [r4, #4]
 800cf06:	6123      	str	r3, [r4, #16]
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf0e:	e7a7      	b.n	800ce60 <_printf_i+0x118>
 800cf10:	6923      	ldr	r3, [r4, #16]
 800cf12:	462a      	mov	r2, r5
 800cf14:	4639      	mov	r1, r7
 800cf16:	4630      	mov	r0, r6
 800cf18:	47c0      	blx	r8
 800cf1a:	3001      	adds	r0, #1
 800cf1c:	d0aa      	beq.n	800ce74 <_printf_i+0x12c>
 800cf1e:	6823      	ldr	r3, [r4, #0]
 800cf20:	079b      	lsls	r3, r3, #30
 800cf22:	d413      	bmi.n	800cf4c <_printf_i+0x204>
 800cf24:	68e0      	ldr	r0, [r4, #12]
 800cf26:	9b03      	ldr	r3, [sp, #12]
 800cf28:	4298      	cmp	r0, r3
 800cf2a:	bfb8      	it	lt
 800cf2c:	4618      	movlt	r0, r3
 800cf2e:	e7a3      	b.n	800ce78 <_printf_i+0x130>
 800cf30:	2301      	movs	r3, #1
 800cf32:	464a      	mov	r2, r9
 800cf34:	4639      	mov	r1, r7
 800cf36:	4630      	mov	r0, r6
 800cf38:	47c0      	blx	r8
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	d09a      	beq.n	800ce74 <_printf_i+0x12c>
 800cf3e:	3501      	adds	r5, #1
 800cf40:	68e3      	ldr	r3, [r4, #12]
 800cf42:	9a03      	ldr	r2, [sp, #12]
 800cf44:	1a9b      	subs	r3, r3, r2
 800cf46:	42ab      	cmp	r3, r5
 800cf48:	dcf2      	bgt.n	800cf30 <_printf_i+0x1e8>
 800cf4a:	e7eb      	b.n	800cf24 <_printf_i+0x1dc>
 800cf4c:	2500      	movs	r5, #0
 800cf4e:	f104 0919 	add.w	r9, r4, #25
 800cf52:	e7f5      	b.n	800cf40 <_printf_i+0x1f8>
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d1ac      	bne.n	800ceb2 <_printf_i+0x16a>
 800cf58:	7803      	ldrb	r3, [r0, #0]
 800cf5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cf5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf62:	e76c      	b.n	800ce3e <_printf_i+0xf6>
 800cf64:	0800d525 	.word	0x0800d525
 800cf68:	0800d536 	.word	0x0800d536

0800cf6c <_sbrk_r>:
 800cf6c:	b538      	push	{r3, r4, r5, lr}
 800cf6e:	4c06      	ldr	r4, [pc, #24]	; (800cf88 <_sbrk_r+0x1c>)
 800cf70:	2300      	movs	r3, #0
 800cf72:	4605      	mov	r5, r0
 800cf74:	4608      	mov	r0, r1
 800cf76:	6023      	str	r3, [r4, #0]
 800cf78:	f7f8 ffce 	bl	8005f18 <_sbrk>
 800cf7c:	1c43      	adds	r3, r0, #1
 800cf7e:	d102      	bne.n	800cf86 <_sbrk_r+0x1a>
 800cf80:	6823      	ldr	r3, [r4, #0]
 800cf82:	b103      	cbz	r3, 800cf86 <_sbrk_r+0x1a>
 800cf84:	602b      	str	r3, [r5, #0]
 800cf86:	bd38      	pop	{r3, r4, r5, pc}
 800cf88:	20002430 	.word	0x20002430

0800cf8c <__sread>:
 800cf8c:	b510      	push	{r4, lr}
 800cf8e:	460c      	mov	r4, r1
 800cf90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf94:	f000 f896 	bl	800d0c4 <_read_r>
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	bfab      	itete	ge
 800cf9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cf9e:	89a3      	ldrhlt	r3, [r4, #12]
 800cfa0:	181b      	addge	r3, r3, r0
 800cfa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cfa6:	bfac      	ite	ge
 800cfa8:	6563      	strge	r3, [r4, #84]	; 0x54
 800cfaa:	81a3      	strhlt	r3, [r4, #12]
 800cfac:	bd10      	pop	{r4, pc}

0800cfae <__swrite>:
 800cfae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfb2:	461f      	mov	r7, r3
 800cfb4:	898b      	ldrh	r3, [r1, #12]
 800cfb6:	05db      	lsls	r3, r3, #23
 800cfb8:	4605      	mov	r5, r0
 800cfba:	460c      	mov	r4, r1
 800cfbc:	4616      	mov	r6, r2
 800cfbe:	d505      	bpl.n	800cfcc <__swrite+0x1e>
 800cfc0:	2302      	movs	r3, #2
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfc8:	f000 f868 	bl	800d09c <_lseek_r>
 800cfcc:	89a3      	ldrh	r3, [r4, #12]
 800cfce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cfd6:	81a3      	strh	r3, [r4, #12]
 800cfd8:	4632      	mov	r2, r6
 800cfda:	463b      	mov	r3, r7
 800cfdc:	4628      	mov	r0, r5
 800cfde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cfe2:	f000 b817 	b.w	800d014 <_write_r>

0800cfe6 <__sseek>:
 800cfe6:	b510      	push	{r4, lr}
 800cfe8:	460c      	mov	r4, r1
 800cfea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfee:	f000 f855 	bl	800d09c <_lseek_r>
 800cff2:	1c43      	adds	r3, r0, #1
 800cff4:	89a3      	ldrh	r3, [r4, #12]
 800cff6:	bf15      	itete	ne
 800cff8:	6560      	strne	r0, [r4, #84]	; 0x54
 800cffa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cffe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d002:	81a3      	strheq	r3, [r4, #12]
 800d004:	bf18      	it	ne
 800d006:	81a3      	strhne	r3, [r4, #12]
 800d008:	bd10      	pop	{r4, pc}

0800d00a <__sclose>:
 800d00a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d00e:	f000 b813 	b.w	800d038 <_close_r>
	...

0800d014 <_write_r>:
 800d014:	b538      	push	{r3, r4, r5, lr}
 800d016:	4c07      	ldr	r4, [pc, #28]	; (800d034 <_write_r+0x20>)
 800d018:	4605      	mov	r5, r0
 800d01a:	4608      	mov	r0, r1
 800d01c:	4611      	mov	r1, r2
 800d01e:	2200      	movs	r2, #0
 800d020:	6022      	str	r2, [r4, #0]
 800d022:	461a      	mov	r2, r3
 800d024:	f7f8 ff27 	bl	8005e76 <_write>
 800d028:	1c43      	adds	r3, r0, #1
 800d02a:	d102      	bne.n	800d032 <_write_r+0x1e>
 800d02c:	6823      	ldr	r3, [r4, #0]
 800d02e:	b103      	cbz	r3, 800d032 <_write_r+0x1e>
 800d030:	602b      	str	r3, [r5, #0]
 800d032:	bd38      	pop	{r3, r4, r5, pc}
 800d034:	20002430 	.word	0x20002430

0800d038 <_close_r>:
 800d038:	b538      	push	{r3, r4, r5, lr}
 800d03a:	4c06      	ldr	r4, [pc, #24]	; (800d054 <_close_r+0x1c>)
 800d03c:	2300      	movs	r3, #0
 800d03e:	4605      	mov	r5, r0
 800d040:	4608      	mov	r0, r1
 800d042:	6023      	str	r3, [r4, #0]
 800d044:	f7f8 ff33 	bl	8005eae <_close>
 800d048:	1c43      	adds	r3, r0, #1
 800d04a:	d102      	bne.n	800d052 <_close_r+0x1a>
 800d04c:	6823      	ldr	r3, [r4, #0]
 800d04e:	b103      	cbz	r3, 800d052 <_close_r+0x1a>
 800d050:	602b      	str	r3, [r5, #0]
 800d052:	bd38      	pop	{r3, r4, r5, pc}
 800d054:	20002430 	.word	0x20002430

0800d058 <_fstat_r>:
 800d058:	b538      	push	{r3, r4, r5, lr}
 800d05a:	4c07      	ldr	r4, [pc, #28]	; (800d078 <_fstat_r+0x20>)
 800d05c:	2300      	movs	r3, #0
 800d05e:	4605      	mov	r5, r0
 800d060:	4608      	mov	r0, r1
 800d062:	4611      	mov	r1, r2
 800d064:	6023      	str	r3, [r4, #0]
 800d066:	f7f8 ff2e 	bl	8005ec6 <_fstat>
 800d06a:	1c43      	adds	r3, r0, #1
 800d06c:	d102      	bne.n	800d074 <_fstat_r+0x1c>
 800d06e:	6823      	ldr	r3, [r4, #0]
 800d070:	b103      	cbz	r3, 800d074 <_fstat_r+0x1c>
 800d072:	602b      	str	r3, [r5, #0]
 800d074:	bd38      	pop	{r3, r4, r5, pc}
 800d076:	bf00      	nop
 800d078:	20002430 	.word	0x20002430

0800d07c <_isatty_r>:
 800d07c:	b538      	push	{r3, r4, r5, lr}
 800d07e:	4c06      	ldr	r4, [pc, #24]	; (800d098 <_isatty_r+0x1c>)
 800d080:	2300      	movs	r3, #0
 800d082:	4605      	mov	r5, r0
 800d084:	4608      	mov	r0, r1
 800d086:	6023      	str	r3, [r4, #0]
 800d088:	f7f8 ff2d 	bl	8005ee6 <_isatty>
 800d08c:	1c43      	adds	r3, r0, #1
 800d08e:	d102      	bne.n	800d096 <_isatty_r+0x1a>
 800d090:	6823      	ldr	r3, [r4, #0]
 800d092:	b103      	cbz	r3, 800d096 <_isatty_r+0x1a>
 800d094:	602b      	str	r3, [r5, #0]
 800d096:	bd38      	pop	{r3, r4, r5, pc}
 800d098:	20002430 	.word	0x20002430

0800d09c <_lseek_r>:
 800d09c:	b538      	push	{r3, r4, r5, lr}
 800d09e:	4c07      	ldr	r4, [pc, #28]	; (800d0bc <_lseek_r+0x20>)
 800d0a0:	4605      	mov	r5, r0
 800d0a2:	4608      	mov	r0, r1
 800d0a4:	4611      	mov	r1, r2
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	6022      	str	r2, [r4, #0]
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	f7f8 ff26 	bl	8005efc <_lseek>
 800d0b0:	1c43      	adds	r3, r0, #1
 800d0b2:	d102      	bne.n	800d0ba <_lseek_r+0x1e>
 800d0b4:	6823      	ldr	r3, [r4, #0]
 800d0b6:	b103      	cbz	r3, 800d0ba <_lseek_r+0x1e>
 800d0b8:	602b      	str	r3, [r5, #0]
 800d0ba:	bd38      	pop	{r3, r4, r5, pc}
 800d0bc:	20002430 	.word	0x20002430

0800d0c0 <__malloc_lock>:
 800d0c0:	4770      	bx	lr

0800d0c2 <__malloc_unlock>:
 800d0c2:	4770      	bx	lr

0800d0c4 <_read_r>:
 800d0c4:	b538      	push	{r3, r4, r5, lr}
 800d0c6:	4c07      	ldr	r4, [pc, #28]	; (800d0e4 <_read_r+0x20>)
 800d0c8:	4605      	mov	r5, r0
 800d0ca:	4608      	mov	r0, r1
 800d0cc:	4611      	mov	r1, r2
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	6022      	str	r2, [r4, #0]
 800d0d2:	461a      	mov	r2, r3
 800d0d4:	f7f8 feb2 	bl	8005e3c <_read>
 800d0d8:	1c43      	adds	r3, r0, #1
 800d0da:	d102      	bne.n	800d0e2 <_read_r+0x1e>
 800d0dc:	6823      	ldr	r3, [r4, #0]
 800d0de:	b103      	cbz	r3, 800d0e2 <_read_r+0x1e>
 800d0e0:	602b      	str	r3, [r5, #0]
 800d0e2:	bd38      	pop	{r3, r4, r5, pc}
 800d0e4:	20002430 	.word	0x20002430

0800d0e8 <_init>:
 800d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ea:	bf00      	nop
 800d0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ee:	bc08      	pop	{r3}
 800d0f0:	469e      	mov	lr, r3
 800d0f2:	4770      	bx	lr

0800d0f4 <_fini>:
 800d0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f6:	bf00      	nop
 800d0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0fa:	bc08      	pop	{r3}
 800d0fc:	469e      	mov	lr, r3
 800d0fe:	4770      	bx	lr
