#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000168f241ed40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000168f23f9810 .scope module, "COM_COUNTER_TB" "COM_COUNTER_TB" 3 1;
 .timescale 0 0;
v00000168f2479770_0 .var "clk", 0 0;
v00000168f247aad0_0 .var "reset", 0 0;
v00000168f2479270_0 .var "sink_data", 23 0;
v00000168f2479b30_0 .var "sink_eop", 0 0;
v00000168f24796d0_0 .net "sink_ready", 0 0, L_00000168f2411680;  1 drivers
v00000168f2479d10_0 .var "sink_sop", 0 0;
v00000168f2479450_0 .var "sink_valid", 0 0;
v00000168f247a350_0 .net "source_data", 23 0, L_00000168f2479810;  1 drivers
v00000168f2479630_0 .net "source_eop", 0 0, L_00000168f247ad50;  1 drivers
v00000168f2479e50_0 .var "source_ready", 0 0;
v00000168f247a850_0 .net "source_sop", 0 0, L_00000168f247adf0;  1 drivers
v00000168f247ac10_0 .net "source_valid", 0 0, L_00000168f2411300;  1 drivers
S_00000168f23f99a0 .scope module, "dut" "COM_COUNTER_TOP" 3 172, 4 1 0, S_00000168f23f9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "s_chipselect";
    .port_info 3 /INPUT 1 "s_read";
    .port_info 4 /INPUT 1 "s_write";
    .port_info 5 /OUTPUT 32 "s_readdata";
    .port_info 6 /INPUT 32 "s_writedata";
    .port_info 7 /INPUT 4 "s_address";
    .port_info 8 /INPUT 24 "sink_data";
    .port_info 9 /INPUT 1 "sink_valid";
    .port_info 10 /OUTPUT 1 "sink_ready";
    .port_info 11 /INPUT 1 "sink_sop";
    .port_info 12 /INPUT 1 "sink_eop";
    .port_info 13 /OUTPUT 24 "source_data";
    .port_info 14 /OUTPUT 1 "source_valid";
    .port_info 15 /INPUT 1 "source_ready";
    .port_info 16 /OUTPUT 1 "source_sop";
    .port_info 17 /OUTPUT 1 "source_eop";
P_00000168f23a2ee0 .param/l "IMAGE_H" 0 4 39, C4<00111100000>;
P_00000168f23a2f18 .param/l "IMAGE_W" 0 4 38, C4<01010000000>;
v00000168f2478b60_0 .net "blue", 7 0, L_00000168f247aa30;  1 drivers
v00000168f2478f20_0 .var "blue_out", 7 0;
v00000168f2478200_0 .var "bottom", 10 0;
v00000168f2478a20_0 .net "clk", 0 0, v00000168f2479770_0;  1 drivers
v00000168f2478ac0_0 .net "eop", 0 0, L_00000168f247ab70;  1 drivers
v00000168f2477800_0 .net "ex_raw", 31 0, v00000168f240e710_0;  1 drivers
v00000168f24782a0_0 .net "ey_raw", 31 0, v00000168f240e7b0_0;  1 drivers
v00000168f2477bc0_0 .net "green", 7 0, L_00000168f247a990;  1 drivers
v00000168f2478e80_0 .var "green_out", 7 0;
v00000168f2478c00_0 .net "in_valid", 0 0, L_00000168f2411450;  1 drivers
v00000168f2478340_0 .var "left", 10 0;
v00000168f2477d00_0 .var "mask", 7 0;
v00000168f2477580_0 .net "mass", 31 0, v00000168f240ea30_0;  1 drivers
v00000168f2478520_0 .net "out_ready", 0 0, L_00000168f2411b50;  1 drivers
v00000168f24788e0_0 .var "packet_video", 0 0;
v00000168f2478980_0 .net "red", 7 0, L_00000168f247ae90;  1 drivers
v00000168f2478ca0_0 .var "red_out", 7 0;
v00000168f2478d40_0 .net "reset_n", 0 0, v00000168f247aad0_0;  1 drivers
v00000168f2477080_0 .var "right", 10 0;
o00000168f2421c68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000168f2477300_0 .net "s_address", 3 0, o00000168f2421c68;  0 drivers
o00000168f2421c98 .functor BUFZ 1, C4<z>; HiZ drive
v00000168f24773a0_0 .net "s_chipselect", 0 0, o00000168f2421c98;  0 drivers
o00000168f2421cc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000168f2477440_0 .net "s_read", 0 0, o00000168f2421cc8;  0 drivers
v00000168f2477620_0 .var "s_readdata", 31 0;
o00000168f2421d28 .functor BUFZ 1, C4<z>; HiZ drive
v00000168f247a3f0_0 .net "s_write", 0 0, o00000168f2421d28;  0 drivers
o00000168f2421d58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000168f247a8f0_0 .net "s_writedata", 31 0, o00000168f2421d58;  0 drivers
v00000168f247a030_0 .net "sink_data", 23 0, v00000168f2479270_0;  1 drivers
v00000168f2479c70_0 .net "sink_eop", 0 0, v00000168f2479b30_0;  1 drivers
v00000168f247a210_0 .net "sink_ready", 0 0, L_00000168f2411680;  alias, 1 drivers
v00000168f247a670_0 .net "sink_sop", 0 0, v00000168f2479d10_0;  1 drivers
v00000168f247a0d0_0 .net "sink_valid", 0 0, v00000168f2479450_0;  1 drivers
v00000168f247a170_0 .net "sop", 0 0, L_00000168f2479090;  1 drivers
v00000168f247a490_0 .net "source_data", 23 0, L_00000168f2479810;  alias, 1 drivers
v00000168f247a7b0_0 .net "source_eop", 0 0, L_00000168f247ad50;  alias, 1 drivers
v00000168f2479950_0 .net "source_ready", 0 0, v00000168f2479e50_0;  1 drivers
v00000168f247a710_0 .net "source_sop", 0 0, L_00000168f247adf0;  alias, 1 drivers
v00000168f24794f0_0 .net "source_valid", 0 0, L_00000168f2411300;  alias, 1 drivers
v00000168f2479db0_0 .var "threshold_gate", 23 0;
v00000168f2479bd0_0 .var "top", 10 0;
v00000168f2479ef0_0 .var "x", 10 0;
v00000168f247af30_0 .var "x_max", 10 0;
v00000168f2479590_0 .var "x_min", 10 0;
v00000168f247a5d0_0 .var "y", 10 0;
v00000168f247a2b0_0 .var "y_max", 10 0;
v00000168f2479f90_0 .var "y_min", 10 0;
E_00000168f24154a0/0 .event anyedge, v00000168f240ee90_0, v00000168f240e850_0, v00000168f2478b60_0, v00000168f2479db0_0;
E_00000168f24154a0/1 .event anyedge, v00000168f2478980_0, v00000168f2477bc0_0, v00000168f2478f20_0;
E_00000168f24154a0 .event/or E_00000168f24154a0/0, E_00000168f24154a0/1;
L_00000168f247ae90 .part v00000168f2477a80_0, 18, 8;
L_00000168f247a990 .part v00000168f2477a80_0, 10, 8;
L_00000168f247aa30 .part v00000168f2477a80_0, 2, 8;
L_00000168f2479090 .part v00000168f2477a80_0, 1, 1;
L_00000168f247ab70 .part v00000168f2477a80_0, 0, 1;
L_00000168f247acb0 .concat [ 1 1 24 0], v00000168f2479b30_0, v00000168f2479d10_0, v00000168f2479270_0;
L_00000168f2479810 .part v00000168f2477c60_0, 2, 24;
L_00000168f247adf0 .part v00000168f2477c60_0, 1, 1;
L_00000168f247ad50 .part v00000168f2477c60_0, 0, 1;
LS_00000168f2479130_0_0 .concat [ 1 1 8 8], L_00000168f247ab70, L_00000168f2479090, v00000168f2478f20_0, v00000168f2478e80_0;
LS_00000168f2479130_0_4 .concat [ 8 0 0 0], v00000168f2478ca0_0;
L_00000168f2479130 .concat [ 18 8 0 0], LS_00000168f2479130_0_0, LS_00000168f2479130_0_4;
S_00000168f23dc750 .scope module, "com_counter" "COM_COUNTER" 4 190, 5 1 0, S_00000168f23f99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "mask";
    .port_info 3 /INPUT 1 "sink_valid";
    .port_info 4 /INPUT 1 "sink_sop";
    .port_info 5 /INPUT 1 "sink_eop";
    .port_info 6 /INPUT 1 "packet_video";
    .port_info 7 /OUTPUT 32 "ex_raw";
    .port_info 8 /OUTPUT 32 "ey_raw";
    .port_info 9 /OUTPUT 32 "mass";
    .port_info 10 /OUTPUT 32 "pixels_counter_frame";
P_00000168f23f9c60 .param/l "height" 0 5 22, +C4<00000000000000000000000111100000>;
P_00000168f23f9c98 .param/l "width" 0 5 21, +C4<00000000000000000000001010000000>;
v00000168f240e670_0 .net "clk", 0 0, v00000168f2479770_0;  alias, 1 drivers
v00000168f240e210_0 .var "current_ex_raw", 31 0;
v00000168f240e530_0 .var "current_ey_raw", 31 0;
v00000168f240e5d0_0 .var "current_mass", 31 0;
v00000168f240e710_0 .var "ex_raw", 31 0;
v00000168f240e7b0_0 .var "ey_raw", 31 0;
v00000168f240edf0_0 .net "mask", 7 0, v00000168f2477d00_0;  1 drivers
v00000168f240ea30_0 .var "mass", 31 0;
v00000168f240e850_0 .net "packet_video", 0 0, v00000168f24788e0_0;  1 drivers
v00000168f240e8f0_0 .var "pixels_counter", 31 0;
v00000168f240ec10_0 .var "pixels_counter_frame", 31 0;
v00000168f240ecb0_0 .net "reset_n", 0 0, v00000168f247aad0_0;  alias, 1 drivers
v00000168f240e030_0 .net "sink_eop", 0 0, L_00000168f247ab70;  alias, 1 drivers
v00000168f240ee90_0 .net "sink_sop", 0 0, L_00000168f2479090;  alias, 1 drivers
v00000168f240e0d0_0 .net "sink_valid", 0 0, L_00000168f2411450;  alias, 1 drivers
v00000168f240e170_0 .var "x_pixel", 10 0;
v00000168f2477da0_0 .var "y_pixel", 10 0;
E_00000168f2415520 .event posedge, v00000168f240e670_0;
S_00000168f23dc9f0 .scope module, "in_reg" "STREAM_REG_COM" 4 120, 6 1 0, S_00000168f23f99a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_00000168f2415760 .param/l "DATA_WIDTH" 0 6 13, +C4<00000000000000000000000000011010>;
L_00000168f24110d0 .functor NOT 1, v00000168f2477940_0, C4<0>, C4<0>, C4<0>;
L_00000168f2411ae0 .functor NOT 1, v00000168f2479450_0, C4<0>, C4<0>, C4<0>;
L_00000168f24115a0 .functor AND 1, L_00000168f24110d0, L_00000168f2411ae0, C4<1>, C4<1>;
L_00000168f2411680 .functor OR 1, L_00000168f24115a0, L_00000168f2411b50, C4<0>, C4<0>;
L_00000168f2411450 .functor AND 1, v00000168f24787a0_0, v00000168f2477940_0, C4<1>, C4<1>;
v00000168f2477f80_0 .net *"_ivl_0", 0 0, L_00000168f24110d0;  1 drivers
v00000168f2478160_0 .net *"_ivl_2", 0 0, L_00000168f2411ae0;  1 drivers
v00000168f2478020_0 .net *"_ivl_4", 0 0, L_00000168f24115a0;  1 drivers
v00000168f2478de0_0 .net "clk", 0 0, v00000168f2479770_0;  alias, 1 drivers
v00000168f2477120_0 .net "data_in", 25 0, L_00000168f247acb0;  1 drivers
v00000168f2477a80_0 .var "data_out", 25 0;
v00000168f2477940_0 .var "data_valid", 0 0;
v00000168f2477e40_0 .net "ready_in", 0 0, L_00000168f2411b50;  alias, 1 drivers
v00000168f24787a0_0 .var "ready_in_d", 0 0;
v00000168f24771c0_0 .net "ready_out", 0 0, L_00000168f2411680;  alias, 1 drivers
v00000168f24778a0_0 .net "rst_n", 0 0, v00000168f247aad0_0;  alias, 1 drivers
v00000168f24776c0_0 .net "valid_in", 0 0, v00000168f2479450_0;  alias, 1 drivers
v00000168f24785c0_0 .net "valid_out", 0 0, L_00000168f2411450;  alias, 1 drivers
S_00000168f23a2510 .scope module, "out_reg" "STREAM_REG_COM" 4 131, 6 1 0, S_00000168f23f99a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_00000168f24155a0 .param/l "DATA_WIDTH" 0 6 13, +C4<00000000000000000000000000011010>;
L_00000168f2411140 .functor NOT 1, v00000168f2478660_0, C4<0>, C4<0>, C4<0>;
L_00000168f2411e60 .functor NOT 1, L_00000168f2411450, C4<0>, C4<0>, C4<0>;
L_00000168f2411920 .functor AND 1, L_00000168f2411140, L_00000168f2411e60, C4<1>, C4<1>;
L_00000168f2411b50 .functor OR 1, L_00000168f2411920, v00000168f2479e50_0, C4<0>, C4<0>;
L_00000168f2411300 .functor AND 1, v00000168f24774e0_0, v00000168f2478660_0, C4<1>, C4<1>;
v00000168f2477ee0_0 .net *"_ivl_0", 0 0, L_00000168f2411140;  1 drivers
v00000168f24779e0_0 .net *"_ivl_2", 0 0, L_00000168f2411e60;  1 drivers
v00000168f24783e0_0 .net *"_ivl_4", 0 0, L_00000168f2411920;  1 drivers
v00000168f24780c0_0 .net "clk", 0 0, v00000168f2479770_0;  alias, 1 drivers
v00000168f2478840_0 .net "data_in", 25 0, L_00000168f2479130;  1 drivers
v00000168f2477c60_0 .var "data_out", 25 0;
v00000168f2478660_0 .var "data_valid", 0 0;
v00000168f2478700_0 .net "ready_in", 0 0, v00000168f2479e50_0;  alias, 1 drivers
v00000168f24774e0_0 .var "ready_in_d", 0 0;
v00000168f2477b20_0 .net "ready_out", 0 0, L_00000168f2411b50;  alias, 1 drivers
v00000168f2477260_0 .net "rst_n", 0 0, v00000168f247aad0_0;  alias, 1 drivers
v00000168f2478480_0 .net "valid_in", 0 0, L_00000168f2411450;  alias, 1 drivers
v00000168f2477760_0 .net "valid_out", 0 0, L_00000168f2411300;  alias, 1 drivers
    .scope S_00000168f23dc9f0;
T_0 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f24778a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000168f2477a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f2477940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f24787a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000168f2477e40_0;
    %assign/vec4 v00000168f24787a0_0, 0;
    %load/vec4 v00000168f24776c0_0;
    %load/vec4 v00000168f2477940_0;
    %inv;
    %load/vec4 v00000168f24787a0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000168f2477120_0;
    %assign/vec4 v00000168f2477a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168f2477940_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000168f24787a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f2477940_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000168f23a2510;
T_1 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f2477260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000168f2477c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f2478660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f24774e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000168f2478700_0;
    %assign/vec4 v00000168f24774e0_0, 0;
    %load/vec4 v00000168f2478480_0;
    %load/vec4 v00000168f2478660_0;
    %inv;
    %load/vec4 v00000168f24774e0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000168f2478840_0;
    %assign/vec4 v00000168f2477c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168f2478660_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000168f24774e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f2478660_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000168f23dc750;
T_2 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f240ecb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f240e170_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f2477da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240ea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240ec10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000168f240ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f240e170_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f2477da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f240e8f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000168f240e850_0;
    %load/vec4 v00000168f240ee90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000168f240e0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v00000168f240e8f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000168f240e8f0_0, 0;
    %load/vec4 v00000168f240edf0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v00000168f240e210_0;
    %load/vec4 v00000168f240e170_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000168f240e210_0, 0;
    %load/vec4 v00000168f240e530_0;
    %load/vec4 v00000168f2477da0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000168f240e530_0, 0;
    %load/vec4 v00000168f240e5d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000168f240e5d0_0, 0;
T_2.8 ;
    %load/vec4 v00000168f240e170_0;
    %pad/u 32;
    %cmpi/u 639, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f240e170_0, 0;
    %load/vec4 v00000168f2477da0_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000168f2477da0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000168f240e170_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000168f240e170_0, 0;
T_2.11 ;
T_2.6 ;
    %load/vec4 v00000168f240e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v00000168f240e5d0_0;
    %assign/vec4 v00000168f240ea30_0, 0;
    %load/vec4 v00000168f240e210_0;
    %assign/vec4 v00000168f240e710_0, 0;
    %load/vec4 v00000168f240e530_0;
    %assign/vec4 v00000168f240e7b0_0, 0;
    %load/vec4 v00000168f240e8f0_0;
    %assign/vec4 v00000168f240ec10_0, 0;
T_2.12 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000168f23f99a0;
T_3 ;
    %wait E_00000168f24154a0;
    %load/vec4 v00000168f247a170_0;
    %inv;
    %load/vec4 v00000168f24788e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000168f2479db0_0;
    %load/vec4 v00000168f2478b60_0;
    %pad/u 24;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 16777215, 0, 24;
    %split/vec4 8;
    %store/vec4 v00000168f2478f20_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v00000168f2478e80_0, 0, 8;
    %store/vec4 v00000168f2478ca0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 24;
    %split/vec4 8;
    %store/vec4 v00000168f2478f20_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v00000168f2478e80_0, 0, 8;
    %store/vec4 v00000168f2478ca0_0, 0, 8;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000168f2478980_0;
    %load/vec4 v00000168f2477bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000168f2478b60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v00000168f2478f20_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v00000168f2478e80_0, 0, 8;
    %store/vec4 v00000168f2478ca0_0, 0, 8;
T_3.1 ;
    %load/vec4 v00000168f2478f20_0;
    %store/vec4 v00000168f2477d00_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000168f23f99a0;
T_4 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f247a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f2479ef0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f247a5d0_0, 0;
    %load/vec4 v00000168f2478b60_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000168f24788e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000168f2478c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000168f2479ef0_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f2479ef0_0, 0;
    %load/vec4 v00000168f247a5d0_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000168f247a5d0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000168f2479ef0_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000168f2479ef0_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000168f23f99a0;
T_5 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f2477d00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000168f2478c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000168f2479ef0_0;
    %load/vec4 v00000168f2479590_0;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v00000168f2479ef0_0;
    %assign/vec4 v00000168f2479590_0, 0;
T_5.2 ;
    %load/vec4 v00000168f247af30_0;
    %load/vec4 v00000168f2479ef0_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v00000168f2479ef0_0;
    %assign/vec4 v00000168f247af30_0, 0;
T_5.4 ;
    %load/vec4 v00000168f247a5d0_0;
    %load/vec4 v00000168f2479f90_0;
    %cmp/u;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v00000168f247a5d0_0;
    %assign/vec4 v00000168f2479f90_0, 0;
T_5.6 ;
    %load/vec4 v00000168f247a5d0_0;
    %assign/vec4 v00000168f247a2b0_0, 0;
T_5.0 ;
    %load/vec4 v00000168f247a170_0;
    %load/vec4 v00000168f2478c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 639, 0, 11;
    %assign/vec4 v00000168f2479590_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f247af30_0, 0;
    %pushi/vec4 479, 0, 11;
    %assign/vec4 v00000168f2479f90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000168f247a2b0_0, 0;
T_5.8 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000168f23f99a0;
T_6 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f2478ac0_0;
    %load/vec4 v00000168f2478c00_0;
    %and;
    %load/vec4 v00000168f24788e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000168f2479590_0;
    %assign/vec4 v00000168f2478340_0, 0;
    %load/vec4 v00000168f247af30_0;
    %assign/vec4 v00000168f2477080_0, 0;
    %load/vec4 v00000168f2479f90_0;
    %assign/vec4 v00000168f2479bd0_0, 0;
    %load/vec4 v00000168f247a2b0_0;
    %assign/vec4 v00000168f2478200_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000168f23f99a0;
T_7 ;
    %wait E_00000168f2415520;
    %load/vec4 v00000168f2478d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168f2477620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168f24788e0_0, 0;
    %pushi/vec4 127, 0, 24;
    %assign/vec4 v00000168f2479db0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000168f24773a0_0;
    %load/vec4 v00000168f2477440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000168f2479db0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.4 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v00000168f2477800_0;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.6 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v00000168f24782a0_0;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.8 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v00000168f2477580_0;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.10 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v00000168f2478340_0;
    %pad/u 32;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.12 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v00000168f2479bd0_0;
    %pad/u 32;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.14 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v00000168f2477080_0;
    %pad/u 32;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.16 ;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v00000168f2478200_0;
    %pad/u 32;
    %assign/vec4 v00000168f2477620_0, 0;
T_7.18 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000168f24773a0_0;
    %load/vec4 v00000168f247a3f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v00000168f2477300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %load/vec4 v00000168f247a8f0_0;
    %parti/s 8, 0, 2;
    %pad/u 24;
    %assign/vec4 v00000168f2479db0_0, 0;
T_7.22 ;
T_7.20 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000168f23f9810;
T_8 ;
    %vpi_call/w 3 8 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000168f23f9810 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479770_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v00000168f2479770_0;
    %inv;
    %store/vec4 v00000168f2479770_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_00000168f23f9810;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f247aad0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f247aad0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 160, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1048576, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1056816, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1057023, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1056816, 0, 24;
    %store/vec4 v00000168f2479270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168f2479e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168f2479b30_0, 0, 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "COM_COUNTER_TB.sv";
    "COM_COUNTER_TOP.sv";
    "COM_COUNTER.sv";
    "STREAM_REG_COM.v";
