Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 20:27:00 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          16          
TIMING-18  Warning   Missing input or output delay  38          
TIMING-20  Warning   Non-clocked latch              10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (14)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: pul/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.595     -122.838                     16                  106        0.157        0.000                      0                  106        4.500        0.000                       0                    82  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -18.595     -122.838                     16                  106        0.157        0.000                      0                  106        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -18.595ns,  Total Violation     -122.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.595ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.566ns  (logic 17.845ns (62.470%)  route 10.721ns (37.530%))
  Logic Levels:           61  (CARRY4=45 LUT3=13 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.552    24.790    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.332    25.122 r  ALU/accumulator0__483_carry_i_36/O
                         net (fo=1, routed)           0.000    25.122    ALU/accumulator0__483_carry_i_36_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.672 r  ALU/accumulator0__483_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.672    ALU/accumulator0__483_carry_i_26_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.786 r  ALU/accumulator_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.786    ALU/accumulator_reg[4]_i_5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.943 r  ALU/accumulator_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.560    26.503    ALU/unsigned_data_reg[7]_16[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.329    26.832 r  ALU/accumulator0__483_carry_i_33/O
                         net (fo=1, routed)           0.000    26.832    ALU/accumulator0__483_carry_i_33_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.382 r  ALU/accumulator0__483_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.382    ALU/accumulator0__483_carry_i_18_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.496 r  ALU/accumulator0__483_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.496    ALU/accumulator0__483_carry_i_15_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.653 r  ALU/accumulator_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.654    28.307    ALU/unsigned_data_reg[7]_18[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.329    28.636 r  ALU/accumulator0__483_carry_i_23/O
                         net (fo=1, routed)           0.000    28.636    ALU/accumulator0__483_carry_i_23_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.037 r  ALU/accumulator0__483_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.037    ALU/accumulator0__483_carry_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  ALU/accumulator0__483_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.151    ALU/accumulator0__483_carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.308 r  ALU/accumulator0__483_carry_i_7/CO[1]
                         net (fo=12, routed)          0.629    29.937    ALU/accumulator0__483_carry_i_7_n_2
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.329    30.266 r  ALU/accumulator0__483_carry_i_14/O
                         net (fo=1, routed)           0.000    30.266    ALU/accumulator0__483_carry_i_14_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.816 r  ALU/accumulator0__483_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.816    ALU/accumulator0__483_carry_i_2_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.930 r  ALU/accumulator0__483_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.930    ALU/accumulator0__483_carry__0_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.087 r  ALU/accumulator0__483_carry_i_1/CO[1]
                         net (fo=12, routed)          0.765    31.853    ALU/accumulator0__483_carry_i_1_n_2
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.329    32.182 r  ALU/accumulator0__483_carry_i_6/O
                         net (fo=1, routed)           0.000    32.182    ALU/accumulator0__483_carry_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.714 r  ALU/accumulator0__483_carry/CO[3]
                         net (fo=1, routed)           0.000    32.714    ALU/accumulator0__483_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.828 r  ALU/accumulator0__483_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.828    ALU/accumulator0__483_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.099 r  ALU/accumulator0__483_carry__1/CO[0]
                         net (fo=1, routed)           0.403    33.501    ALU/accumulator0__483_carry__1_n_3
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.373    33.874 r  ALU/accumulator[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    33.874    ALU/accumulator[0]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  ALU/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    ALU/CLK
    SLICE_X7Y91          FDRE                                         r  ALU/accumulator_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.031    15.279    ALU/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -33.874    
  -------------------------------------------------------------------
                         slack                                -18.595    

Slack (VIOLATED) :        -16.709ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.728ns  (logic 16.679ns (62.403%)  route 10.049ns (37.597%))
  Logic Levels:           58  (CARRY4=42 LUT3=12 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.552    24.790    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.332    25.122 r  ALU/accumulator0__483_carry_i_36/O
                         net (fo=1, routed)           0.000    25.122    ALU/accumulator0__483_carry_i_36_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.672 r  ALU/accumulator0__483_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.672    ALU/accumulator0__483_carry_i_26_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.786 r  ALU/accumulator_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.786    ALU/accumulator_reg[4]_i_5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.943 r  ALU/accumulator_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.560    26.503    ALU/unsigned_data_reg[7]_16[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.329    26.832 r  ALU/accumulator0__483_carry_i_33/O
                         net (fo=1, routed)           0.000    26.832    ALU/accumulator0__483_carry_i_33_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.382 r  ALU/accumulator0__483_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.382    ALU/accumulator0__483_carry_i_18_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.496 r  ALU/accumulator0__483_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.496    ALU/accumulator0__483_carry_i_15_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.653 r  ALU/accumulator_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.654    28.307    ALU/unsigned_data_reg[7]_18[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.329    28.636 r  ALU/accumulator0__483_carry_i_23/O
                         net (fo=1, routed)           0.000    28.636    ALU/accumulator0__483_carry_i_23_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.037 r  ALU/accumulator0__483_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.037    ALU/accumulator0__483_carry_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  ALU/accumulator0__483_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.151    ALU/accumulator0__483_carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.308 r  ALU/accumulator0__483_carry_i_7/CO[1]
                         net (fo=12, routed)          0.629    29.937    ALU/accumulator0__483_carry_i_7_n_2
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.329    30.266 r  ALU/accumulator0__483_carry_i_14/O
                         net (fo=1, routed)           0.000    30.266    ALU/accumulator0__483_carry_i_14_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.816 r  ALU/accumulator0__483_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.816    ALU/accumulator0__483_carry_i_2_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.930 r  ALU/accumulator0__483_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.930    ALU/accumulator0__483_carry__0_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.087 r  ALU/accumulator0__483_carry_i_1/CO[1]
                         net (fo=12, routed)          0.335    31.423    ALU/accumulator0__483_carry_i_1_n_2
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.329    31.752 r  ALU/accumulator[1]_i_2/O
                         net (fo=1, routed)           0.161    31.913    ALU/accumulator[1]_i_2_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124    32.037 r  ALU/accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000    32.037    ALU/accumulator[1]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  ALU/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    ALU/CLK
    SLICE_X6Y92          FDRE                                         r  ALU/accumulator_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    15.327    ALU/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -32.037    
  -------------------------------------------------------------------
                         slack                                -16.709    

Slack (VIOLATED) :        -15.013ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.986ns  (logic 15.529ns (62.151%)  route 9.457ns (37.849%))
  Logic Levels:           54  (CARRY4=39 LUT3=11 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.552    24.790    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.332    25.122 r  ALU/accumulator0__483_carry_i_36/O
                         net (fo=1, routed)           0.000    25.122    ALU/accumulator0__483_carry_i_36_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.672 r  ALU/accumulator0__483_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.672    ALU/accumulator0__483_carry_i_26_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.786 r  ALU/accumulator_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.786    ALU/accumulator_reg[4]_i_5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.943 r  ALU/accumulator_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.560    26.503    ALU/unsigned_data_reg[7]_16[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.329    26.832 r  ALU/accumulator0__483_carry_i_33/O
                         net (fo=1, routed)           0.000    26.832    ALU/accumulator0__483_carry_i_33_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.382 r  ALU/accumulator0__483_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.382    ALU/accumulator0__483_carry_i_18_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.496 r  ALU/accumulator0__483_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.496    ALU/accumulator0__483_carry_i_15_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.653 r  ALU/accumulator_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.654    28.307    ALU/unsigned_data_reg[7]_18[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.329    28.636 r  ALU/accumulator0__483_carry_i_23/O
                         net (fo=1, routed)           0.000    28.636    ALU/accumulator0__483_carry_i_23_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.037 r  ALU/accumulator0__483_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.037    ALU/accumulator0__483_carry_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  ALU/accumulator0__483_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.151    ALU/accumulator0__483_carry_i_8_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.308 r  ALU/accumulator0__483_carry_i_7/CO[1]
                         net (fo=12, routed)          0.384    29.693    ALU/accumulator0__483_carry_i_7_n_2
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.329    30.022 r  ALU/accumulator[2]_i_2/O
                         net (fo=1, routed)           0.149    30.170    ALU/accumulator[2]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.124    30.294 r  ALU/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    30.294    ALU/accumulator[2]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ALU/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.604    15.027    ALU/CLK
    SLICE_X1Y91          FDRE                                         r  ALU/accumulator_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.031    15.281    ALU/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -30.294    
  -------------------------------------------------------------------
                         slack                                -15.013    

Slack (VIOLATED) :        -13.349ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.318ns  (logic 14.528ns (62.303%)  route 8.790ns (37.697%))
  Logic Levels:           50  (CARRY4=36 LUT3=10 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.552    24.790    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.332    25.122 r  ALU/accumulator0__483_carry_i_36/O
                         net (fo=1, routed)           0.000    25.122    ALU/accumulator0__483_carry_i_36_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.672 r  ALU/accumulator0__483_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.672    ALU/accumulator0__483_carry_i_26_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.786 r  ALU/accumulator_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.786    ALU/accumulator_reg[4]_i_5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.943 r  ALU/accumulator_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.560    26.503    ALU/unsigned_data_reg[7]_16[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.329    26.832 r  ALU/accumulator0__483_carry_i_33/O
                         net (fo=1, routed)           0.000    26.832    ALU/accumulator0__483_carry_i_33_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.382 r  ALU/accumulator0__483_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.382    ALU/accumulator0__483_carry_i_18_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.496 r  ALU/accumulator0__483_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.496    ALU/accumulator0__483_carry_i_15_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.653 r  ALU/accumulator_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          0.372    28.025    ALU/unsigned_data_reg[7]_18[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.329    28.354 r  ALU/accumulator[3]_i_2/O
                         net (fo=1, routed)           0.149    28.503    ALU/accumulator[3]_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.124    28.627 r  ALU/accumulator[3]_i_1/O
                         net (fo=1, routed)           0.000    28.627    ALU/accumulator[3]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  ALU/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.601    15.024    ALU/CLK
    SLICE_X7Y89          FDRE                                         r  ALU/accumulator_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.031    15.278    ALU/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -28.627    
  -------------------------------------------------------------------
                         slack                                -13.349    

Slack (VIOLATED) :        -12.268ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.235ns  (logic 13.378ns (60.166%)  route 8.857ns (39.834%))
  Logic Levels:           46  (CARRY4=33 LUT3=9 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.552    24.790    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.332    25.122 r  ALU/accumulator0__483_carry_i_36/O
                         net (fo=1, routed)           0.000    25.122    ALU/accumulator0__483_carry_i_36_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.672 r  ALU/accumulator0__483_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.672    ALU/accumulator0__483_carry_i_26_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.786 r  ALU/accumulator_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.786    ALU/accumulator_reg[4]_i_5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.943 r  ALU/accumulator_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.830    26.773    ALU/unsigned_data_reg[7]_16[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.329    27.102 r  ALU/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.317    27.420    ALU/accumulator[4]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I2_O)        0.124    27.544 r  ALU/accumulator[4]_i_1/O
                         net (fo=1, routed)           0.000    27.544    ALU/accumulator[4]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  ALU/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.600    15.023    ALU/CLK
    SLICE_X3Y85          FDRE                                         r  ALU/accumulator_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029    15.275    ALU/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -27.544    
  -------------------------------------------------------------------
                         slack                                -12.268    

Slack (VIOLATED) :        -10.794ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.681ns  (logic 12.228ns (59.125%)  route 8.453ns (40.875%))
  Logic Levels:           42  (CARRY4=30 LUT3=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          0.697    23.102    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.329    23.431 r  ALU/accumulator[5]_i_15/O
                         net (fo=1, routed)           0.000    23.431    ALU/accumulator[5]_i_15_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.964 r  ALU/accumulator_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.964    ALU/accumulator_reg[5]_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.081 r  ALU/accumulator_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.081    ALU/accumulator_reg[5]_i_5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  ALU/accumulator_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.145    25.383    ALU/unsigned_data_reg[7]_14[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.332    25.715 r  ALU/accumulator[5]_i_2/O
                         net (fo=1, routed)           0.151    25.866    ALU/accumulator[5]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.124    25.990 r  ALU/accumulator[5]_i_1/O
                         net (fo=1, routed)           0.000    25.990    ALU/accumulator[5]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  ALU/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.942    ALU/CLK
    SLICE_X9Y86          FDRE                                         r  ALU/accumulator_reg[5]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.031    15.196    ALU/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -25.990    
  -------------------------------------------------------------------
                         slack                                -10.794    

Slack (VIOLATED) :        -8.770ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 11.089ns (59.180%)  route 7.649ns (40.820%))
  Logic Levels:           38  (CARRY4=27 LUT3=7 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.607    21.253    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.332    21.585 r  ALU/accumulator[6]_i_15/O
                         net (fo=1, routed)           0.000    21.585    ALU/accumulator[6]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  ALU/accumulator_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.135    ALU/accumulator_reg[6]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  ALU/accumulator_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.249    ALU/accumulator_reg[6]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  ALU/accumulator_reg[6]_i_4/CO[1]
                         net (fo=12, routed)          1.026    23.432    ALU/unsigned_data_reg[7]_12[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.329    23.761 r  ALU/accumulator[6]_i_2/O
                         net (fo=1, routed)           0.161    23.922    ALU/accumulator[6]_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.124    24.046 r  ALU/accumulator[6]_i_1/O
                         net (fo=1, routed)           0.000    24.046    ALU/accumulator[6]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  ALU/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.598    15.021    ALU/CLK
    SLICE_X4Y86          FDRE                                         r  ALU/accumulator_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.032    15.276    ALU/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -24.046    
  -------------------------------------------------------------------
                         slack                                 -8.770    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.545ns  (logic 9.939ns (60.071%)  route 6.606ns (39.929%))
  Logic Levels:           34  (CARRY4=24 LUT3=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.545    19.572    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.372 r  ALU/accumulator_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.372    ALU/accumulator_reg[7]_i_10_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.489 r  ALU/accumulator_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.489    ALU/accumulator_reg[7]_i_7_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.646 r  ALU/accumulator_reg[7]_i_6/CO[1]
                         net (fo=12, routed)          0.601    21.247    ALU/unsigned_data_reg[7]_10[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.332    21.579 r  ALU/accumulator[7]_i_4/O
                         net (fo=1, routed)           0.151    21.730    ALU/accumulator[7]_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124    21.854 r  ALU/accumulator[7]_i_2/O
                         net (fo=1, routed)           0.000    21.854    ALU/accumulator[7]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  ALU/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.599    15.022    ALU/CLK
    SLICE_X7Y87          FDRE                                         r  ALU/accumulator_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.031    15.276    ALU/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -5.978ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 8.862ns (55.589%)  route 7.080ns (44.411%))
  Logic Levels:           31  (CARRY4=21 LUT3=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.530    17.877    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.329    18.206 r  ALU/accumulator[8]_i_14/O
                         net (fo=1, routed)           0.000    18.206    ALU/accumulator[8]_i_14_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.756 r  ALU/accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.756    ALU/accumulator_reg[8]_i_7_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.870 r  ALU/accumulator_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.870    ALU/accumulator_reg[8]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.027 r  ALU/accumulator_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          1.169    20.196    ALU/unsigned_data_reg[7]_8[0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.329    20.525 r  ALU/accumulator[8]_i_2/O
                         net (fo=1, routed)           0.602    21.127    ALU/accumulator[8]_i_2_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124    21.251 r  ALU/accumulator[8]_i_1/O
                         net (fo=1, routed)           0.000    21.251    ALU/accumulator[8]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  ALU/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.595    15.018    ALU/CLK
    SLICE_X4Y82          FDRE                                         r  ALU/accumulator_reg[8]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)        0.031    15.272    ALU/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                 -5.978    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 ALU/unsigned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 7.712ns (54.273%)  route 6.498ns (45.727%))
  Logic Levels:           27  (CARRY4=18 LUT3=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.706     5.309    ALU/CLK
    SLICE_X5Y73          FDRE                                         r  ALU/unsigned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ALU/unsigned_data_reg[4]/Q
                         net (fo=37, routed)          0.703     6.467    ALU/unsigned_data_reg_n_0_[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU/accumulator0__7_carry_i_9/O
                         net (fo=14, routed)          0.516     7.107    ALU/accumulator0__7_carry_i_9_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  ALU/accumulator0__7_carry_i_2/O
                         net (fo=1, routed)           0.618     7.849    ALU/accumulator0__7_carry_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.245 r  ALU/accumulator0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.245    ALU/accumulator0__7_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  ALU/accumulator0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.371    ALU/accumulator0__7_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  ALU/accumulator0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.518     9.143    ALU/accumulator0__7_carry__1_n_3
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.367     9.510 r  ALU/accumulator[13]_i_14/O
                         net (fo=1, routed)           0.000     9.510    ALU/accumulator[13]_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  ALU/accumulator_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.060    ALU/accumulator_reg[13]_i_7_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  ALU/accumulator_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    ALU/accumulator_reg[13]_i_4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.331 r  ALU/accumulator_reg[13]_i_3/CO[1]
                         net (fo=12, routed)          0.540    10.871    ALU/CO[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329    11.200 r  ALU/accumulator[12]_i_14/O
                         net (fo=1, routed)           0.000    11.200    ALU/accumulator[12]_i_14_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.750 r  ALU/accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.750    ALU/accumulator_reg[12]_i_7_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  ALU/accumulator_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.864    ALU/accumulator_reg[12]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.021 r  ALU/accumulator_reg[12]_i_3/CO[1]
                         net (fo=12, routed)          0.667    12.689    ALU/unsigned_data_reg[7]_0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  ALU/accumulator[11]_i_14/O
                         net (fo=1, routed)           0.000    13.018    ALU/accumulator[11]_i_14_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.568 r  ALU/accumulator_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.568    ALU/accumulator_reg[11]_i_7_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  ALU/accumulator_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.682    ALU/accumulator_reg[11]_i_4_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.839 r  ALU/accumulator_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.679    14.518    ALU/unsigned_data_reg[7]_2[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.329    14.847 r  ALU/accumulator[10]_i_14/O
                         net (fo=1, routed)           0.000    14.847    ALU/accumulator[10]_i_14_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.397 r  ALU/accumulator_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.397    ALU/accumulator_reg[10]_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  ALU/accumulator_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.511    ALU/accumulator_reg[10]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.668 r  ALU/accumulator_reg[10]_i_3/CO[1]
                         net (fo=12, routed)          0.530    16.197    ALU/unsigned_data_reg[7]_4[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.329    16.526 r  ALU/accumulator[9]_i_14/O
                         net (fo=1, routed)           0.000    16.526    ALU/accumulator[9]_i_14_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.076 r  ALU/accumulator_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.076    ALU/accumulator_reg[9]_i_7_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.190 r  ALU/accumulator_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.190    ALU/accumulator_reg[9]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.347 r  ALU/accumulator_reg[9]_i_3/CO[1]
                         net (fo=12, routed)          0.841    18.188    ALU/unsigned_data_reg[7]_6[0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.329    18.517 r  ALU/accumulator[9]_i_2/O
                         net (fo=1, routed)           0.877    19.394    ALU/accumulator[9]_i_2_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124    19.518 r  ALU/accumulator[9]_i_1/O
                         net (fo=1, routed)           0.000    19.518    ALU/accumulator[9]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  ALU/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.592    15.015    ALU/CLK
    SLICE_X7Y80          FDRE                                         r  ALU/accumulator_reg[9]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    ALU/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -19.518    
  -------------------------------------------------------------------
                         slack                                 -4.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pul/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    pul/CLK
    SLICE_X0Y82          FDRE                                         r  pul/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pul/shreg_reg[1]/Q
                         net (fo=2, routed)           0.087     1.745    pul/shreg[1]
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.049     1.794 r  pul/shreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    pul/shreg[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  pul/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.869     2.034    pul/CLK
    SLICE_X1Y82          FDRE                                         r  pul/shreg_reg[0]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.637    pul/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pul/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    pul/CLK
    SLICE_X0Y82          FDRE                                         r  pul/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pul/shreg_reg[1]/Q
                         net (fo=2, routed)           0.087     1.745    pul/shreg[1]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  pul/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.790    pul/pulse_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  pul/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.869     2.034    pul/CLK
    SLICE_X1Y82          FDRE                                         r  pul/pulse_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    pul/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ALU/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.233%)  route 0.108ns (36.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    ALU/CLK
    SLICE_X5Y72          FDRE                                         r  ALU/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ALU/accumulator_reg[15]/Q
                         net (fo=9, routed)           0.108     1.761    ALU/accumulator_reg_n_0_[15]
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  ALU/accumulator[14]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ALU/accumulator[14]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  ALU/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.026    ALU/CLK
    SLICE_X4Y72          FDRE                                         r  ALU/accumulator_reg[14]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.617    ALU/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ALU/accumulator_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.250%)  route 0.139ns (42.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    ALU/CLK
    SLICE_X5Y78          FDRE                                         r  ALU/accumulator_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ALU/accumulator_reg[11]/Q
                         net (fo=7, routed)           0.139     1.792    ALU/accumulator_reg_n_0_[11]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.045     1.837 r  ALU/accumulator[10]_i_1/O
                         net (fo=1, routed)           0.000     1.837    ALU/accumulator[10]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  ALU/accumulator_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.028    ALU/CLK
    SLICE_X7Y79          FDRE                                         r  ALU/accumulator_reg[10]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    ALU/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ALU/accumulator_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.863%)  route 0.173ns (48.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    ALU/CLK
    SLICE_X5Y78          FDRE                                         r  ALU/accumulator_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ALU/accumulator_reg[11]/Q
                         net (fo=7, routed)           0.173     1.826    ALU/accumulator_reg_n_0_[11]
    SLICE_X7Y76          LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  ALU/accumulator[12]_i_1/O
                         net (fo=1, routed)           0.000     1.871    ALU/accumulator[12]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  ALU/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     2.024    ALU/CLK
    SLICE_X7Y76          FDRE                                         r  ALU/accumulator_reg[12]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092     1.615    ALU/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pul/divcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/divcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.601     1.520    pul/CLK
    SLICE_X1Y87          FDRE                                         r  pul/divcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  pul/divcnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.780    pul/divcnt_reg[15]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  pul/divcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    pul/divcnt_reg[12]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  pul/divcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    pul/CLK
    SLICE_X1Y87          FDRE                                         r  pul/divcnt_reg[15]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    pul/divcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pul/divcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/divcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.600     1.519    pul/CLK
    SLICE_X1Y84          FDRE                                         r  pul/divcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  pul/divcnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.779    pul/divcnt_reg[3]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  pul/divcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    pul/divcnt_reg[0]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  pul/divcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    pul/CLK
    SLICE_X1Y84          FDRE                                         r  pul/divcnt_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    pul/divcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pul/divcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/divcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.600     1.519    pul/CLK
    SLICE_X1Y86          FDRE                                         r  pul/divcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  pul/divcnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.779    pul/divcnt_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  pul/divcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    pul/divcnt_reg[8]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  pul/divcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    pul/CLK
    SLICE_X1Y86          FDRE                                         r  pul/divcnt_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    pul/divcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pul/divcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pul/divcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.600     1.519    pul/CLK
    SLICE_X1Y85          FDRE                                         r  pul/divcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  pul/divcnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.779    pul/divcnt_reg[7]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  pul/divcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    pul/divcnt_reg[4]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  pul/divcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    pul/CLK
    SLICE_X1Y85          FDRE                                         r  pul/divcnt_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    pul/divcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/sel_counter/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dec7seg.idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.520%)  route 0.181ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.514    display/sel_counter/CLK
    SLICE_X2Y79          FDRE                                         r  display/sel_counter/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display/sel_counter/cnt_reg[11]/Q
                         net (fo=10, routed)          0.181     1.859    display/cnt_reg[11]
    SLICE_X1Y78          FDRE                                         r  display/dec7seg.idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     2.030    display/CLK
    SLICE_X1Y78          FDRE                                         r  display/dec7seg.idx_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.066     1.593    display/dec7seg.idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     ALU/acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     ALU/acc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     ALU/acc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     ALU/acc_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     ALU/acc_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     ALU/acc_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     ALU/acc_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     ALU/acc_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     ALU/accumulator_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     ALU/acc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     ALU/acc_reg[4]/C



