# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab21_Task1.srcs/sources_1/new/Nested_Loop_Machine.v" \
"../../../../Lab21_Task1.srcs/sim_1/new/Nested_Loop_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
