

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc49'
================================================================
* Date:           Thu Sep 14 02:39:31 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       29|       29|  96.570 ns|  96.570 ns|   29|   29|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_151  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_156  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_161  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_166  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_171  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_176  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_181  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_186  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_191  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_196  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_201  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_206  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_211  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_216  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_221  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_226  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       27|       27|        13|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     1438|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4014|     7906|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U10846  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10847  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10848  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10849  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10850  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10851  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10852  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10853  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10854  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10855  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10856  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10857  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10858  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10859  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10860  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10861  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_151      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_156      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_161      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_166      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_171      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_176      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_181      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_186      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_191      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_196      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_201      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_206      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_211      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_216      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_221      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_226      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |sitofp_32s_32_5_no_dsp_1_U10862       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10863       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10864       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10865       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10866       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10867       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10868       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10869       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10870       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10871       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10872       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10873       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10874       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10875       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10876       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_5_no_dsp_1_U10877       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                               |        0|  48| 2576| 7824|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_6_fu_373_p2              |         +|   0|  0|  12|           5|           1|
    |ap_condition_742           |       and|   0|  0|   2|           1|           1|
    |icmp_ln126_fu_367_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          13|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|    5|         10|
    |block_C_drainer_blk_n    |   9|          2|    1|          2|
    |j_fu_134                 |   9|          2|    5|         10|
    |outp_sfa_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_i_10_i_i_reg_860              |  32|   0|   32|          0|
    |conv_i_11_i_i_reg_865              |  32|   0|   32|          0|
    |conv_i_12_i_i_reg_870              |  32|   0|   32|          0|
    |conv_i_13_i_i_reg_875              |  32|   0|   32|          0|
    |conv_i_14_i_i_reg_880              |  32|   0|   32|          0|
    |conv_i_15_i_i_reg_885              |  32|   0|   32|          0|
    |conv_i_1_i_i_reg_815               |  32|   0|   32|          0|
    |conv_i_2_i_i_reg_820               |  32|   0|   32|          0|
    |conv_i_3_i_i_reg_825               |  32|   0|   32|          0|
    |conv_i_4_i_i_reg_830               |  32|   0|   32|          0|
    |conv_i_5_i_i_reg_835               |  32|   0|   32|          0|
    |conv_i_6_i_i_reg_840               |  32|   0|   32|          0|
    |conv_i_7_i_i_reg_845               |  32|   0|   32|          0|
    |conv_i_8_i_i_reg_850               |  32|   0|   32|          0|
    |conv_i_9_i_i_reg_855               |  32|   0|   32|          0|
    |conv_i_i_i_reg_810                 |  32|   0|   32|          0|
    |j_fu_134                           |   5|   0|    5|          0|
    |mul_i_10_i_i_reg_940               |  32|   0|   32|          0|
    |mul_i_11_i_i_reg_945               |  32|   0|   32|          0|
    |mul_i_12_i_i_reg_950               |  32|   0|   32|          0|
    |mul_i_13_i_i_reg_955               |  32|   0|   32|          0|
    |mul_i_14_i_i_reg_960               |  32|   0|   32|          0|
    |mul_i_15_i_i_reg_965               |  32|   0|   32|          0|
    |mul_i_1_i_i_reg_895                |  32|   0|   32|          0|
    |mul_i_2_i_i_reg_900                |  32|   0|   32|          0|
    |mul_i_3_i_i_reg_905                |  32|   0|   32|          0|
    |mul_i_4_i_i_reg_910                |  32|   0|   32|          0|
    |mul_i_5_i_i_reg_915                |  32|   0|   32|          0|
    |mul_i_6_i_i_reg_920                |  32|   0|   32|          0|
    |mul_i_7_i_i_reg_925                |  32|   0|   32|          0|
    |mul_i_8_i_i_reg_930                |  32|   0|   32|          0|
    |mul_i_9_i_i_reg_935                |  32|   0|   32|          0|
    |mul_i_i_i_reg_890                  |  32|   0|   32|          0|
    |tmp_data_V_10_reg_700              |  24|   0|   24|          0|
    |tmp_data_V_11_reg_705              |  24|   0|   24|          0|
    |tmp_data_V_12_reg_710              |  24|   0|   24|          0|
    |tmp_data_V_13_reg_715              |  24|   0|   24|          0|
    |tmp_data_V_14_reg_720              |  24|   0|   24|          0|
    |tmp_data_V_15_reg_655              |  24|   0|   24|          0|
    |tmp_data_V_1_reg_660               |  24|   0|   24|          0|
    |tmp_data_V_2_reg_725               |  24|   0|   24|          0|
    |tmp_data_V_3_reg_665               |  24|   0|   24|          0|
    |tmp_data_V_4_reg_670               |  24|   0|   24|          0|
    |tmp_data_V_5_reg_675               |  24|   0|   24|          0|
    |tmp_data_V_6_reg_680               |  24|   0|   24|          0|
    |tmp_data_V_7_reg_685               |  24|   0|   24|          0|
    |tmp_data_V_8_reg_690               |  24|   0|   24|          0|
    |tmp_data_V_9_reg_695               |  24|   0|   24|          0|
    |tmp_data_V_reg_650                 |  24|   0|   24|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1438|   0| 1438|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc49|  return value|
|block_C_drainer_dout            |   in|  384|     ap_fifo|        block_C_drainer|       pointer|
|block_C_drainer_num_data_valid  |   in|    3|     ap_fifo|        block_C_drainer|       pointer|
|block_C_drainer_fifo_cap        |   in|    3|     ap_fifo|        block_C_drainer|       pointer|
|block_C_drainer_empty_n         |   in|    1|     ap_fifo|        block_C_drainer|       pointer|
|block_C_drainer_read            |  out|    1|     ap_fifo|        block_C_drainer|       pointer|
|outp_sfa_din                    |  out|  128|     ap_fifo|               outp_sfa|       pointer|
|outp_sfa_num_data_valid         |   in|    3|     ap_fifo|               outp_sfa|       pointer|
|outp_sfa_fifo_cap               |   in|    3|     ap_fifo|               outp_sfa|       pointer|
|outp_sfa_full_n                 |   in|    1|     ap_fifo|               outp_sfa|       pointer|
|outp_sfa_write                  |  out|    1|     ap_fifo|               outp_sfa|       pointer|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

