<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Building a Dynamically Reconfigurable System Through a High Development Flow</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">Building a Dynamically Reconfigurable System Through a High Development Flow</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    D. Fuente de San Venancio; J. Barba; X. 		Peña; J.C. López; P. 	Peñil; P. 	Sánchez
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> International Forum on Design Languages</div>
    
              <div><b>Location:</b> Barcelona (España)</div>
      <div><b>Date:</b> 14/09/2015 - 16/09/2015</div>
    
              
      
      
      
    
                
        
              <div><a class="cv-download-pdf"
      href="http://arco.esi.uclm.es/public/papers/2015-FDL.pdf"
      title="download paper">Download PDF </a></div>
        </div>
    </td>

        <td>
    <a class="cv-first-page"
     href="http://arco.esi.uclm.es/public/papers/2015-FDL.pdf"
     title="download paper"> <img src="http://arco.esi.uclm.es/public/papers/2015-FDL-page1.png" alt="[link]"/></a>
    </td>
  
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    Partial Reconfiguration is one of the most attractive features of FPGAs. This feature provides new computing possibilities, such as the reduction of the total area required in a FPGA by means of functioning overlapping, or the modification of the design after its deployment, where a complete configuration is not needed. However, the design of partially reconfigurable systems is still a complex task. This work focuses on facilitating the design process and proposes a new development framework for dynamically configurable systems from high level UML/MARTE models which, starting from dynamically reconfigurable systems high level UML/MARTE models. Simulation and VHDL code are generated from those models, according to the specification requirements of the reconfigurable hardware captured in the specifications.
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->