$date
	Tue Oct 24 03:05:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % outfile [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 & pc_o [31:0] $end
$var wire 32 ' pc_i [31:0] $end
$var wire 32 ( instr [31:0] $end
$var wire 32 ) immed [31:0] $end
$var wire 1 * RegWrite $end
$var wire 32 + RS2data [31:0] $end
$var wire 32 , RS1data [31:0] $end
$var wire 1 - MemtoReg $end
$var wire 1 . MemWrite $end
$var wire 1 / MemRead $end
$var wire 32 0 MUXtoALU2 [31:0] $end
$var wire 32 1 MUXtoALU1 [31:0] $end
$var wire 1 2 Branch $end
$var wire 32 3 ALUout [31:0] $end
$var wire 1 4 ALUSrc $end
$var wire 2 5 ALUOp [1:0] $end
$var wire 3 6 ALUCtl [2:0] $end
$scope module ALU $end
$var wire 32 7 out [31:0] $end
$var wire 32 8 b [31:0] $end
$var wire 32 9 a [31:0] $end
$var wire 3 : ALUCtl [2:0] $end
$var reg 32 ; result [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 < I [9:0] $end
$var wire 2 = ALUOp [1:0] $end
$var reg 3 > ALUCtl [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 ? b [31:0] $end
$var wire 32 @ sum [31:0] $end
$var wire 32 A a [31:0] $end
$upscope $end
$scope module Control $end
$var wire 1 ! clk $end
$var wire 7 B opcode [6:0] $end
$var reg 2 C ALUOp [1:0] $end
$var reg 1 4 ALUSrc $end
$var reg 1 2 Branch $end
$var reg 1 / MemRead $end
$var reg 1 . MemWrite $end
$var reg 1 - MemtoReg $end
$var reg 1 * RegWrite $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 D instr_o [31:0] $end
$var wire 32 E addr_i [31:0] $end
$upscope $end
$scope module MUX_ALUSrc1 $end
$var wire 32 F b [31:0] $end
$var wire 1 G ctl $end
$var wire 32 H out [31:0] $end
$var wire 32 I a [31:0] $end
$upscope $end
$scope module MUX_ALUSrc2 $end
$var wire 1 4 ctl $end
$var wire 32 J out [31:0] $end
$var wire 32 K b [31:0] $end
$var wire 32 L a [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk_i $end
$var wire 32 M pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 N pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 O RDaddr_i [4:0] $end
$var wire 32 P RDdata_i [31:0] $end
$var wire 5 Q RS1addr_i [4:0] $end
$var wire 32 R RS1data_o [31:0] $end
$var wire 5 S RS2addr_i [4:0] $end
$var wire 32 T RS2data_o [31:0] $end
$var wire 1 * RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var integer 32 U i [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 12 V in [11:0] $end
$var reg 32 W out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 W
b1010 V
b100000 U
b0 T
b1010 S
b0 R
b0 Q
b1010 P
b101 O
b0 N
b100 M
b1010 L
b0 K
b1010 J
b0 I
b0 H
0G
b0 F
b0 E
b101000000000001010010011 D
b1 C
b10011 B
b0 A
b100 @
b100 ?
b11 >
b1 =
b0 <
b1010 ;
b11 :
b0 9
b1010 8
b1010 7
b11 6
b1 5
14
b1010 3
02
b0 1
b1010 0
0/
0.
0-
b0 ,
b0 +
1*
b1010 )
b101000000000001010010011 (
b100 '
b0 &
b11 %
b100000000 $
b0 #
0"
0!
$end
#12
1"
#25
b1101 3
b1101 7
b1101 P
b1101 ;
b1101 0
b1101 8
b1101 J
b1101 )
b1101 L
b1101 W
b1101 V
b110 O
b1101 S
b110100000000001100010011 (
b110100000000001100010011 D
b1000 '
b1000 @
b1000 M
b100 &
b100 A
b100 E
b100 N
b1 #
1!
#50
0!
#75
b101 6
b101 :
b101 >
b100110 )
b100110 L
b100110 W
b101 1
b101 H
b10000010 3
b10000010 7
b10000010 P
b10000010 ;
b10 5
b10 =
b10 C
04
b1000 <
b100110 V
b101 F
b111 O
b1101 +
b1101 K
b1101 T
b110 S
b1010 ,
b1010 9
b1010 I
b1010 R
b101 Q
b110011 B
b10011000101000001110110011 (
b10011000101000001110110011 D
b1100 '
b1100 @
b1100 M
b1000 &
b1000 A
b1000 E
b1000 N
b10 #
1!
#100
0!
#125
b110 1
b110 H
b10101001 3
b10101001 7
b10101001 P
b10101001 ;
b110 F
b11100 O
b1101 ,
b1101 9
b1101 I
b1101 R
b110 Q
b10011000110000111000110011 (
b10011000110000111000110011 D
b10000 '
b10000 @
b10000 M
b1100 &
b1100 A
b1100 E
b1100 N
b11 #
1!
#150
0!
#175
b1100 3
b1100 7
b1100 P
b1100 ;
b11 6
b11 :
b11 >
b11111111111111111111111111111111 )
b11111111111111111111111111111111 L
b11111111111111111111111111111111 W
b11111111111111111111111111111111 0
b11111111111111111111111111111111 8
b11111111111111111111111111111111 J
b1 5
b1 =
b1 C
14
b1111111000 <
b111111111111 V
b110 O
b0 +
b0 K
b0 T
b11111 S
b10011 B
b11111111111100110000001100010011 (
b11111111111100110000001100010011 D
b10100 '
b10100 @
b10100 M
b10000 &
b10000 A
b10000 E
b10000 N
b100 #
1!
#200
0!
#225
b11111 0
b11111 8
b11111 J
b11111 )
b11111 L
b11111 W
b0 1
b0 H
b0 <
b11111 V
b0 F
b11110 O
b0 Q
b11111 3
b11111 7
b11111 P
b11111 ;
b1111100000000111100010011 (
b1111100000000111100010011 D
b0 ,
b0 9
b0 I
b0 R
b11000 '
b11000 @
b11000 M
b10100 &
b10100 A
b10100 E
b10100 N
b101 #
1!
#250
0!
#275
b10000010 0
b10000010 8
b10000010 J
b0 6
b0 :
b0 >
b111 )
b111 L
b111 W
b110 1
b110 H
b0 3
b0 7
b0 P
b0 ;
b10 5
b10 =
b10 C
04
b111 <
b111 V
b110 F
b11100 O
b10000010 +
b10000010 K
b10000010 T
b111 S
b1100 ,
b1100 9
b1100 I
b1100 R
b110 Q
b110011 B
b11100110111111000110011 (
b11100110111111000110011 D
b11100 '
b11100 @
b11100 M
b11000 &
b11000 A
b11000 E
b11000 N
b110 #
1!
#300
0!
#325
b10000010 3
b10000010 7
b10000010 P
b10000010 ;
b1 6
b1 :
b1 >
b11100 1
b11100 H
b100 <
b11100 F
b11101 O
b0 ,
b0 9
b0 I
b0 R
b11100 Q
b11111100100111010110011 (
b11111100100111010110011 D
b100000 '
b100000 @
b100000 M
b11100 &
b11100 A
b11100 E
b11100 N
b111 #
1!
#350
0!
#375
b0 3
b0 7
b0 P
b0 ;
b1101 )
b1101 L
b1101 W
b1010 1
b1010 H
b0 0
b0 8
b0 J
b1101 V
b1010 F
b1110 O
b0 +
b0 K
b0 T
b1101 S
b1010 Q
b110101010100011100110011 (
b110101010100011100110011 D
b100100 '
b100100 @
b100100 M
b100000 &
b100000 A
b100000 E
b100000 N
b1000 #
1!
#400
0!
#425
b11111111111111111111111101111110 3
b11111111111111111111111101111110 7
b11111111111111111111111101111110 P
b11111111111111111111111101111110 ;
b100 6
b100 :
b100 >
b10000000111 )
b10000000111 L
b10000000111 W
b11100 1
b11100 H
b10000010 0
b10000010 8
b10000010 J
b100000000 <
b10000000111 V
b11100 F
b101 O
b10000010 +
b10000010 K
b10000010 T
b111 S
b11100 Q
b1000000011111100000001010110011 (
b1000000011111100000001010110011 D
b101000 '
b101000 @
b101000 M
b100100 &
b100100 A
b100100 E
b100100 N
b1001 #
1!
#450
0!
#475
b11111111111111111111111111111000 3
b11111111111111111111111111111000 7
b11111111111111111111111111111000 P
b11111111111111111111111111111000 ;
b11 6
b11 :
b11 >
b11111111111111111111111111111000 )
b11111111111111111111111111111000 L
b11111111111111111111111111111000 W
b11111 1
b11111 H
b11111111111111111111111111111000 0
b11111111111111111111111111111000 8
b11111111111111111111111111111000 J
b1 5
b1 =
b1 C
14
b1111111000 <
b111111111000 V
b11111 F
b11111 O
b0 +
b0 K
b0 T
b11000 S
b11111 Q
b10011 B
b11111111100011111000111110010011 (
b11111111100011111000111110010011 D
b101100 '
b101100 @
b101100 M
b101000 &
b101000 A
b101000 E
b101000 N
b1010 #
1!
#500
0!
#525
b11111111111111111111111111110000 3
b11111111111111111111111111110000 7
b11111111111111111111111111110000 P
b11111111111111111111111111110000 ;
b11111111111111111111111111111000 ,
b11111111111111111111111111111000 9
b11111111111111111111111111111000 I
b11111111111111111111111111111000 R
b110000 '
b110000 @
b110000 M
b101100 &
b101100 A
b101100 E
b101100 N
b1011 #
1!
#550
0!
#575
b11111111111111111111111111101000 3
b11111111111111111111111111101000 7
b11111111111111111111111111101000 P
b11111111111111111111111111101000 ;
b110100 '
b110100 @
b110100 M
b110000 &
b110000 A
b110000 E
b110000 N
b11111111111111111111111111110000 ,
b11111111111111111111111111110000 9
b11111111111111111111111111110000 I
b11111111111111111111111111110000 R
b1100 #
1!
#600
0!
#625
b111111 0
b111111 8
b111111 J
b111111 )
b111111 L
b111111 W
b0 1
b0 H
b1000 <
b111111 V
b0 F
b111 O
b11111111111111111111111111101000 +
b11111111111111111111111111101000 K
b11111111111111111111111111101000 T
b11111 S
b0 Q
b111111 3
b111111 7
b111111 P
b111111 ;
b11111100000000001110010011 (
b11111100000000001110010011 D
b0 ,
b0 9
b0 I
b0 R
b111000 '
b111000 @
b111000 M
b110100 &
b110100 A
b110100 E
b110100 N
b1101 #
1!
#650
0!
#675
1G
b10000000010 0
b10000000010 8
b10000000010 J
b110 6
b110 :
b110 >
b10000000010 )
b10000000010 L
b10000000010 W
b111111 1
b111111 H
b0 3
b0 7
b0 P
b0 ;
b100000101 <
b10000000010 V
b111 F
b0 +
b0 K
b0 T
b10 S
b111111 ,
b111111 9
b111111 I
b111111 R
b111 Q
b1000000001000111101001110010011 (
b1000000001000111101001110010011 D
b111100 '
b111100 @
b111100 M
b111000 &
b111000 A
b111000 E
b111000 N
b1110 #
1!
#700
0!
#725
b0 1
b0 H
b0 ,
b0 9
b0 I
b0 R
b1000000 '
b1000000 @
b1000000 M
b111100 &
b111100 A
b111100 E
b111100 N
b1111 #
1!
#750
0!
#775
b1000100 '
b1000100 @
b1000100 M
b1000000 &
b1000000 A
b1000000 E
b1000000 N
b10000 #
1!
#800
0!
#825
b10000000001 0
b10000000001 8
b10000000001 J
b10000000001 )
b10000000001 L
b10000000001 W
b1100 1
b1100 H
b10000000001 V
b110 F
b110 O
b1 S
b1100 ,
b1100 9
b1100 I
b1100 R
b110 Q
b1000000000100110101001100010011 (
b1000000000100110101001100010011 D
b1001000 '
b1001000 @
b1001000 M
b1000100 &
b1000100 A
b1000100 E
b1000100 N
b10001 #
1!
#850
0!
#875
b0 1
b0 H
b1001100 '
b1001100 @
b1001100 M
b1001000 &
b1001000 A
b1001000 E
b1001000 N
b0 ,
b0 9
b0 I
b0 R
b10010 #
1!
#900
0!
#925
b1010000 '
b1010000 @
b1010000 M
b1001100 &
b1001100 A
b1001100 E
b1001100 N
b10011 #
1!
#950
0!
#975
0G
b11111111111111111111111111101000 3
b11111111111111111111111111101000 7
b11111111111111111111111111101000 P
b11111111111111111111111111101000 ;
b0 0
b0 8
b0 J
b10 6
b10 :
b10 >
b110 )
b110 L
b110 W
b11111 1
b11111 H
b10 5
b10 =
b10 C
04
b1 <
b110 V
b11111 F
b11111 O
b110 S
b11111111111111111111111111101000 ,
b11111111111111111111111111101000 9
b11111111111111111111111111101000 I
b11111111111111111111111111101000 R
b11111 Q
b110011 B
b11011111001111110110011 (
b11011111001111110110011 D
b1010100 '
b1010100 @
b1010100 M
b1010000 &
b1010000 A
b1010000 E
b1010000 N
b10100 #
1!
#1000
0!
#1025
b1011000 '
b1011000 @
b1011000 M
b1010100 &
b1010100 A
b1010100 E
b1010100 N
b10101 #
1!
#1050
0!
#1075
b11 6
b11 :
b11 >
b0 )
b0 L
b0 W
b0 1
b0 H
b0 3
b0 7
b0 P
b0 ;
b1 5
b1 =
b1 C
14
b0 <
b0 V
b0 F
b0 O
b0 S
b0 ,
b0 9
b0 I
b0 R
b0 Q
b0 B
b0 (
b0 D
b1011100 '
b1011100 @
b1011100 M
b1011000 &
b1011000 A
b1011000 E
b1011000 N
b10110 #
1!
#1100
0!
#1125
b1100000 '
b1100000 @
b1100000 M
b1011100 &
b1011100 A
b1011100 E
b1011100 N
b10111 #
1!
#1150
0!
#1175
b1100100 '
b1100100 @
b1100100 M
b1100000 &
b1100000 A
b1100000 E
b1100000 N
b11000 #
1!
#1200
0!
#1225
b1101000 '
b1101000 @
b1101000 M
b1100100 &
b1100100 A
b1100100 E
b1100100 N
b11001 #
1!
#1250
0!
#1275
b1101100 '
b1101100 @
b1101100 M
b1101000 &
b1101000 A
b1101000 E
b1101000 N
b11010 #
1!
#1300
0!
#1325
b1110000 '
b1110000 @
b1110000 M
b1101100 &
b1101100 A
b1101100 E
b1101100 N
b11011 #
1!
#1350
0!
#1375
b1110100 '
b1110100 @
b1110100 M
b1110000 &
b1110000 A
b1110000 E
b1110000 N
b11100 #
1!
#1400
0!
#1425
b1111000 '
b1111000 @
b1111000 M
b1110100 &
b1110100 A
b1110100 E
b1110100 N
b11101 #
1!
#1450
0!
#1475
b1111100 '
b1111100 @
b1111100 M
b1111000 &
b1111000 A
b1111000 E
b1111000 N
b11110 #
1!
#1500
0!
#1525
b10000000 '
b10000000 @
b10000000 M
b1111100 &
b1111100 A
b1111100 E
b1111100 N
1!
