{"sha": "463036be82cef539763c51afd5d94c51bd9eb66c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDYzMDM2YmU4MmNlZjUzOTc2M2M1MWFmZDVkOTRjNTFiZDllYjY2Yw==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2014-06-23T09:04:40Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2014-06-23T09:04:40Z"}, "message": "[AArch64] Implement ADD in vector registers for 32-bit scalar values.\n\ngcc/\n\n\t* config/aarch64/aarch64.md (*addsi3_aarch64): Add alternative in\n\tvector registers.\n\ngcc/testsuite/\n\n\t* gcc.target/aarch64/scalar_shift_1.c: Fix expected assembler.\n\nFrom-SVN: r211887", "tree": {"sha": "45575022eafbc5ae469d2e55f7b5139d2d38cc39", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/45575022eafbc5ae469d2e55f7b5139d2d38cc39"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/463036be82cef539763c51afd5d94c51bd9eb66c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/463036be82cef539763c51afd5d94c51bd9eb66c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/463036be82cef539763c51afd5d94c51bd9eb66c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/463036be82cef539763c51afd5d94c51bd9eb66c/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1cff83e21d7dadcb976a0c624636b5411fe80904", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1cff83e21d7dadcb976a0c624636b5411fe80904", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1cff83e21d7dadcb976a0c624636b5411fe80904"}], "stats": {"total": 20, "additions": 14, "deletions": 6}, "files": [{"sha": "4e0f2d13a26933dd6b6b7f80edaf14f00e2de9d0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=463036be82cef539763c51afd5d94c51bd9eb66c", "patch": "@@ -1,3 +1,8 @@\n+2014-06-23  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64.md (*addsi3_aarch64): Add alternative in\n+\tvector registers.\n+\n 2014-06-23  Jan Hubicka  <hubicka@ucw.cz>\n \n \t* lto-cgraph.c (lto_output_node, input_node): Set/get init/fini priority"}, {"sha": "5f5b4ff89b64333cfa870e1673d6f97753df938a", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 5, "deletions": 4, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=463036be82cef539763c51afd5d94c51bd9eb66c", "patch": "@@ -1157,16 +1157,17 @@\n \n (define_insn \"*addsi3_aarch64\"\n   [(set\n-    (match_operand:SI 0 \"register_operand\" \"=rk,rk,rk\")\n+    (match_operand:SI 0 \"register_operand\" \"=rk,rk,w,rk\")\n     (plus:SI\n-     (match_operand:SI 1 \"register_operand\" \"%rk,rk,rk\")\n-     (match_operand:SI 2 \"aarch64_plus_operand\" \"I,r,J\")))]\n+     (match_operand:SI 1 \"register_operand\" \"%rk,rk,w,rk\")\n+     (match_operand:SI 2 \"aarch64_plus_operand\" \"I,r,w,J\")))]\n   \"\"\n   \"@\n   add\\\\t%w0, %w1, %2\n   add\\\\t%w0, %w1, %w2\n+  add\\\\t%0.2s, %1.2s, %2.2s\n   sub\\\\t%w0, %w1, #%n2\"\n-  [(set_attr \"type\" \"alu_imm,alu_reg,alu_imm\")]\n+  [(set_attr \"type\" \"alu_imm,alu_reg,neon_add,alu_imm\")]\n )\n \n ;; zero_extend version of above"}, {"sha": "582fcc1ecd1eb3c9f69a840d184a0240afc140ec", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=463036be82cef539763c51afd5d94c51bd9eb66c", "patch": "@@ -1,3 +1,7 @@\n+2014-06-23  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* gcc.target/aarch64/scalar_shift_1.c: Fix expected assembler.\n+\n 2014-06-20  Jan Hubicka  <hubicka@ucw.cz>\n \n \t* gcc.dg/localalias.c: Fix broken commit."}, {"sha": "826bafcb574e92671998cdf7b63b1cf4cfa3e4b0", "filename": "gcc/testsuite/gcc.target/aarch64/scalar_shift_1.c", "status": "modified", "additions": 0, "deletions": 2, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fscalar_shift_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/463036be82cef539763c51afd5d94c51bd9eb66c/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fscalar_shift_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fscalar_shift_1.c?ref=463036be82cef539763c51afd5d94c51bd9eb66c", "patch": "@@ -193,7 +193,6 @@ test_corners_sisd_di (Int64x1 b)\n   return b;\n }\n /* { dg-final { scan-assembler \"sshr\\td\\[0-9\\]+,\\ d\\[0-9\\]+,\\ 63\" } } */\n-/* { dg-final { scan-assembler \"shl\\td\\[0-9\\]+,\\ d\\[0-9\\]+,\\ 1\" } } */\n \n Int32x1\n test_corners_sisd_si (Int32x1 b)\n@@ -207,7 +206,6 @@ test_corners_sisd_si (Int32x1 b)\n   return b;\n }\n /* { dg-final { scan-assembler \"sshr\\tv\\[0-9\\]+\\.2s,\\ v\\[0-9\\]+\\.2s,\\ 31\" } } */\n-/* { dg-final { scan-assembler \"shl\\tv\\[0-9\\]+\\.2s,\\ v\\[0-9\\]+\\.2s,\\ 1\" } } */\n \n \n "}]}