// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pid_HH_
#define _pid_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pid_fadd_32ns_32nbkb.h"
#include "pid_fsub_32ns_32ncud.h"
#include "pid_fmul_32ns_32ndEe.h"
#include "pid_uitofp_32ns_3eOg.h"
#include "pid_sitofp_32s_32fYi.h"
#include "pid_fcmp_32ns_32ng8j.h"
#include "pid_CMD_s_axi.h"
#include "pid_CTRL_s_axi.h"
#include "pid_GAINS_s_axi.h"
#include "pid_MEAS_s_axi.h"
#include "pid_OUT_r_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_OUT_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUT_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUT_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CMD_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CMD_DATA_WIDTH = 32,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_GAINS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_GAINS_DATA_WIDTH = 32,
         unsigned int C_S_AXI_MEAS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_MEAS_DATA_WIDTH = 32>
struct pid : public sc_module {
    // Port declarations 116
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_OUT_r_AWVALID;
    sc_in< sc_logic > m_axi_OUT_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_ADDR_WIDTH> > m_axi_OUT_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_AWID;
    sc_out< sc_lv<8> > m_axi_OUT_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_OUT_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_OUT_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_OUT_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_OUT_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUT_R_AWUSER_WIDTH> > m_axi_OUT_r_AWUSER;
    sc_out< sc_logic > m_axi_OUT_r_WVALID;
    sc_in< sc_logic > m_axi_OUT_r_WREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH> > m_axi_OUT_r_WDATA;
    sc_out< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH/8> > m_axi_OUT_r_WSTRB;
    sc_out< sc_logic > m_axi_OUT_r_WLAST;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_WID;
    sc_out< sc_uint<C_M_AXI_OUT_R_WUSER_WIDTH> > m_axi_OUT_r_WUSER;
    sc_out< sc_logic > m_axi_OUT_r_ARVALID;
    sc_in< sc_logic > m_axi_OUT_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_ADDR_WIDTH> > m_axi_OUT_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_ARID;
    sc_out< sc_lv<8> > m_axi_OUT_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_OUT_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_OUT_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_OUT_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_OUT_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUT_R_ARUSER_WIDTH> > m_axi_OUT_r_ARUSER;
    sc_in< sc_logic > m_axi_OUT_r_RVALID;
    sc_out< sc_logic > m_axi_OUT_r_RREADY;
    sc_in< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH> > m_axi_OUT_r_RDATA;
    sc_in< sc_logic > m_axi_OUT_r_RLAST;
    sc_in< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_RID;
    sc_in< sc_uint<C_M_AXI_OUT_R_RUSER_WIDTH> > m_axi_OUT_r_RUSER;
    sc_in< sc_lv<2> > m_axi_OUT_r_RRESP;
    sc_in< sc_logic > m_axi_OUT_r_BVALID;
    sc_out< sc_logic > m_axi_OUT_r_BREADY;
    sc_in< sc_lv<2> > m_axi_OUT_r_BRESP;
    sc_in< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_BID;
    sc_in< sc_uint<C_M_AXI_OUT_R_BUSER_WIDTH> > m_axi_OUT_r_BUSER;
    sc_in< sc_logic > s_axi_CMD_AWVALID;
    sc_out< sc_logic > s_axi_CMD_AWREADY;
    sc_in< sc_uint<C_S_AXI_CMD_ADDR_WIDTH> > s_axi_CMD_AWADDR;
    sc_in< sc_logic > s_axi_CMD_WVALID;
    sc_out< sc_logic > s_axi_CMD_WREADY;
    sc_in< sc_uint<C_S_AXI_CMD_DATA_WIDTH> > s_axi_CMD_WDATA;
    sc_in< sc_uint<C_S_AXI_CMD_DATA_WIDTH/8> > s_axi_CMD_WSTRB;
    sc_in< sc_logic > s_axi_CMD_ARVALID;
    sc_out< sc_logic > s_axi_CMD_ARREADY;
    sc_in< sc_uint<C_S_AXI_CMD_ADDR_WIDTH> > s_axi_CMD_ARADDR;
    sc_out< sc_logic > s_axi_CMD_RVALID;
    sc_in< sc_logic > s_axi_CMD_RREADY;
    sc_out< sc_uint<C_S_AXI_CMD_DATA_WIDTH> > s_axi_CMD_RDATA;
    sc_out< sc_lv<2> > s_axi_CMD_RRESP;
    sc_out< sc_logic > s_axi_CMD_BVALID;
    sc_in< sc_logic > s_axi_CMD_BREADY;
    sc_out< sc_lv<2> > s_axi_CMD_BRESP;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_GAINS_AWVALID;
    sc_out< sc_logic > s_axi_GAINS_AWREADY;
    sc_in< sc_uint<C_S_AXI_GAINS_ADDR_WIDTH> > s_axi_GAINS_AWADDR;
    sc_in< sc_logic > s_axi_GAINS_WVALID;
    sc_out< sc_logic > s_axi_GAINS_WREADY;
    sc_in< sc_uint<C_S_AXI_GAINS_DATA_WIDTH> > s_axi_GAINS_WDATA;
    sc_in< sc_uint<C_S_AXI_GAINS_DATA_WIDTH/8> > s_axi_GAINS_WSTRB;
    sc_in< sc_logic > s_axi_GAINS_ARVALID;
    sc_out< sc_logic > s_axi_GAINS_ARREADY;
    sc_in< sc_uint<C_S_AXI_GAINS_ADDR_WIDTH> > s_axi_GAINS_ARADDR;
    sc_out< sc_logic > s_axi_GAINS_RVALID;
    sc_in< sc_logic > s_axi_GAINS_RREADY;
    sc_out< sc_uint<C_S_AXI_GAINS_DATA_WIDTH> > s_axi_GAINS_RDATA;
    sc_out< sc_lv<2> > s_axi_GAINS_RRESP;
    sc_out< sc_logic > s_axi_GAINS_BVALID;
    sc_in< sc_logic > s_axi_GAINS_BREADY;
    sc_out< sc_lv<2> > s_axi_GAINS_BRESP;
    sc_in< sc_logic > s_axi_MEAS_AWVALID;
    sc_out< sc_logic > s_axi_MEAS_AWREADY;
    sc_in< sc_uint<C_S_AXI_MEAS_ADDR_WIDTH> > s_axi_MEAS_AWADDR;
    sc_in< sc_logic > s_axi_MEAS_WVALID;
    sc_out< sc_logic > s_axi_MEAS_WREADY;
    sc_in< sc_uint<C_S_AXI_MEAS_DATA_WIDTH> > s_axi_MEAS_WDATA;
    sc_in< sc_uint<C_S_AXI_MEAS_DATA_WIDTH/8> > s_axi_MEAS_WSTRB;
    sc_in< sc_logic > s_axi_MEAS_ARVALID;
    sc_out< sc_logic > s_axi_MEAS_ARREADY;
    sc_in< sc_uint<C_S_AXI_MEAS_ADDR_WIDTH> > s_axi_MEAS_ARADDR;
    sc_out< sc_logic > s_axi_MEAS_RVALID;
    sc_in< sc_logic > s_axi_MEAS_RREADY;
    sc_out< sc_uint<C_S_AXI_MEAS_DATA_WIDTH> > s_axi_MEAS_RDATA;
    sc_out< sc_lv<2> > s_axi_MEAS_RRESP;
    sc_out< sc_logic > s_axi_MEAS_BVALID;
    sc_in< sc_logic > s_axi_MEAS_BREADY;
    sc_out< sc_lv<2> > s_axi_MEAS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<32> > ap_var_for_const13;
    sc_signal< sc_lv<32> > ap_var_for_const14;
    sc_signal< sc_lv<5> > ap_var_for_const10;
    sc_signal< sc_lv<5> > ap_var_for_const12;


    // Module declarations
    pid(sc_module_name name);
    SC_HAS_PROCESS(pid);

    ~pid();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pid_CMD_s_axi<C_S_AXI_CMD_ADDR_WIDTH,C_S_AXI_CMD_DATA_WIDTH>* pid_CMD_s_axi_U;
    pid_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pid_CTRL_s_axi_U;
    pid_GAINS_s_axi<C_S_AXI_GAINS_ADDR_WIDTH,C_S_AXI_GAINS_DATA_WIDTH>* pid_GAINS_s_axi_U;
    pid_MEAS_s_axi<C_S_AXI_MEAS_ADDR_WIDTH,C_S_AXI_MEAS_DATA_WIDTH>* pid_MEAS_s_axi_U;
    pid_OUT_r_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_OUT_R_ID_WIDTH,C_M_AXI_OUT_R_ADDR_WIDTH,C_M_AXI_OUT_R_DATA_WIDTH,C_M_AXI_OUT_R_AWUSER_WIDTH,C_M_AXI_OUT_R_ARUSER_WIDTH,C_M_AXI_OUT_R_WUSER_WIDTH,C_M_AXI_OUT_R_RUSER_WIDTH,C_M_AXI_OUT_R_BUSER_WIDTH,C_M_AXI_OUT_R_TARGET_ADDR,C_M_AXI_OUT_R_USER_VALUE,C_M_AXI_OUT_R_PROT_VALUE,C_M_AXI_OUT_R_CACHE_VALUE>* pid_OUT_r_m_axi_U;
    pid_fadd_32ns_32nbkb<1,5,32,32,32>* pid_fadd_32ns_32nbkb_U1;
    pid_fsub_32ns_32ncud<1,5,32,32,32>* pid_fsub_32ns_32ncud_U2;
    pid_fadd_32ns_32nbkb<1,5,32,32,32>* pid_fadd_32ns_32nbkb_U3;
    pid_fadd_32ns_32nbkb<1,5,32,32,32>* pid_fadd_32ns_32nbkb_U4;
    pid_fmul_32ns_32ndEe<1,4,32,32,32>* pid_fmul_32ns_32ndEe_U5;
    pid_fmul_32ns_32ndEe<1,4,32,32,32>* pid_fmul_32ns_32ndEe_U6;
    pid_fmul_32ns_32ndEe<1,4,32,32,32>* pid_fmul_32ns_32ndEe_U7;
    pid_uitofp_32ns_3eOg<1,6,32,32>* pid_uitofp_32ns_3eOg_U8;
    pid_uitofp_32ns_3eOg<1,6,32,32>* pid_uitofp_32ns_3eOg_U9;
    pid_uitofp_32ns_3eOg<1,6,32,32>* pid_uitofp_32ns_3eOg_U10;
    pid_uitofp_32ns_3eOg<1,6,32,32>* pid_uitofp_32ns_3eOg_U11;
    pid_sitofp_32s_32fYi<1,6,32,32>* pid_sitofp_32s_32fYi_U12;
    pid_fcmp_32ns_32ng8j<1,1,32,32,1>* pid_fcmp_32ns_32ng8j_U13;
    pid_fcmp_32ns_32ng8j<1,1,32,32,1>* pid_fcmp_32ns_32ng8j_U14;
    pid_fcmp_32ns_32ng8j<1,1,32,32,1>* pid_fcmp_32ns_32ng8j_U15;
    pid_fcmp_32ns_32ng8j<1,1,32,32,1>* pid_fcmp_32ns_32ng8j_U16;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<5> > ap_CS_iter0_fsm;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state1;
    sc_signal< sc_lv<6> > ap_CS_iter1_fsm;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state0;
    sc_signal< sc_lv<6> > ap_CS_iter2_fsm;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state0;
    sc_signal< sc_lv<6> > ap_CS_iter3_fsm;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state0;
    sc_signal< sc_lv<6> > ap_CS_iter4_fsm;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state0;
    sc_signal< sc_lv<6> > ap_CS_iter5_fsm;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state0;
    sc_signal< sc_lv<6> > ap_CS_iter6_fsm;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state0;
    sc_signal< sc_lv<3> > ap_CS_iter7_fsm;
    sc_signal< sc_logic > ap_CS_iter7_fsm_state0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state5;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state6;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state7;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state8;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state11;
    sc_signal< bool > ap_block_state10_pp0_stage4_iter1;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state10;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter2;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state12;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter2;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state13;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter2;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter3;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state16;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter2;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state15;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter3;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state17;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter3;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state18;
    sc_signal< bool > ap_block_state19_pp0_stage3_iter3;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter4;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state21;
    sc_signal< bool > ap_block_state20_pp0_stage4_iter3;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state20;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter4;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state22;
    sc_signal< bool > ap_block_state23_pp0_stage2_iter4;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state23;
    sc_signal< bool > ap_block_state24_pp0_stage3_iter4;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter5;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state26;
    sc_signal< bool > ap_block_state25_pp0_stage4_iter4;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state25;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter5;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state27;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter5;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state28;
    sc_signal< sc_logic > OUT_r_AWVALID;
    sc_signal< sc_logic > OUT_r_AWREADY;
    sc_signal< sc_logic > OUT_r_WVALID;
    sc_signal< sc_logic > OUT_r_WREADY;
    sc_signal< sc_lv<16> > OUT_r_WDATA;
    sc_signal< sc_logic > OUT_r_ARREADY;
    sc_signal< sc_logic > OUT_r_RVALID;
    sc_signal< sc_lv<16> > OUT_r_RDATA;
    sc_signal< sc_logic > OUT_r_RLAST;
    sc_signal< sc_lv<1> > OUT_r_RID;
    sc_signal< sc_lv<1> > OUT_r_RUSER;
    sc_signal< sc_lv<2> > OUT_r_RRESP;
    sc_signal< sc_logic > OUT_r_BVALID;
    sc_signal< sc_logic > OUT_r_BREADY;
    sc_signal< sc_lv<2> > OUT_r_BRESP;
    sc_signal< sc_lv<1> > OUT_r_BID;
    sc_signal< sc_lv<1> > OUT_r_BUSER;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter5;
    sc_signal< sc_logic > ap_sig_ioackin_OUT_r_AWREADY;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state29;
    sc_signal< bool > ap_block_state30_pp0_stage4_iter5;
    sc_signal< sc_logic > ap_sig_ioackin_OUT_r_WREADY;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state30;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter6;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state31;
    sc_signal< bool > ap_block_state32_pp0_stage1_iter6;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state32;
    sc_signal< bool > ap_block_state33_pp0_stage2_iter6;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state33;
    sc_signal< bool > ap_block_state34_pp0_stage3_iter6;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state34;
    sc_signal< bool > ap_block_state35_pp0_stage4_iter6;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state35;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state37_pp0_stage1_iter7;
    sc_signal< sc_logic > ap_CS_iter7_fsm_state37;
    sc_signal< sc_lv<2> > rcCmdIn_address0;
    sc_signal< sc_logic > rcCmdIn_ce0;
    sc_signal< sc_lv<16> > rcCmdIn_q0;
    sc_signal< sc_lv<3> > measured_address0;
    sc_signal< sc_logic > measured_ce0;
    sc_signal< sc_lv<16> > measured_q0;
    sc_signal< sc_lv<2> > kp_address0;
    sc_signal< sc_logic > kp_ce0;
    sc_signal< sc_lv<32> > kp_q0;
    sc_signal< sc_lv<1> > kd_address0;
    sc_signal< sc_logic > kd_ce0;
    sc_signal< sc_lv<32> > kd_q0;
    sc_signal< sc_lv<1> > ki_address0;
    sc_signal< sc_logic > ki_ce0;
    sc_signal< sc_lv<32> > ki_q0;
    sc_signal< sc_lv<32> > integral_0;
    sc_signal< sc_lv<32> > last_error_0;
    sc_signal< sc_lv<32> > integral_1;
    sc_signal< sc_lv<32> > last_error_1;
    sc_signal< sc_logic > OUT_r_blk_n_AW;
    sc_signal< sc_logic > OUT_r_blk_n_W;
    sc_signal< sc_logic > OUT_r_blk_n_B;
    sc_signal< sc_lv<32> > grp_fu_324_p2;
    sc_signal< sc_lv<32> > reg_380;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<17> > tmp_2_fu_394_p2;
    sc_signal< sc_lv<17> > tmp_2_reg_1186;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state2;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< sc_lv<32> > tmp_1_fu_400_p1;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state3;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< sc_lv<17> > tmp_21_fu_412_p2;
    sc_signal< sc_lv<17> > tmp_21_reg_1236;
    sc_signal< sc_lv<32> > tmp_51_fu_418_p1;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state4;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< sc_lv<32> > kp_load_2_reg_1276;
    sc_signal< sc_lv<17> > tmp_41_fu_430_p2;
    sc_signal< sc_lv<17> > tmp_41_reg_1281;
    sc_signal< sc_lv<32> > tmp_42_fu_439_p2;
    sc_signal< sc_lv<32> > tmp_42_reg_1286;
    sc_signal< sc_lv<32> > grp_fu_340_p1;
    sc_signal< sc_lv<32> > tmp_9_reg_1291;
    sc_signal< sc_lv<32> > grp_fu_344_p1;
    sc_signal< sc_lv<32> > tmp_10_reg_1296;
    sc_signal< sc_lv<32> > tmp_10_reg_1296_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_348_p1;
    sc_signal< sc_lv<32> > tmp_13_reg_1301;
    sc_signal< sc_lv<32> > tmp_13_reg_1301_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_355_p1;
    sc_signal< sc_lv<32> > tmp_3_reg_1306;
    sc_signal< sc_lv<32> > tmp_28_reg_1314;
    sc_signal< sc_lv<32> > tmp_30_reg_1319;
    sc_signal< sc_lv<32> > tmp_30_reg_1319_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_33_reg_1324;
    sc_signal< sc_lv<32> > tmp_33_reg_1324_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_22_reg_1339;
    sc_signal< sc_lv<8> > loc_V_4_reg_1357;
    sc_signal< sc_lv<23> > loc_V_5_fu_488_p1;
    sc_signal< sc_lv<23> > loc_V_5_reg_1363;
    sc_signal< sc_lv<32> > grp_fu_328_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1368;
    sc_signal< sc_lv<32> > tmp_s_reg_1368_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_Val2_11_fu_585_p3;
    sc_signal< sc_lv<16> > p_Val2_11_reg_1373;
    sc_signal< sc_lv<16> > p_Val2_11_reg_1373_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_Val2_11_reg_1373_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_Val2_11_reg_1373_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Val2_11_reg_1373_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_7_fu_667_p3;
    sc_signal< sc_lv<32> > tmp_7_reg_1378;
    sc_signal< sc_lv<32> > grp_fu_316_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_1383;
    sc_signal< sc_lv<32> > tmp_29_reg_1388;
    sc_signal< sc_lv<32> > tmp_29_reg_1388_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_26_fu_755_p3;
    sc_signal< sc_lv<32> > tmp_26_reg_1393;
    sc_signal< sc_lv<32> > tmp_27_reg_1398;
    sc_signal< sc_lv<32> > grp_fu_332_p2;
    sc_signal< sc_lv<32> > tmp_11_reg_1403;
    sc_signal< sc_lv<32> > grp_fu_336_p2;
    sc_signal< sc_lv<32> > tmp_14_reg_1408;
    sc_signal< sc_lv<32> > tmp_14_reg_1408_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_31_reg_1413;
    sc_signal< sc_lv<32> > tmp_34_reg_1418;
    sc_signal< sc_lv<32> > tmp_34_reg_1418_pp0_iter3_reg;
    sc_signal< sc_lv<32> > grp_fu_320_p2;
    sc_signal< sc_lv<32> > tmp_12_reg_1423;
    sc_signal< sc_lv<32> > tmp_32_reg_1428;
    sc_signal< sc_lv<32> > tmp_15_to_int_fu_769_p1;
    sc_signal< sc_lv<32> > tmp_15_to_int_reg_1433;
    sc_signal< sc_lv<1> > tmp_37_fu_805_p2;
    sc_signal< sc_lv<1> > tmp_37_reg_1438;
    sc_signal< sc_lv<1> > sel_tmp6_fu_823_p2;
    sc_signal< sc_lv<1> > sel_tmp6_reg_1443;
    sc_signal< sc_lv<32> > tmp_35_to_int_fu_829_p1;
    sc_signal< sc_lv<32> > tmp_35_to_int_reg_1449;
    sc_signal< sc_lv<1> > tmp_54_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_54_reg_1454;
    sc_signal< sc_lv<1> > sel_tmp7_fu_883_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_1459;
    sc_signal< sc_lv<16> > p_Val2_3_fu_1017_p3;
    sc_signal< sc_lv<16> > p_Val2_3_reg_1465;
    sc_signal< sc_lv<16> > p_Val2_7_fu_1153_p3;
    sc_signal< sc_lv<16> > p_Val2_7_reg_1470;
    sc_signal< sc_logic > ap_reg_ioackin_OUT_r_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_OUT_r_WREADY;
    sc_signal< sc_lv<32> > grp_fu_312_p0;
    sc_signal< sc_lv<32> > grp_fu_312_p1;
    sc_signal< sc_lv<32> > grp_fu_316_p0;
    sc_signal< sc_lv<32> > grp_fu_316_p1;
    sc_signal< sc_lv<32> > grp_fu_320_p0;
    sc_signal< sc_lv<32> > grp_fu_320_p1;
    sc_signal< sc_lv<32> > grp_fu_324_p0;
    sc_signal< sc_lv<32> > grp_fu_324_p1;
    sc_signal< sc_lv<32> > grp_fu_328_p0;
    sc_signal< sc_lv<32> > grp_fu_328_p1;
    sc_signal< sc_lv<32> > grp_fu_332_p0;
    sc_signal< sc_lv<32> > grp_fu_332_p1;
    sc_signal< sc_lv<32> > grp_fu_336_p0;
    sc_signal< sc_lv<32> > grp_fu_336_p1;
    sc_signal< sc_lv<32> > grp_fu_355_p0;
    sc_signal< sc_lv<32> > grp_fu_312_p2;
    sc_signal< sc_lv<17> > tmp_cast_fu_386_p1;
    sc_signal< sc_lv<17> > tmp_1_cast_fu_390_p1;
    sc_signal< sc_lv<17> > tmp_19_cast_fu_404_p1;
    sc_signal< sc_lv<17> > tmp_20_cast_fu_408_p1;
    sc_signal< sc_lv<17> > tmp_39_cast_fu_422_p1;
    sc_signal< sc_lv<17> > tmp_40_cast_fu_426_p1;
    sc_signal< sc_lv<17> > tmp_42_fu_439_p0;
    sc_signal< sc_lv<32> > grp_fu_352_p1;
    sc_signal< sc_lv<32> > p_Val2_8_fu_474_p1;
    sc_signal< sc_lv<25> > tmp_47_i_i_i2_fu_492_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i2_cast_fu_505_p1;
    sc_signal< sc_lv<9> > sh_assign_4_fu_508_p2;
    sc_signal< sc_lv<8> > tmp_48_i_i_i2_fu_522_p2;
    sc_signal< sc_lv<1> > isNeg_2_fu_514_p3;
    sc_signal< sc_lv<9> > tmp_48_i_i_i2_cast_fu_527_p1;
    sc_signal< sc_lv<9> > sh_assign_5_fu_531_p3;
    sc_signal< sc_lv<32> > sh_assign_5_cast_fu_539_p1;
    sc_signal< sc_lv<25> > sh_assign_5_cast_cas_fu_543_p1;
    sc_signal< sc_lv<63> > tmp_47_i_i_i2_cast1_fu_501_p1;
    sc_signal< sc_lv<63> > tmp_49_i_i_i2_fu_547_p1;
    sc_signal< sc_lv<25> > tmp_50_i_i_i2_fu_551_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_563_p3;
    sc_signal< sc_lv<63> > tmp_51_i_i_i2_fu_557_p2;
    sc_signal< sc_lv<16> > tmp_67_fu_571_p1;
    sc_signal< sc_lv<16> > tmp_68_fu_575_p4;
    sc_signal< sc_lv<32> > tmp_4_to_int_fu_593_p1;
    sc_signal< sc_lv<8> > tmp_fu_597_p4;
    sc_signal< sc_lv<23> > tmp_24_fu_607_p1;
    sc_signal< sc_lv<1> > notrhs_fu_617_p2;
    sc_signal< sc_lv<1> > notlhs_fu_611_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_623_p2;
    sc_signal< sc_lv<1> > grp_fu_358_p2;
    sc_signal< sc_lv<1> > grp_fu_364_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_635_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_641_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_647_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_661_p2;
    sc_signal< sc_lv<32> > sel_tmp_fu_653_p3;
    sc_signal< sc_lv<32> > tmp_23_to_int_fu_681_p1;
    sc_signal< sc_lv<8> > tmp_40_fu_685_p4;
    sc_signal< sc_lv<23> > tmp_59_fu_695_p1;
    sc_signal< sc_lv<1> > notrhs4_fu_705_p2;
    sc_signal< sc_lv<1> > notlhs4_fu_699_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_717_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_723_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_729_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_735_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_749_p2;
    sc_signal< sc_lv<32> > sel_tmp8_fu_741_p3;
    sc_signal< sc_lv<8> > tmp_20_fu_773_p4;
    sc_signal< sc_lv<23> > tmp_43_fu_783_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_793_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_787_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_799_p2;
    sc_signal< sc_lv<1> > grp_fu_370_p2;
    sc_signal< sc_lv<1> > grp_fu_375_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_811_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_817_p2;
    sc_signal< sc_lv<8> > tmp_50_fu_833_p4;
    sc_signal< sc_lv<23> > tmp_64_fu_843_p1;
    sc_signal< sc_lv<1> > notrhs6_fu_853_p2;
    sc_signal< sc_lv<1> > notlhs6_fu_847_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_859_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_871_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_877_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_896_p2;
    sc_signal< sc_lv<32> > tmp_57_fu_889_p3;
    sc_signal< sc_lv<32> > p_Val2_s_fu_900_p3;
    sc_signal< sc_lv<23> > loc_V_1_fu_917_p1;
    sc_signal< sc_lv<25> > tmp_47_i_i_i_fu_921_p4;
    sc_signal< sc_lv<8> > loc_V_fu_907_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast_fu_935_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_939_p2;
    sc_signal< sc_lv<8> > tmp_48_i_i_i_fu_953_p2;
    sc_signal< sc_lv<1> > isNeg_fu_945_p3;
    sc_signal< sc_lv<9> > tmp_48_i_i_i_cast_fu_959_p1;
    sc_signal< sc_lv<9> > sh_assign_1_fu_963_p3;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_971_p1;
    sc_signal< sc_lv<25> > sh_assign_1_cast_cas_fu_975_p1;
    sc_signal< sc_lv<63> > tmp_47_i_i_i_cast1_fu_931_p1;
    sc_signal< sc_lv<63> > tmp_49_i_i_i_fu_979_p1;
    sc_signal< sc_lv<25> > tmp_50_i_i_i_fu_983_p2;
    sc_signal< sc_lv<1> > tmp_71_fu_995_p3;
    sc_signal< sc_lv<63> > tmp_51_i_i_i_fu_989_p2;
    sc_signal< sc_lv<16> > tmp_60_fu_1003_p1;
    sc_signal< sc_lv<16> > tmp_61_fu_1007_p4;
    sc_signal< sc_lv<1> > tmp_63_fu_1032_p2;
    sc_signal< sc_lv<32> > tmp_62_fu_1025_p3;
    sc_signal< sc_lv<32> > p_Val2_4_fu_1036_p3;
    sc_signal< sc_lv<23> > loc_V_3_fu_1053_p1;
    sc_signal< sc_lv<25> > tmp_47_i_i_i1_fu_1057_p4;
    sc_signal< sc_lv<8> > loc_V_2_fu_1043_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i1_cast_fu_1071_p1;
    sc_signal< sc_lv<9> > sh_assign_2_fu_1075_p2;
    sc_signal< sc_lv<8> > tmp_48_i_i_i1_fu_1089_p2;
    sc_signal< sc_lv<1> > isNeg_1_fu_1081_p3;
    sc_signal< sc_lv<9> > tmp_48_i_i_i1_cast_fu_1095_p1;
    sc_signal< sc_lv<9> > sh_assign_3_fu_1099_p3;
    sc_signal< sc_lv<32> > sh_assign_3_cast_fu_1107_p1;
    sc_signal< sc_lv<25> > sh_assign_3_cast_cas_fu_1111_p1;
    sc_signal< sc_lv<63> > tmp_47_i_i_i1_cast1_fu_1067_p1;
    sc_signal< sc_lv<63> > tmp_49_i_i_i1_fu_1115_p1;
    sc_signal< sc_lv<25> > tmp_50_i_i_i1_fu_1119_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_1131_p3;
    sc_signal< sc_lv<63> > tmp_51_i_i_i1_fu_1125_p2;
    sc_signal< sc_lv<16> > tmp_65_fu_1139_p1;
    sc_signal< sc_lv<16> > tmp_66_fu_1143_p4;
    sc_signal< sc_logic > grp_fu_312_ce;
    sc_signal< sc_logic > grp_fu_316_ce;
    sc_signal< sc_logic > grp_fu_320_ce;
    sc_signal< sc_logic > grp_fu_324_ce;
    sc_signal< sc_logic > grp_fu_328_ce;
    sc_signal< sc_logic > grp_fu_332_ce;
    sc_signal< sc_logic > grp_fu_336_ce;
    sc_signal< sc_logic > grp_fu_340_ce;
    sc_signal< sc_logic > grp_fu_344_ce;
    sc_signal< sc_logic > grp_fu_348_ce;
    sc_signal< sc_logic > grp_fu_352_ce;
    sc_signal< sc_logic > grp_fu_355_ce;
    sc_signal< sc_lv<5> > ap_NS_iter0_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter1_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter2_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter3_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter4_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter5_fsm;
    sc_signal< sc_lv<6> > ap_NS_iter6_fsm;
    sc_signal< sc_lv<3> > ap_NS_iter7_fsm;
    sc_signal< bool > ap_condition_1643;
    sc_signal< bool > ap_condition_1646;
    sc_signal< bool > ap_condition_880;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_iter0_fsm_state1;
    static const sc_lv<5> ap_ST_iter0_fsm_state2;
    static const sc_lv<5> ap_ST_iter0_fsm_state3;
    static const sc_lv<5> ap_ST_iter0_fsm_state4;
    static const sc_lv<5> ap_ST_iter0_fsm_state5;
    static const sc_lv<6> ap_ST_iter1_fsm_state6;
    static const sc_lv<6> ap_ST_iter1_fsm_state7;
    static const sc_lv<6> ap_ST_iter1_fsm_state8;
    static const sc_lv<6> ap_ST_iter1_fsm_state9;
    static const sc_lv<6> ap_ST_iter1_fsm_state10;
    static const sc_lv<6> ap_ST_iter2_fsm_state11;
    static const sc_lv<6> ap_ST_iter2_fsm_state12;
    static const sc_lv<6> ap_ST_iter2_fsm_state13;
    static const sc_lv<6> ap_ST_iter2_fsm_state14;
    static const sc_lv<6> ap_ST_iter2_fsm_state15;
    static const sc_lv<6> ap_ST_iter3_fsm_state16;
    static const sc_lv<6> ap_ST_iter3_fsm_state17;
    static const sc_lv<6> ap_ST_iter3_fsm_state18;
    static const sc_lv<6> ap_ST_iter3_fsm_state19;
    static const sc_lv<6> ap_ST_iter3_fsm_state20;
    static const sc_lv<6> ap_ST_iter4_fsm_state21;
    static const sc_lv<6> ap_ST_iter4_fsm_state22;
    static const sc_lv<6> ap_ST_iter4_fsm_state23;
    static const sc_lv<6> ap_ST_iter4_fsm_state24;
    static const sc_lv<6> ap_ST_iter4_fsm_state25;
    static const sc_lv<6> ap_ST_iter5_fsm_state26;
    static const sc_lv<6> ap_ST_iter5_fsm_state27;
    static const sc_lv<6> ap_ST_iter5_fsm_state28;
    static const sc_lv<6> ap_ST_iter5_fsm_state29;
    static const sc_lv<6> ap_ST_iter5_fsm_state30;
    static const sc_lv<6> ap_ST_iter6_fsm_state31;
    static const sc_lv<6> ap_ST_iter6_fsm_state32;
    static const sc_lv<6> ap_ST_iter6_fsm_state33;
    static const sc_lv<6> ap_ST_iter6_fsm_state34;
    static const sc_lv<6> ap_ST_iter6_fsm_state35;
    static const sc_lv<3> ap_ST_iter7_fsm_state36;
    static const sc_lv<3> ap_ST_iter7_fsm_state37;
    static const sc_lv<6> ap_ST_iter1_fsm_state0;
    static const sc_lv<6> ap_ST_iter2_fsm_state0;
    static const sc_lv<6> ap_ST_iter3_fsm_state0;
    static const sc_lv<6> ap_ST_iter4_fsm_state0;
    static const sc_lv<6> ap_ST_iter5_fsm_state0;
    static const sc_lv<6> ap_ST_iter6_fsm_state0;
    static const sc_lv<3> ap_ST_iter7_fsm_state0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_OUT_R_TARGET_ADDR;
    static const int C_M_AXI_OUT_R_USER_VALUE;
    static const int C_M_AXI_OUT_R_PROT_VALUE;
    static const int C_M_AXI_OUT_R_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_C2C80000;
    static const sc_lv<32> ap_const_lv32_42C80000;
    static const sc_lv<32> ap_const_lv32_BF800000;
    static const sc_lv<32> ap_const_lv32_3F7FBE77;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const12();
    void thread_ap_clk_no_reset_();
    void thread_OUT_r_AWVALID();
    void thread_OUT_r_BREADY();
    void thread_OUT_r_WDATA();
    void thread_OUT_r_WVALID();
    void thread_OUT_r_blk_n_AW();
    void thread_OUT_r_blk_n_B();
    void thread_OUT_r_blk_n_W();
    void thread_ap_CS_iter0_fsm_state1();
    void thread_ap_CS_iter0_fsm_state2();
    void thread_ap_CS_iter0_fsm_state3();
    void thread_ap_CS_iter0_fsm_state4();
    void thread_ap_CS_iter0_fsm_state5();
    void thread_ap_CS_iter1_fsm_state0();
    void thread_ap_CS_iter1_fsm_state10();
    void thread_ap_CS_iter1_fsm_state6();
    void thread_ap_CS_iter1_fsm_state7();
    void thread_ap_CS_iter1_fsm_state8();
    void thread_ap_CS_iter1_fsm_state9();
    void thread_ap_CS_iter2_fsm_state0();
    void thread_ap_CS_iter2_fsm_state11();
    void thread_ap_CS_iter2_fsm_state12();
    void thread_ap_CS_iter2_fsm_state13();
    void thread_ap_CS_iter2_fsm_state14();
    void thread_ap_CS_iter2_fsm_state15();
    void thread_ap_CS_iter3_fsm_state0();
    void thread_ap_CS_iter3_fsm_state16();
    void thread_ap_CS_iter3_fsm_state17();
    void thread_ap_CS_iter3_fsm_state18();
    void thread_ap_CS_iter3_fsm_state19();
    void thread_ap_CS_iter3_fsm_state20();
    void thread_ap_CS_iter4_fsm_state0();
    void thread_ap_CS_iter4_fsm_state21();
    void thread_ap_CS_iter4_fsm_state22();
    void thread_ap_CS_iter4_fsm_state23();
    void thread_ap_CS_iter4_fsm_state24();
    void thread_ap_CS_iter4_fsm_state25();
    void thread_ap_CS_iter5_fsm_state0();
    void thread_ap_CS_iter5_fsm_state26();
    void thread_ap_CS_iter5_fsm_state27();
    void thread_ap_CS_iter5_fsm_state28();
    void thread_ap_CS_iter5_fsm_state29();
    void thread_ap_CS_iter5_fsm_state30();
    void thread_ap_CS_iter6_fsm_state0();
    void thread_ap_CS_iter6_fsm_state31();
    void thread_ap_CS_iter6_fsm_state32();
    void thread_ap_CS_iter6_fsm_state33();
    void thread_ap_CS_iter6_fsm_state34();
    void thread_ap_CS_iter6_fsm_state35();
    void thread_ap_CS_iter7_fsm_state0();
    void thread_ap_CS_iter7_fsm_state37();
    void thread_ap_block_state10_pp0_stage4_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage1_iter2();
    void thread_ap_block_state13_pp0_stage2_iter2();
    void thread_ap_block_state14_pp0_stage3_iter2();
    void thread_ap_block_state15_pp0_stage4_iter2();
    void thread_ap_block_state16_pp0_stage0_iter3();
    void thread_ap_block_state17_pp0_stage1_iter3();
    void thread_ap_block_state18_pp0_stage2_iter3();
    void thread_ap_block_state19_pp0_stage3_iter3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage4_iter3();
    void thread_ap_block_state21_pp0_stage0_iter4();
    void thread_ap_block_state22_pp0_stage1_iter4();
    void thread_ap_block_state23_pp0_stage2_iter4();
    void thread_ap_block_state24_pp0_stage3_iter4();
    void thread_ap_block_state25_pp0_stage4_iter4();
    void thread_ap_block_state26_pp0_stage0_iter5();
    void thread_ap_block_state27_pp0_stage1_iter5();
    void thread_ap_block_state28_pp0_stage2_iter5();
    void thread_ap_block_state29_pp0_stage3_iter5();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state30_pp0_stage4_iter5();
    void thread_ap_block_state31_pp0_stage0_iter6();
    void thread_ap_block_state32_pp0_stage1_iter6();
    void thread_ap_block_state33_pp0_stage2_iter6();
    void thread_ap_block_state34_pp0_stage3_iter6();
    void thread_ap_block_state35_pp0_stage4_iter6();
    void thread_ap_block_state36_pp0_stage0_iter7();
    void thread_ap_block_state37_pp0_stage1_iter7();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_1643();
    void thread_ap_condition_1646();
    void thread_ap_condition_880();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_OUT_r_AWREADY();
    void thread_ap_sig_ioackin_OUT_r_WREADY();
    void thread_grp_fu_312_ce();
    void thread_grp_fu_312_p0();
    void thread_grp_fu_312_p1();
    void thread_grp_fu_316_ce();
    void thread_grp_fu_316_p0();
    void thread_grp_fu_316_p1();
    void thread_grp_fu_320_ce();
    void thread_grp_fu_320_p0();
    void thread_grp_fu_320_p1();
    void thread_grp_fu_324_ce();
    void thread_grp_fu_324_p0();
    void thread_grp_fu_324_p1();
    void thread_grp_fu_328_ce();
    void thread_grp_fu_328_p0();
    void thread_grp_fu_328_p1();
    void thread_grp_fu_332_ce();
    void thread_grp_fu_332_p0();
    void thread_grp_fu_332_p1();
    void thread_grp_fu_336_ce();
    void thread_grp_fu_336_p0();
    void thread_grp_fu_336_p1();
    void thread_grp_fu_340_ce();
    void thread_grp_fu_344_ce();
    void thread_grp_fu_348_ce();
    void thread_grp_fu_352_ce();
    void thread_grp_fu_355_ce();
    void thread_grp_fu_355_p0();
    void thread_isNeg_1_fu_1081_p3();
    void thread_isNeg_2_fu_514_p3();
    void thread_isNeg_fu_945_p3();
    void thread_kd_address0();
    void thread_kd_ce0();
    void thread_ki_address0();
    void thread_ki_ce0();
    void thread_kp_address0();
    void thread_kp_ce0();
    void thread_loc_V_1_fu_917_p1();
    void thread_loc_V_2_fu_1043_p4();
    void thread_loc_V_3_fu_1053_p1();
    void thread_loc_V_5_fu_488_p1();
    void thread_loc_V_fu_907_p4();
    void thread_measured_address0();
    void thread_measured_ce0();
    void thread_notlhs2_fu_787_p2();
    void thread_notlhs4_fu_699_p2();
    void thread_notlhs6_fu_847_p2();
    void thread_notlhs_fu_611_p2();
    void thread_notrhs2_fu_793_p2();
    void thread_notrhs4_fu_705_p2();
    void thread_notrhs6_fu_853_p2();
    void thread_notrhs_fu_617_p2();
    void thread_p_Val2_11_fu_585_p3();
    void thread_p_Val2_3_fu_1017_p3();
    void thread_p_Val2_4_fu_1036_p3();
    void thread_p_Val2_7_fu_1153_p3();
    void thread_p_Val2_8_fu_474_p1();
    void thread_p_Val2_s_fu_900_p3();
    void thread_rcCmdIn_address0();
    void thread_rcCmdIn_ce0();
    void thread_sel_tmp1_fu_641_p2();
    void thread_sel_tmp2_fu_647_p2();
    void thread_sel_tmp3_fu_735_p2();
    void thread_sel_tmp4_fu_877_p2();
    void thread_sel_tmp5_fu_817_p2();
    void thread_sel_tmp6_fu_823_p2();
    void thread_sel_tmp7_fu_883_p2();
    void thread_sel_tmp8_fu_741_p3();
    void thread_sel_tmp9_fu_729_p2();
    void thread_sel_tmp_fu_653_p3();
    void thread_sh_assign_1_cast_cas_fu_975_p1();
    void thread_sh_assign_1_cast_fu_971_p1();
    void thread_sh_assign_1_fu_963_p3();
    void thread_sh_assign_2_fu_1075_p2();
    void thread_sh_assign_3_cast_cas_fu_1111_p1();
    void thread_sh_assign_3_cast_fu_1107_p1();
    void thread_sh_assign_3_fu_1099_p3();
    void thread_sh_assign_4_fu_508_p2();
    void thread_sh_assign_5_cast_cas_fu_543_p1();
    void thread_sh_assign_5_cast_fu_539_p1();
    void thread_sh_assign_5_fu_531_p3();
    void thread_sh_assign_fu_939_p2();
    void thread_tmp_15_to_int_fu_769_p1();
    void thread_tmp_16_fu_629_p2();
    void thread_tmp_18_fu_635_p2();
    void thread_tmp_19_cast_fu_404_p1();
    void thread_tmp_19_fu_661_p2();
    void thread_tmp_1_cast_fu_390_p1();
    void thread_tmp_1_fu_400_p1();
    void thread_tmp_20_cast_fu_408_p1();
    void thread_tmp_20_fu_773_p4();
    void thread_tmp_21_fu_412_p2();
    void thread_tmp_23_to_int_fu_681_p1();
    void thread_tmp_24_fu_607_p1();
    void thread_tmp_25_fu_799_p2();
    void thread_tmp_26_fu_755_p3();
    void thread_tmp_2_fu_394_p2();
    void thread_tmp_35_to_int_fu_829_p1();
    void thread_tmp_37_fu_805_p2();
    void thread_tmp_39_cast_fu_422_p1();
    void thread_tmp_39_fu_811_p2();
    void thread_tmp_40_cast_fu_426_p1();
    void thread_tmp_40_fu_685_p4();
    void thread_tmp_41_fu_430_p2();
    void thread_tmp_42_fu_439_p0();
    void thread_tmp_42_fu_439_p2();
    void thread_tmp_43_fu_783_p1();
    void thread_tmp_44_fu_711_p2();
    void thread_tmp_46_fu_717_p2();
    void thread_tmp_47_i_i_i1_cast1_fu_1067_p1();
    void thread_tmp_47_i_i_i1_fu_1057_p4();
    void thread_tmp_47_i_i_i2_cast1_fu_501_p1();
    void thread_tmp_47_i_i_i2_fu_492_p4();
    void thread_tmp_47_i_i_i_cast1_fu_931_p1();
    void thread_tmp_47_i_i_i_fu_921_p4();
    void thread_tmp_48_fu_723_p2();
    void thread_tmp_48_i_i_i1_cast_fu_1095_p1();
    void thread_tmp_48_i_i_i1_fu_1089_p2();
    void thread_tmp_48_i_i_i2_cast_fu_527_p1();
    void thread_tmp_48_i_i_i2_fu_522_p2();
    void thread_tmp_48_i_i_i_cast_fu_959_p1();
    void thread_tmp_48_i_i_i_fu_953_p2();
    void thread_tmp_49_fu_749_p2();
    void thread_tmp_49_i_i_i1_fu_1115_p1();
    void thread_tmp_49_i_i_i2_fu_547_p1();
    void thread_tmp_49_i_i_i_fu_979_p1();
    void thread_tmp_4_to_int_fu_593_p1();
    void thread_tmp_50_fu_833_p4();
    void thread_tmp_50_i_i_i1_fu_1119_p2();
    void thread_tmp_50_i_i_i2_fu_551_p2();
    void thread_tmp_50_i_i_i_fu_983_p2();
    void thread_tmp_51_fu_418_p1();
    void thread_tmp_51_i_i_i1_fu_1125_p2();
    void thread_tmp_51_i_i_i2_fu_557_p2();
    void thread_tmp_51_i_i_i_fu_989_p2();
    void thread_tmp_52_fu_859_p2();
    void thread_tmp_54_fu_865_p2();
    void thread_tmp_56_fu_871_p2();
    void thread_tmp_57_fu_889_p3();
    void thread_tmp_58_fu_896_p2();
    void thread_tmp_59_fu_695_p1();
    void thread_tmp_5_fu_623_p2();
    void thread_tmp_60_fu_1003_p1();
    void thread_tmp_61_fu_1007_p4();
    void thread_tmp_62_fu_1025_p3();
    void thread_tmp_63_fu_1032_p2();
    void thread_tmp_64_fu_843_p1();
    void thread_tmp_65_fu_1139_p1();
    void thread_tmp_66_fu_1143_p4();
    void thread_tmp_67_fu_571_p1();
    void thread_tmp_68_fu_575_p4();
    void thread_tmp_71_fu_995_p3();
    void thread_tmp_74_fu_1131_p3();
    void thread_tmp_77_fu_563_p3();
    void thread_tmp_7_fu_667_p3();
    void thread_tmp_cast_fu_386_p1();
    void thread_tmp_fu_597_p4();
    void thread_tmp_i_i_i_i1_cast_fu_1071_p1();
    void thread_tmp_i_i_i_i2_cast_fu_505_p1();
    void thread_tmp_i_i_i_i_cast_fu_935_p1();
    void thread_ap_NS_iter0_fsm();
    void thread_ap_NS_iter1_fsm();
    void thread_ap_NS_iter2_fsm();
    void thread_ap_NS_iter3_fsm();
    void thread_ap_NS_iter4_fsm();
    void thread_ap_NS_iter5_fsm();
    void thread_ap_NS_iter6_fsm();
    void thread_ap_NS_iter7_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
