- ğŸ‘‹ Hi, Iâ€™m @PAMARTHI SAI SNEHA
- ğŸ‘€ Iâ€™m interested in ...Digital Design and Verification Engineer
- ğŸŒ± Iâ€™m currently learning ...Digital Electronics, Verilog, System Verilog, UVM.
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...Verification roles
- ğŸ“« How to reach me ...Let's connect professionally!----------linkedin.com/in/pamarthi-sai-sneha

- âš¡ Fun fact: ... always excited about finding creative solutions to complex problems, and in my downtime, I love experimenting with new technologies:)

<!---Sharing knowledge and learning with others passionate about HDL-based design and verification techniques.
pamarthisaiSneha/pamarthisaiSneha is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
