/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Thu Sep  6 08:19:02 2018
 */


/dts-v1/;
/include/ "zynq-7000.dtsi"
/include/ "pl.dtsi"
/include/ "pcw.dtsi"
/ {
	chosen {
		bootargs = "root=/dev/ram rw earlycon";
		stdout-path = "serial0:115200n8";
	};
	aliases {
		ethernet1 = &axi_ethernet1;
		ethernet2 = &axi_ethernet2;
		ethernet0 = &gem0;
		serial0 = &uart0;
		serial1 = &uart1;
	};
	memory {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};
};
