// Seed: 3338885855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  specify
    specparam id_9 = id_6;
  endspecify
endmodule
module module_1 #(
    parameter id_0 = 32'd79
) (
    input  wire  _id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  tri1  id_3
    , id_7,
    output logic id_4,
    output wand  id_5
);
  reg [{  1  {  id_0  }  } : 1] id_8;
  initial begin : LABEL_0
    id_8 <= id_1;
    id_4 <= id_0;
    id_7 <= $realtime;
    $clog2(78);
    ;
  end
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  always @(posedge 1) begin : LABEL_1
    id_7 <= -1;
    id_10(-1);
    $clog2(59);
    ;
  end
endmodule
