OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: fft_dit
[INFO ODB-0130]     Created 534 pins.
[INFO ODB-0131]     Created 14106 components and 72994 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 45938 connections.
[INFO ODB-0133]     Created 8698 nets and 27056 connections.
[INFO ODB-0134] Finished DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/floorplan/6-pdn.def
[INFO]: Setting RC values...
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 594320 587520
[INFO GPL-0006] NumInstances: 14106
[INFO GPL-0007] NumPlaceInstances: 8439
[INFO GPL-0008] NumFixedInstances: 5667
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 8698
[INFO GPL-0011] NumPins: 27588
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 600000 600000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 594320 587520
[INFO GPL-0016] CoreArea: 339525632000
[INFO GPL-0017] NonPlaceInstsArea: 8151568000
[INFO GPL-0018] PlaceInstsArea: 88457337600
[INFO GPL-0019] Util(%): 26.69
[INFO GPL-0020] StdInstsArea: 88457337600
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00010863 HPWL: 392503490
[InitialPlace]  Iter: 2 CG residual: 0.00002642 HPWL: 319812238
[InitialPlace]  Iter: 3 CG residual: 0.00000205 HPWL: 320374863
[InitialPlace]  Iter: 4 CG residual: 0.00000699 HPWL: 320626737
[InitialPlace]  Iter: 5 CG residual: 0.00001098 HPWL: 320548197
[InitialPlace]  Iter: 6 CG residual: 0.00001260 HPWL: 320531548
[InitialPlace]  Iter: 7 CG residual: 0.00000948 HPWL: 320436639
[INFO GPL-0031] FillerInit: NumGCells: 14519
[INFO GPL-0032] FillerInit: NumGNets: 8698
[INFO GPL-0033] FillerInit: NumGPins: 27588
[INFO GPL-0023] TargetDensity: 0.45
[INFO GPL-0024] AveragePlaceInstArea: 10481969
[INFO GPL-0025] IdealBinArea: 23293266
[INFO GPL-0026] IdealBinCnt: 14576
[INFO GPL-0027] TotalBinArea: 339525632000
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 9200 9010
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter: 1 overflow: 0.915343 HPWL: 313693517
[INFO GPL-0100] worst slack 1.4e-08
[INFO GPL-0103] Weighted 870 nets.
[NesterovSolve] Iter: 10 overflow: 0.70411 HPWL: 363682371
[NesterovSolve] Iter: 20 overflow: 0.684379 HPWL: 366383637
[NesterovSolve] Iter: 30 overflow: 0.685309 HPWL: 366836611
[NesterovSolve] Iter: 40 overflow: 0.683834 HPWL: 366867533
[NesterovSolve] Iter: 50 overflow: 0.683708 HPWL: 366358650
[NesterovSolve] Iter: 60 overflow: 0.684665 HPWL: 366002265
[NesterovSolve] Iter: 70 overflow: 0.684956 HPWL: 365989487
[NesterovSolve] Iter: 80 overflow: 0.684906 HPWL: 366168433
[NesterovSolve] Iter: 90 overflow: 0.684645 HPWL: 366311584
[NesterovSolve] Iter: 100 overflow: 0.684377 HPWL: 366340102
[NesterovSolve] Iter: 110 overflow: 0.684155 HPWL: 366339243
[NesterovSolve] Iter: 120 overflow: 0.683802 HPWL: 366394587
[NesterovSolve] Iter: 130 overflow: 0.683371 HPWL: 366563369
[NesterovSolve] Iter: 140 overflow: 0.682784 HPWL: 366885358
[NesterovSolve] Iter: 150 overflow: 0.681773 HPWL: 367398317
[NesterovSolve] Iter: 160 overflow: 0.680228 HPWL: 368264762
[NesterovSolve] Iter: 170 overflow: 0.677511 HPWL: 369669944
[NesterovSolve] Iter: 180 overflow: 0.67377 HPWL: 371881648
[NesterovSolve] Iter: 190 overflow: 0.667479 HPWL: 375654692
[NesterovSolve] Iter: 200 overflow: 0.659283 HPWL: 380141188
[NesterovSolve] Iter: 210 overflow: 0.646095 HPWL: 384532092
[INFO GPL-0100] worst slack 1.44e-08
[INFO GPL-0103] Weighted 870 nets.
[NesterovSolve] Iter: 220 overflow: 0.62721 HPWL: 387760865
[NesterovSolve] Iter: 230 overflow: 0.604503 HPWL: 392439028
[NesterovSolve] Snapshot saved at iter = 231
[NesterovSolve] Iter: 240 overflow: 0.565982 HPWL: 395267176
[NesterovSolve] Iter: 250 overflow: 0.52069 HPWL: 396075657
[INFO GPL-0100] worst slack 1.46e-08
[INFO GPL-0103] Weighted 870 nets.
[NesterovSolve] Iter: 260 overflow: 0.462972 HPWL: 396559378
[NesterovSolve] Iter: 270 overflow: 0.409466 HPWL: 391099602
[NesterovSolve] Iter: 280 overflow: 0.378611 HPWL: 393753398
[NesterovSolve] Iter: 290 overflow: 0.333533 HPWL: 391829276
[NesterovSolve] Iter: 300 overflow: 0.308353 HPWL: 389762644
[INFO GPL-0100] worst slack 1.46e-08
[INFO GPL-0103] Weighted 869 nets.
[NesterovSolve] Iter: 310 overflow: 0.275766 HPWL: 387276428
[NesterovSolve] Iter: 320 overflow: 0.251051 HPWL: 386465833
[NesterovSolve] Iter: 330 overflow: 0.227218 HPWL: 386224521
[INFO GPL-0100] worst slack 1.47e-08
[INFO GPL-0103] Weighted 869 nets.
[NesterovSolve] Iter: 340 overflow: 0.201779 HPWL: 385674876
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 86 86
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 7396
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1.0
[INFO GPL-0067] 1.0%RC: 0.9949074061932387
[INFO GPL-0068] 2.0%RC: 0.9590277680092387
[INFO GPL-0069] 5.0%RC: 0.8837662372938556
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 0.9974537
[NesterovSolve] Iter: 350 overflow: 0.182064 HPWL: 384952265
[NesterovSolve] Iter: 360 overflow: 0.158681 HPWL: 384486133
[INFO GPL-0100] worst slack 1.47e-08
[INFO GPL-0103] Weighted 870 nets.
[NesterovSolve] Iter: 370 overflow: 0.141113 HPWL: 384135178
[NesterovSolve] Iter: 380 overflow: 0.121514 HPWL: 384019845
[NesterovSolve] Iter: 390 overflow: 0.106183 HPWL: 383974040
[NesterovSolve] Finished with Overflow: 0.099989
###############################################################################
# Created by write_sdc
# Fri Aug 22 00:24:48 2025
###############################################################################
current_design fft_dit
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty -setup 0.2000 clk
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {finish}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {finish}]
set_load -pin_load 0.0334 [get_ports {y_i_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 52.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15809_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.29    5.30 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.31 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.51    5.82 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.82 v _14889_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.13    5.95 ^ _14889_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01579_ (net)
                  0.09    0.00    5.95 ^ _15809_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  5.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15809_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15806_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.29    5.30 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.31 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.51    5.82 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.82 v _14886_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.13    5.95 ^ _14886_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01576_ (net)
                  0.09    0.00    5.95 ^ _15806_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  5.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15806_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15803_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.29    5.30 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.31 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.51    5.82 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.82 v _14883_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.13    5.95 ^ _14883_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01573_ (net)
                  0.09    0.00    5.95 ^ _15803_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  5.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15803_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15805_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.29    5.30 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.31 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.51    5.82 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.82 v _14885_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.13    5.95 ^ _14885_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01575_ (net)
                  0.09    0.00    5.95 ^ _15805_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  5.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15805_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15804_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.29    5.30 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.31 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.51    5.82 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.82 v _14884_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.13    5.95 ^ _14884_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01574_ (net)
                  0.09    0.00    5.95 ^ _15804_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  5.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15804_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _15557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15557_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.35    0.35 ^ _15557_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           finish_pipe[0] (net)
                  0.04    0.00    0.35 ^ _15558_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.35    0.35 ^ _15558_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           finish_pipe[1] (net)
                  0.04    0.00    0.35 ^ _15559_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.35    0.35 ^ _15559_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           finish_pipe[2] (net)
                  0.04    0.00    0.35 ^ _15560_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15560_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _15477_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15477_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.43    0.43 ^ _15477_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           stg1_i_2[0] (net)
                  0.13    0.00    0.43 ^ _07914_/B (sky130_fd_sc_hd__xor2_2)
                  0.03    0.07    0.50 v _07914_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00102_ (net)
                  0.03    0.00    0.50 v _15218_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15218_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _15397_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15119_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15397_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.14    0.44    0.44 ^ _15397_/Q (sky130_fd_sc_hd__dfrtp_2)
     6    0.03                           stg1_r_5[0] (net)
                  0.14    0.00    0.44 ^ _07915_/A (sky130_fd_sc_hd__xor2_2)
                  0.03    0.07    0.52 v _07915_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00594_ (net)
                  0.03    0.00    0.52 v _15119_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15119_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _14934_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.75 v _13965_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.19    6.94 ^ _13965_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00704_ (net)
                  0.13    0.00    6.94 ^ _14934_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14934_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.08   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _14936_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.75 v _13967_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.19    6.94 ^ _13967_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00706_ (net)
                  0.13    0.00    6.94 ^ _14936_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14936_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.09   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _14933_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.75 v _13964_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.19    6.94 ^ _13964_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00703_ (net)
                  0.13    0.00    6.94 ^ _14933_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14933_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.09   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _14946_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.74 v _13977_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.20    6.94 ^ _13977_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00716_ (net)
                  0.13    0.00    6.94 ^ _14946_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14946_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.09   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _14937_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.75 v _13968_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.19    6.94 ^ _13968_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00707_ (net)
                  0.13    0.00    6.94 ^ _14937_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14937_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.09   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _12987_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.05    0.38    6.74 v _12987_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _06514_ (net)
                  0.05    0.00    6.74 v _12990_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.40    7.14 v _12990_/X (sky130_fd_sc_hd__a211o_2)
     3    0.02                           _06517_ (net)
                  0.08    0.00    7.14 v _13132_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    7.37 v _13132_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _06658_ (net)
                  0.06    0.00    7.37 v _13133_/B (sky130_fd_sc_hd__xor2_2)
                  0.36    0.33    7.71 ^ _13133_/X (sky130_fd_sc_hd__xor2_2)
     4    0.03                           _06659_ (net)
                  0.36    0.00    7.71 ^ _13134_/B (sky130_fd_sc_hd__xor2_2)
                  0.15    0.20    7.91 v _13134_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _06660_ (net)
                  0.15    0.00    7.91 v _13138_/B (sky130_fd_sc_hd__or3_2)
                  0.10    0.54    8.45 v _13138_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _06663_ (net)
                  0.10    0.00    8.45 v _13284_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.24    8.69 v _13284_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _06808_ (net)
                  0.05    0.00    8.69 v _13409_/A (sky130_fd_sc_hd__or4_2)
                  0.11    0.70    9.40 v _13409_/X (sky130_fd_sc_hd__or4_2)
     1    0.00                           _06930_ (net)
                  0.11    0.00    9.40 v _13410_/C1 (sky130_fd_sc_hd__o311ai_2)
                  0.40    0.15    9.54 ^ _13410_/Y (sky130_fd_sc_hd__o311ai_2)
     2    0.02                           _06931_ (net)
                  0.40    0.00    9.54 ^ _13452_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.11    9.65 v _13452_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _06972_ (net)
                  0.10    0.00    9.65 v _13479_/A2 (sky130_fd_sc_hd__a21boi_2)
                  0.18    0.23    9.88 ^ _13479_/Y (sky130_fd_sc_hd__a21boi_2)
     3    0.01                           _06999_ (net)
                  0.18    0.00    9.88 ^ _13498_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.11    9.99 v _13498_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.01                           _07017_ (net)
                  0.06    0.00    9.99 v _13518_/B2 (sky130_fd_sc_hd__o221a_2)
                  0.06    0.27   10.26 v _13518_/X (sky130_fd_sc_hd__o221a_2)
     1    0.01                           _07035_ (net)
                  0.06    0.00   10.26 v _13527_/A (sky130_fd_sc_hd__xor2_2)
                  0.07    0.18   10.44 v _13527_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00453_ (net)
                  0.07    0.00   10.44 v _15642_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15642_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10   24.70   library setup time
                                 24.70   data required time
-----------------------------------------------------------------------------
                                 24.70   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                 14.26   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15708_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _13688_/B (sky130_fd_sc_hd__or3b_2)
                  0.11    0.51    6.87 v _13688_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _07167_ (net)
                  0.11    0.00    6.87 v _13700_/B (sky130_fd_sc_hd__or2_2)
                  0.07    0.33    7.20 v _13700_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _07178_ (net)
                  0.07    0.00    7.20 v _13710_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.25    7.45 v _13710_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _07187_ (net)
                  0.05    0.00    7.45 v _13734_/A1 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.35    7.80 v _13734_/X (sky130_fd_sc_hd__a211o_2)
     4    0.01                           _07209_ (net)
                  0.08    0.00    7.80 v _13745_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.04    0.22    8.02 v _13745_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _07219_ (net)
                  0.04    0.00    8.02 v _13749_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    8.26 v _13749_/X (sky130_fd_sc_hd__a21o_2)
     4    0.01                           _07223_ (net)
                  0.06    0.00    8.26 v _13751_/C (sky130_fd_sc_hd__and3b_2)
                  0.06    0.25    8.51 v _13751_/X (sky130_fd_sc_hd__and3b_2)
     5    0.01                           _07225_ (net)
                  0.06    0.00    8.51 v _13752_/B (sky130_fd_sc_hd__or2_2)
                  0.05    0.28    8.79 v _13752_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _07226_ (net)
                  0.05    0.00    8.79 v _13753_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.20    8.99 v _13753_/X (sky130_fd_sc_hd__buf_1)
     4    0.02                           _07227_ (net)
                  0.15    0.00    8.99 v _13759_/A3 (sky130_fd_sc_hd__o31a_2)
                  0.08    0.38    9.37 v _13759_/X (sky130_fd_sc_hd__o31a_2)
     3    0.02                           _07232_ (net)
                  0.08    0.00    9.37 v _13780_/A1 (sky130_fd_sc_hd__o31a_2)
                  0.08    0.42    9.79 v _13780_/X (sky130_fd_sc_hd__o31a_2)
     2    0.02                           _07251_ (net)
                  0.08    0.00    9.79 v _13796_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.18    0.22   10.01 ^ _13796_/Y (sky130_fd_sc_hd__o21ai_2)
     2    0.01                           _07266_ (net)
                  0.18    0.00   10.01 ^ _13800_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.18   10.19 ^ _13800_/X (sky130_fd_sc_hd__a21o_2)
     1    0.01                           _07269_ (net)
                  0.06    0.00   10.19 ^ _13807_/A (sky130_fd_sc_hd__xnor2_2)
                  0.10    0.11   10.30 ^ _13807_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.00                           _00486_ (net)
                  0.10    0.00   10.30 ^ _15708_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.30   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15708_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.06   24.74   library setup time
                                 24.74   data required time
-----------------------------------------------------------------------------
                                 24.74   data required time
                                -10.30   data arrival time
-----------------------------------------------------------------------------
                                 14.44   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _12987_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.05    0.38    6.74 v _12987_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _06514_ (net)
                  0.05    0.00    6.74 v _12990_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.40    7.14 v _12990_/X (sky130_fd_sc_hd__a211o_2)
     3    0.02                           _06517_ (net)
                  0.08    0.00    7.14 v _13132_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    7.37 v _13132_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _06658_ (net)
                  0.06    0.00    7.37 v _13133_/B (sky130_fd_sc_hd__xor2_2)
                  0.36    0.33    7.71 ^ _13133_/X (sky130_fd_sc_hd__xor2_2)
     4    0.03                           _06659_ (net)
                  0.36    0.00    7.71 ^ _13134_/B (sky130_fd_sc_hd__xor2_2)
                  0.15    0.20    7.91 v _13134_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _06660_ (net)
                  0.15    0.00    7.91 v _13138_/B (sky130_fd_sc_hd__or3_2)
                  0.10    0.54    8.45 v _13138_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _06663_ (net)
                  0.10    0.00    8.45 v _13284_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.24    8.69 v _13284_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _06808_ (net)
                  0.05    0.00    8.69 v _13409_/A (sky130_fd_sc_hd__or4_2)
                  0.11    0.70    9.40 v _13409_/X (sky130_fd_sc_hd__or4_2)
     1    0.00                           _06930_ (net)
                  0.11    0.00    9.40 v _13410_/C1 (sky130_fd_sc_hd__o311ai_2)
                  0.40    0.15    9.54 ^ _13410_/Y (sky130_fd_sc_hd__o311ai_2)
     2    0.02                           _06931_ (net)
                  0.40    0.00    9.54 ^ _13452_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.11    9.65 v _13452_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _06972_ (net)
                  0.10    0.00    9.65 v _13479_/A2 (sky130_fd_sc_hd__a21boi_2)
                  0.18    0.23    9.88 ^ _13479_/Y (sky130_fd_sc_hd__a21boi_2)
     3    0.01                           _06999_ (net)
                  0.18    0.00    9.88 ^ _13498_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.11    9.99 v _13498_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.01                           _07017_ (net)
                  0.06    0.00    9.99 v _13500_/A (sky130_fd_sc_hd__and2_2)
                  0.04    0.18   10.17 v _13500_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _07019_ (net)
                  0.04    0.00   10.17 v _13501_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.09   10.26 v _13501_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _00451_ (net)
                  0.03    0.00   10.26 v _15640_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15640_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   24.72   library setup time
                                 24.72   data required time
-----------------------------------------------------------------------------
                                 24.72   data required time
                                -10.26   data arrival time
-----------------------------------------------------------------------------
                                 14.46   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15676_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _13688_/B (sky130_fd_sc_hd__or3b_2)
                  0.11    0.51    6.87 v _13688_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _07167_ (net)
                  0.11    0.00    6.87 v _13700_/B (sky130_fd_sc_hd__or2_2)
                  0.07    0.33    7.20 v _13700_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _07178_ (net)
                  0.07    0.00    7.20 v _13710_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.25    7.45 v _13710_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _07187_ (net)
                  0.05    0.00    7.45 v _13734_/A1 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.35    7.80 v _13734_/X (sky130_fd_sc_hd__a211o_2)
     4    0.01                           _07209_ (net)
                  0.08    0.00    7.80 v _13745_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.04    0.22    8.02 v _13745_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _07219_ (net)
                  0.04    0.00    8.02 v _13749_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    8.26 v _13749_/X (sky130_fd_sc_hd__a21o_2)
     4    0.01                           _07223_ (net)
                  0.06    0.00    8.26 v _13751_/C (sky130_fd_sc_hd__and3b_2)
                  0.06    0.25    8.51 v _13751_/X (sky130_fd_sc_hd__and3b_2)
     5    0.01                           _07225_ (net)
                  0.06    0.00    8.51 v _13851_/A2 (sky130_fd_sc_hd__o2111a_2)
                  0.04    0.26    8.77 v _13851_/X (sky130_fd_sc_hd__o2111a_2)
     1    0.00                           _07308_ (net)
                  0.04    0.00    8.77 v _13854_/A3 (sky130_fd_sc_hd__o41a_2)
                  0.09    0.49    9.26 v _13854_/X (sky130_fd_sc_hd__o41a_2)
     3    0.01                           _07311_ (net)
                  0.09    0.00    9.26 v _13861_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.04    0.23    9.49 v _13861_/X (sky130_fd_sc_hd__o21a_2)
     2    0.01                           _07316_ (net)
                  0.04    0.00    9.49 v _13864_/A1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.24    9.74 v _13864_/X (sky130_fd_sc_hd__o21a_2)
     3    0.01                           _07319_ (net)
                  0.05    0.00    9.74 v _13872_/A3 (sky130_fd_sc_hd__o31a_2)
                  0.06    0.32   10.06 v _13872_/X (sky130_fd_sc_hd__o31a_2)
     1    0.01                           _07325_ (net)
                  0.06    0.00   10.06 v _13873_/B (sky130_fd_sc_hd__xor2_2)
                  0.07    0.15   10.21 v _13873_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00470_ (net)
                  0.07    0.00   10.21 v _15676_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15676_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10   24.70   library setup time
                                 24.70   data required time
-----------------------------------------------------------------------------
                                 24.70   data required time
                                -10.21   data arrival time
-----------------------------------------------------------------------------
                                 14.49   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _12987_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.05    0.38    6.74 v _12987_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _06514_ (net)
                  0.05    0.00    6.74 v _12990_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.40    7.14 v _12990_/X (sky130_fd_sc_hd__a211o_2)
     3    0.02                           _06517_ (net)
                  0.08    0.00    7.14 v _13132_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    7.37 v _13132_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _06658_ (net)
                  0.06    0.00    7.37 v _13133_/B (sky130_fd_sc_hd__xor2_2)
                  0.36    0.33    7.71 ^ _13133_/X (sky130_fd_sc_hd__xor2_2)
     4    0.03                           _06659_ (net)
                  0.36    0.00    7.71 ^ _13134_/B (sky130_fd_sc_hd__xor2_2)
                  0.15    0.20    7.91 v _13134_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _06660_ (net)
                  0.15    0.00    7.91 v _13138_/B (sky130_fd_sc_hd__or3_2)
                  0.10    0.54    8.45 v _13138_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _06663_ (net)
                  0.10    0.00    8.45 v _13284_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.24    8.69 v _13284_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _06808_ (net)
                  0.05    0.00    8.69 v _13409_/A (sky130_fd_sc_hd__or4_2)
                  0.11    0.70    9.40 v _13409_/X (sky130_fd_sc_hd__or4_2)
     1    0.00                           _06930_ (net)
                  0.11    0.00    9.40 v _13410_/C1 (sky130_fd_sc_hd__o311ai_2)
                  0.40    0.15    9.54 ^ _13410_/Y (sky130_fd_sc_hd__o311ai_2)
     2    0.02                           _06931_ (net)
                  0.40    0.00    9.54 ^ _13452_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.11    9.65 v _13452_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _06972_ (net)
                  0.10    0.00    9.65 v _13479_/A2 (sky130_fd_sc_hd__a21boi_2)
                  0.18    0.23    9.88 ^ _13479_/Y (sky130_fd_sc_hd__a21boi_2)
     3    0.01                           _06999_ (net)
                  0.18    0.00    9.88 ^ _13498_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.11    9.99 v _13498_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.01                           _07017_ (net)
                  0.06    0.00    9.99 v _13514_/B (sky130_fd_sc_hd__nand2_2)
                  0.07    0.09   10.08 ^ _13514_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.01                           _07032_ (net)
                  0.07    0.00   10.08 ^ _13515_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.10   10.19 ^ _13515_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.00                           _00452_ (net)
                  0.09    0.00   10.19 ^ _15641_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.19   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15641_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.06   24.74   library setup time
                                 24.74   data required time
-----------------------------------------------------------------------------
                                 24.74   data required time
                                -10.19   data arrival time
-----------------------------------------------------------------------------
                                 14.56   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _14934_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.02    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.02    0.00    5.01 v _13916_/A (sky130_fd_sc_hd__buf_1)
                  0.34    0.32    5.33 v _13916_/X (sky130_fd_sc_hd__buf_1)
     7    0.06                           _07352_ (net)
                  0.34    0.01    5.34 v _13917_/A (sky130_fd_sc_hd__buf_1)
                  0.48    0.56    5.90 v _13917_/X (sky130_fd_sc_hd__buf_1)
    14    0.08                           _07353_ (net)
                  0.48    0.00    5.91 v _13958_/A (sky130_fd_sc_hd__buf_1)
                  0.79    0.83    6.74 v _13958_/X (sky130_fd_sc_hd__buf_1)
    19    0.14                           _07356_ (net)
                  0.79    0.01    6.75 v _13965_/A (sky130_fd_sc_hd__inv_2)
                  0.13    0.19    6.94 ^ _13965_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00704_ (net)
                  0.13    0.00    6.94 ^ _14934_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.94   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _14934_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.23   25.03   library recovery time
                                 25.03   data required time
-----------------------------------------------------------------------------
                                 25.03   data required time
                                 -6.94   data arrival time
-----------------------------------------------------------------------------
                                 18.08   slack (MET)


Startpoint: _15004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15004_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.39    0.39 ^ _15004_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           stg3_i_5[0] (net)
                  0.04    0.00    0.39 ^ _08134_/A (sky130_fd_sc_hd__buf_1)
                  1.00    0.77    1.16 ^ _08134_/X (sky130_fd_sc_hd__buf_1)
     8    0.09                           _02342_ (net)
                  1.00    0.00    1.16 ^ _08135_/A (sky130_fd_sc_hd__buf_1)
                  1.69    1.35    2.51 ^ _08135_/X (sky130_fd_sc_hd__buf_1)
    23    0.15                           _02343_ (net)
                  1.69    0.03    2.54 ^ _08361_/A (sky130_fd_sc_hd__or3b_2)
                  0.13    0.40    2.94 ^ _08361_/X (sky130_fd_sc_hd__or3b_2)
     3    0.02                           _02567_ (net)
                  0.13    0.00    2.94 ^ _08374_/B1 (sky130_fd_sc_hd__o211a_2)
                  0.15    0.28    3.22 ^ _08374_/X (sky130_fd_sc_hd__o211a_2)
     4    0.02                           _02580_ (net)
                  0.15    0.00    3.22 ^ _08404_/B (sky130_fd_sc_hd__xnor2_2)
                  0.08    0.10    3.31 v _08404_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.01                           _02610_ (net)
                  0.08    0.00    3.31 v _08405_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.17    3.48 v _08405_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02611_ (net)
                  0.07    0.00    3.48 v _08441_/B (sky130_fd_sc_hd__xnor2_2)
                  0.09    0.18    3.67 v _08441_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.02                           _02647_ (net)
                  0.09    0.00    3.67 v _08442_/C (sky130_fd_sc_hd__or3_2)
                  0.10    0.48    4.14 v _08442_/X (sky130_fd_sc_hd__or3_2)
     1    0.01                           _02648_ (net)
                  0.10    0.00    4.14 v _08444_/A (sky130_fd_sc_hd__xnor2_2)
                  0.23    0.27    4.41 ^ _08444_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _02650_ (net)
                  0.23    0.00    4.41 ^ _08467_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.08    0.12    4.53 v _08467_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.01                           _02673_ (net)
                  0.08    0.00    4.53 v _08669_/B (sky130_fd_sc_hd__or2_2)
                  0.06    0.31    4.83 v _08669_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _02875_ (net)
                  0.06    0.00    4.83 v _08670_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.21    0.11    4.94 ^ _08670_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.02                           _02876_ (net)
                  0.21    0.00    4.94 ^ _12732_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.10    0.23    5.17 ^ _12732_/X (sky130_fd_sc_hd__a211o_2)
     5    0.02                           _06263_ (net)
                  0.10    0.00    5.17 ^ _12879_/C_N (sky130_fd_sc_hd__or4bb_2)
                  0.11    0.67    5.85 v _12879_/X (sky130_fd_sc_hd__or4bb_2)
     2    0.01                           _06408_ (net)
                  0.11    0.00    5.85 v _12908_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.09    0.28    6.13 v _12908_/X (sky130_fd_sc_hd__a21o_2)
     8    0.03                           _06437_ (net)
                  0.09    0.00    6.13 v _12985_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    6.36 v _12985_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _06512_ (net)
                  0.05    0.00    6.36 v _12987_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.05    0.38    6.74 v _12987_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _06514_ (net)
                  0.05    0.00    6.74 v _12990_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.08    0.40    7.14 v _12990_/X (sky130_fd_sc_hd__a211o_2)
     3    0.02                           _06517_ (net)
                  0.08    0.00    7.14 v _13132_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.24    7.37 v _13132_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _06658_ (net)
                  0.06    0.00    7.37 v _13133_/B (sky130_fd_sc_hd__xor2_2)
                  0.36    0.33    7.71 ^ _13133_/X (sky130_fd_sc_hd__xor2_2)
     4    0.03                           _06659_ (net)
                  0.36    0.00    7.71 ^ _13134_/B (sky130_fd_sc_hd__xor2_2)
                  0.15    0.20    7.91 v _13134_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _06660_ (net)
                  0.15    0.00    7.91 v _13138_/B (sky130_fd_sc_hd__or3_2)
                  0.10    0.54    8.45 v _13138_/X (sky130_fd_sc_hd__or3_2)
     3    0.01                           _06663_ (net)
                  0.10    0.00    8.45 v _13284_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.05    0.24    8.69 v _13284_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _06808_ (net)
                  0.05    0.00    8.69 v _13409_/A (sky130_fd_sc_hd__or4_2)
                  0.11    0.70    9.40 v _13409_/X (sky130_fd_sc_hd__or4_2)
     1    0.00                           _06930_ (net)
                  0.11    0.00    9.40 v _13410_/C1 (sky130_fd_sc_hd__o311ai_2)
                  0.40    0.15    9.54 ^ _13410_/Y (sky130_fd_sc_hd__o311ai_2)
     2    0.02                           _06931_ (net)
                  0.40    0.00    9.54 ^ _13452_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.11    9.65 v _13452_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _06972_ (net)
                  0.10    0.00    9.65 v _13479_/A2 (sky130_fd_sc_hd__a21boi_2)
                  0.18    0.23    9.88 ^ _13479_/Y (sky130_fd_sc_hd__a21boi_2)
     3    0.01                           _06999_ (net)
                  0.18    0.00    9.88 ^ _13498_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.11    9.99 v _13498_/Y (sky130_fd_sc_hd__o21ai_2)
     3    0.01                           _07017_ (net)
                  0.06    0.00    9.99 v _13518_/B2 (sky130_fd_sc_hd__o221a_2)
                  0.06    0.27   10.26 v _13518_/X (sky130_fd_sc_hd__o221a_2)
     1    0.01                           _07035_ (net)
                  0.06    0.00   10.26 v _13527_/A (sky130_fd_sc_hd__xor2_2)
                  0.07    0.18   10.44 v _13527_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00453_ (net)
                  0.07    0.00   10.44 v _15642_/D (sky130_fd_sc_hd__dfrtp_2)
                                 10.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15642_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10   24.70   library setup time
                                 24.70   data required time
-----------------------------------------------------------------------------
                                 24.70   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                 14.26   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_07769_/S                               1.50    2.13   -0.63 (VIOLATED)
_07787_/S                               1.50    2.13   -0.63 (VIOLATED)
_07791_/S                               1.50    2.13   -0.63 (VIOLATED)
_07781_/S                               1.50    2.13   -0.63 (VIOLATED)
_07789_/S                               1.50    2.13   -0.63 (VIOLATED)
_07779_/S                               1.50    2.13   -0.63 (VIOLATED)
_07777_/S                               1.50    2.13   -0.63 (VIOLATED)
_07793_/S                               1.50    2.13   -0.63 (VIOLATED)
_07797_/S                               1.50    2.13   -0.63 (VIOLATED)
_07803_/S                               1.50    2.13   -0.63 (VIOLATED)
_07773_/S                               1.50    2.13   -0.63 (VIOLATED)
_07785_/S                               1.50    2.13   -0.63 (VIOLATED)
_07783_/S                               1.50    2.13   -0.63 (VIOLATED)
_07775_/S                               1.50    2.13   -0.63 (VIOLATED)
_07799_/S                               1.50    2.13   -0.63 (VIOLATED)
_07801_/S                               1.50    2.13   -0.63 (VIOLATED)
_07759_/S                               1.50    2.13   -0.63 (VIOLATED)
_07757_/S                               1.50    2.13   -0.63 (VIOLATED)
_07755_/S                               1.50    2.13   -0.63 (VIOLATED)
_07761_/S                               1.50    2.13   -0.63 (VIOLATED)
_07763_/S                               1.50    2.13   -0.63 (VIOLATED)
_07765_/S                               1.50    2.13   -0.63 (VIOLATED)
_07767_/S                               1.50    2.13   -0.63 (VIOLATED)
_07771_/S                               1.50    2.13   -0.63 (VIOLATED)
_07795_/S                               1.50    2.13   -0.63 (VIOLATED)
_07753_/S                               1.50    2.13   -0.63 (VIOLATED)
_07752_/X                               1.51    2.13   -0.62 (VIOLATED)
_14714_/A                               1.50    2.11   -0.61 (VIOLATED)
_14711_/A                               1.50    2.11   -0.61 (VIOLATED)
_14713_/A                               1.50    2.11   -0.61 (VIOLATED)
_14712_/A                               1.50    2.11   -0.61 (VIOLATED)
_14704_/A                               1.50    2.11   -0.61 (VIOLATED)
_14707_/A                               1.50    2.11   -0.61 (VIOLATED)
_14708_/A                               1.50    2.11   -0.61 (VIOLATED)
_14705_/A                               1.50    2.11   -0.61 (VIOLATED)
_14710_/A                               1.50    2.11   -0.61 (VIOLATED)
_14720_/A                               1.50    2.11   -0.61 (VIOLATED)
_14719_/A                               1.50    2.11   -0.61 (VIOLATED)
_14721_/A                               1.50    2.11   -0.61 (VIOLATED)
_14703_/A                               1.50    2.11   -0.61 (VIOLATED)
_14718_/A                               1.50    2.11   -0.61 (VIOLATED)
_14716_/A                               1.50    2.11   -0.61 (VIOLATED)
_14717_/A                               1.50    2.11   -0.61 (VIOLATED)
_14715_/A                               1.50    2.11   -0.61 (VIOLATED)
_14709_/A                               1.50    2.11   -0.61 (VIOLATED)
_14706_/A                               1.50    2.11   -0.61 (VIOLATED)
_14702_/X                               1.51    2.11   -0.60 (VIOLATED)
_07561_/S                               1.50    2.09   -0.59 (VIOLATED)
_07583_/S                               1.50    2.09   -0.59 (VIOLATED)
_07553_/S                               1.50    2.09   -0.59 (VIOLATED)
_07545_/S                               1.50    2.09   -0.59 (VIOLATED)
_07577_/S                               1.50    2.09   -0.59 (VIOLATED)
_07559_/S                               1.50    2.09   -0.59 (VIOLATED)
_07587_/S                               1.50    2.09   -0.59 (VIOLATED)
_07589_/S                               1.50    2.09   -0.59 (VIOLATED)
_07569_/S                               1.50    2.09   -0.59 (VIOLATED)
_07547_/S                               1.50    2.09   -0.59 (VIOLATED)
_07567_/S                               1.50    2.09   -0.59 (VIOLATED)
_07579_/S                               1.50    2.09   -0.59 (VIOLATED)
_07549_/S                               1.50    2.09   -0.59 (VIOLATED)
_07563_/S                               1.50    2.09   -0.59 (VIOLATED)
_07555_/S                               1.50    2.09   -0.59 (VIOLATED)
_07557_/S                               1.50    2.09   -0.59 (VIOLATED)
_07565_/S                               1.50    2.09   -0.59 (VIOLATED)
_07551_/S                               1.50    2.09   -0.59 (VIOLATED)
_07541_/S                               1.50    2.09   -0.59 (VIOLATED)
_07543_/S                               1.50    2.09   -0.59 (VIOLATED)
_07573_/S                               1.50    2.09   -0.59 (VIOLATED)
_07571_/S                               1.50    2.09   -0.59 (VIOLATED)
_07581_/S                               1.50    2.09   -0.59 (VIOLATED)
_07585_/S                               1.50    2.09   -0.59 (VIOLATED)
_07591_/S                               1.50    2.09   -0.59 (VIOLATED)
_07575_/S                               1.50    2.09   -0.59 (VIOLATED)
_07540_/X                               1.51    2.09   -0.58 (VIOLATED)
_14739_/A                               1.50    2.06   -0.56 (VIOLATED)
_14723_/A                               1.50    2.06   -0.56 (VIOLATED)
_14725_/A                               1.50    2.06   -0.56 (VIOLATED)
_14729_/A                               1.50    2.06   -0.56 (VIOLATED)
_14726_/A                               1.50    2.06   -0.56 (VIOLATED)
_14727_/A                               1.50    2.06   -0.56 (VIOLATED)
_14724_/A                               1.50    2.06   -0.56 (VIOLATED)
_14728_/A                               1.50    2.06   -0.56 (VIOLATED)
_14730_/A                               1.50    2.06   -0.56 (VIOLATED)
_14740_/A                               1.50    2.06   -0.56 (VIOLATED)
_14731_/A                               1.50    2.06   -0.56 (VIOLATED)
_14732_/A                               1.50    2.06   -0.56 (VIOLATED)
_14741_/A                               1.50    2.06   -0.56 (VIOLATED)
_14734_/A                               1.50    2.06   -0.56 (VIOLATED)
_14738_/A                               1.50    2.06   -0.56 (VIOLATED)
_14733_/A                               1.50    2.06   -0.56 (VIOLATED)
_14735_/A                               1.50    2.06   -0.56 (VIOLATED)
_14736_/A                               1.50    2.06   -0.56 (VIOLATED)
_14737_/A                               1.50    2.06   -0.56 (VIOLATED)
_14722_/X                               1.51    2.06   -0.55 (VIOLATED)
_14744_/A                               1.50    2.04   -0.54 (VIOLATED)
_14751_/A                               1.50    2.04   -0.54 (VIOLATED)
_14743_/A                               1.50    2.04   -0.54 (VIOLATED)
_14745_/A                               1.50    2.04   -0.54 (VIOLATED)
_14747_/A                               1.50    2.04   -0.54 (VIOLATED)
_14757_/A                               1.50    2.04   -0.54 (VIOLATED)
_14755_/A                               1.50    2.04   -0.54 (VIOLATED)
_14758_/A                               1.50    2.04   -0.54 (VIOLATED)
_14760_/A                               1.50    2.04   -0.54 (VIOLATED)
_14761_/A                               1.50    2.04   -0.54 (VIOLATED)
_14748_/A                               1.50    2.04   -0.54 (VIOLATED)
_14750_/A                               1.50    2.04   -0.54 (VIOLATED)
_14749_/A                               1.50    2.04   -0.54 (VIOLATED)
_14756_/A                               1.50    2.04   -0.54 (VIOLATED)
_14759_/A                               1.50    2.04   -0.54 (VIOLATED)
_14746_/A                               1.50    2.04   -0.54 (VIOLATED)
_14754_/A                               1.50    2.04   -0.54 (VIOLATED)
_14753_/A                               1.50    2.04   -0.54 (VIOLATED)
_14752_/A                               1.50    2.04   -0.54 (VIOLATED)
_14742_/X                               1.51    2.04   -0.53 (VIOLATED)
_14649_/A                               1.50    1.97   -0.47 (VIOLATED)
_14660_/A                               1.50    1.97   -0.47 (VIOLATED)
_14652_/A                               1.50    1.97   -0.47 (VIOLATED)
_14654_/A                               1.50    1.97   -0.47 (VIOLATED)
_14656_/A                               1.50    1.97   -0.47 (VIOLATED)
_14655_/A                               1.50    1.97   -0.47 (VIOLATED)
_14658_/A                               1.50    1.96   -0.46 (VIOLATED)
_14653_/A                               1.50    1.96   -0.46 (VIOLATED)
_14657_/A                               1.50    1.96   -0.46 (VIOLATED)
_14648_/A                               1.50    1.96   -0.46 (VIOLATED)
_14644_/A                               1.50    1.96   -0.46 (VIOLATED)
_14650_/A                               1.50    1.96   -0.46 (VIOLATED)
_14651_/A                               1.50    1.96   -0.46 (VIOLATED)
_14645_/A                               1.50    1.96   -0.46 (VIOLATED)
_14647_/A                               1.50    1.96   -0.46 (VIOLATED)
_14646_/A                               1.50    1.96   -0.46 (VIOLATED)
_14643_/A                               1.50    1.96   -0.46 (VIOLATED)
_14659_/A                               1.50    1.96   -0.46 (VIOLATED)
_14661_/A                               1.50    1.96   -0.46 (VIOLATED)
_14642_/X                               1.51    1.96   -0.46 (VIOLATED)
_14780_/A                               1.50    1.92   -0.42 (VIOLATED)
_14779_/A                               1.50    1.92   -0.42 (VIOLATED)
_14773_/A                               1.50    1.92   -0.42 (VIOLATED)
_14778_/A                               1.50    1.92   -0.42 (VIOLATED)
_14771_/A                               1.50    1.92   -0.42 (VIOLATED)
_14772_/A                               1.50    1.92   -0.42 (VIOLATED)
_14781_/A                               1.50    1.92   -0.42 (VIOLATED)
_14776_/A                               1.50    1.92   -0.42 (VIOLATED)
_14768_/A                               1.50    1.92   -0.42 (VIOLATED)
_14777_/A                               1.50    1.92   -0.42 (VIOLATED)
_14775_/A                               1.50    1.92   -0.42 (VIOLATED)
_14764_/A                               1.50    1.92   -0.42 (VIOLATED)
_14763_/A                               1.50    1.92   -0.42 (VIOLATED)
_14765_/A                               1.50    1.92   -0.42 (VIOLATED)
_14767_/A                               1.50    1.92   -0.42 (VIOLATED)
_14774_/A                               1.50    1.92   -0.42 (VIOLATED)
_14766_/A                               1.50    1.92   -0.42 (VIOLATED)
_14769_/A                               1.50    1.92   -0.42 (VIOLATED)
_14770_/A                               1.50    1.92   -0.42 (VIOLATED)
_14762_/X                               1.51    1.92   -0.41 (VIOLATED)
_14379_/A                               1.50    1.89   -0.39 (VIOLATED)
_14378_/A                               1.50    1.89   -0.39 (VIOLATED)
_14377_/A                               1.50    1.89   -0.39 (VIOLATED)
_14375_/A                               1.50    1.89   -0.39 (VIOLATED)
_14374_/A                               1.50    1.89   -0.39 (VIOLATED)
_14363_/A                               1.50    1.89   -0.39 (VIOLATED)
_14364_/A                               1.50    1.89   -0.39 (VIOLATED)
_14365_/A                               1.50    1.89   -0.39 (VIOLATED)
_14371_/A                               1.50    1.89   -0.39 (VIOLATED)
_14370_/A                               1.50    1.89   -0.39 (VIOLATED)
_14362_/A                               1.50    1.89   -0.39 (VIOLATED)
_14368_/A                               1.50    1.89   -0.39 (VIOLATED)
_14369_/A                               1.50    1.89   -0.39 (VIOLATED)
_14361_/A                               1.50    1.89   -0.39 (VIOLATED)
_14367_/A                               1.50    1.89   -0.39 (VIOLATED)
_14366_/A                               1.50    1.89   -0.39 (VIOLATED)
_14376_/A                               1.50    1.89   -0.39 (VIOLATED)
_14373_/A                               1.50    1.89   -0.39 (VIOLATED)
_14372_/A                               1.50    1.89   -0.39 (VIOLATED)
_07500_/S                               1.50    1.88   -0.38 (VIOLATED)
_07498_/S                               1.50    1.88   -0.38 (VIOLATED)
_07512_/S                               1.50    1.88   -0.38 (VIOLATED)
_07516_/S                               1.50    1.88   -0.38 (VIOLATED)
_07524_/S                               1.50    1.88   -0.38 (VIOLATED)
_07528_/S                               1.50    1.88   -0.38 (VIOLATED)
_07526_/S                               1.50    1.88   -0.38 (VIOLATED)
_07532_/S                               1.50    1.88   -0.38 (VIOLATED)
_07510_/S                               1.50    1.88   -0.38 (VIOLATED)
_07508_/S                               1.50    1.88   -0.38 (VIOLATED)
_07490_/S                               1.50    1.88   -0.38 (VIOLATED)
_07530_/S                               1.50    1.88   -0.38 (VIOLATED)
_07492_/S                               1.50    1.88   -0.38 (VIOLATED)
_07488_/S                               1.50    1.88   -0.38 (VIOLATED)
_07506_/S                               1.50    1.88   -0.38 (VIOLATED)
_07522_/S                               1.50    1.88   -0.38 (VIOLATED)
_07518_/S                               1.50    1.88   -0.38 (VIOLATED)
_07538_/S                               1.50    1.88   -0.38 (VIOLATED)
_07520_/S                               1.50    1.88   -0.38 (VIOLATED)
_07514_/S                               1.50    1.88   -0.38 (VIOLATED)
_07534_/S                               1.50    1.88   -0.38 (VIOLATED)
_07502_/S                               1.50    1.88   -0.38 (VIOLATED)
_07494_/S                               1.50    1.88   -0.38 (VIOLATED)
_07504_/S                               1.50    1.88   -0.38 (VIOLATED)
_07496_/S                               1.50    1.88   -0.38 (VIOLATED)
_07536_/S                               1.50    1.88   -0.38 (VIOLATED)
_14360_/X                               1.51    1.89   -0.38 (VIOLATED)
_07487_/X                               1.51    1.88   -0.38 (VIOLATED)
_14510_/A                               1.50    1.87   -0.37 (VIOLATED)
_14511_/A                               1.50    1.87   -0.37 (VIOLATED)
_14518_/A                               1.50    1.87   -0.37 (VIOLATED)
_14520_/A                               1.50    1.87   -0.37 (VIOLATED)
_14519_/A                               1.50    1.87   -0.37 (VIOLATED)
_14503_/A                               1.50    1.87   -0.37 (VIOLATED)
_14514_/A                               1.50    1.87   -0.37 (VIOLATED)
_14515_/A                               1.50    1.87   -0.37 (VIOLATED)
_14504_/A                               1.50    1.87   -0.37 (VIOLATED)
_14505_/A                               1.50    1.87   -0.37 (VIOLATED)
_14507_/A                               1.50    1.87   -0.37 (VIOLATED)
_14516_/A                               1.50    1.87   -0.37 (VIOLATED)
_14517_/A                               1.50    1.87   -0.37 (VIOLATED)
_14506_/A                               1.50    1.87   -0.37 (VIOLATED)
_14508_/A                               1.50    1.87   -0.37 (VIOLATED)
_14509_/A                               1.50    1.87   -0.37 (VIOLATED)
_14513_/A                               1.50    1.87   -0.37 (VIOLATED)
_14512_/A                               1.50    1.87   -0.37 (VIOLATED)
_14502_/A                               1.50    1.87   -0.37 (VIOLATED)
_14501_/X                               1.51    1.87   -0.37 (VIOLATED)
_07638_/S                               1.50    1.85   -0.35 (VIOLATED)
_07620_/S                               1.50    1.85   -0.35 (VIOLATED)
_07618_/S                               1.50    1.85   -0.35 (VIOLATED)
_07634_/S                               1.50    1.85   -0.35 (VIOLATED)
_07636_/S                               1.50    1.85   -0.35 (VIOLATED)
_07626_/S                               1.50    1.85   -0.35 (VIOLATED)
_07640_/S                               1.50    1.85   -0.35 (VIOLATED)
_07598_/S                               1.50    1.85   -0.35 (VIOLATED)
_07594_/S                               1.50    1.85   -0.35 (VIOLATED)
_07628_/S                               1.50    1.85   -0.35 (VIOLATED)
_07596_/S                               1.50    1.85   -0.35 (VIOLATED)
_07632_/S                               1.50    1.85   -0.35 (VIOLATED)
_07604_/S                               1.50    1.85   -0.35 (VIOLATED)
_07606_/S                               1.50    1.85   -0.35 (VIOLATED)
_07630_/S                               1.50    1.85   -0.35 (VIOLATED)
_07608_/S                               1.50    1.85   -0.35 (VIOLATED)
_07616_/S                               1.50    1.85   -0.35 (VIOLATED)
_07612_/S                               1.50    1.85   -0.35 (VIOLATED)
_07614_/S                               1.50    1.85   -0.35 (VIOLATED)
_07610_/S                               1.50    1.85   -0.35 (VIOLATED)
_07600_/S                               1.50    1.85   -0.35 (VIOLATED)
_07602_/S                               1.50    1.85   -0.35 (VIOLATED)
_07622_/S                               1.50    1.85   -0.35 (VIOLATED)
_07624_/S                               1.50    1.85   -0.35 (VIOLATED)
_07642_/S                               1.50    1.85   -0.35 (VIOLATED)
_07644_/S                               1.50    1.85   -0.35 (VIOLATED)
_07593_/X                               1.51    1.85   -0.35 (VIOLATED)
_07874_/S                               1.50    1.84   -0.34 (VIOLATED)
_07882_/S                               1.50    1.84   -0.34 (VIOLATED)
_07884_/S                               1.50    1.84   -0.34 (VIOLATED)
_07886_/S                               1.50    1.84   -0.34 (VIOLATED)
_07880_/S                               1.50    1.84   -0.34 (VIOLATED)
_07878_/S                               1.50    1.84   -0.34 (VIOLATED)
_07892_/S                               1.50    1.84   -0.34 (VIOLATED)
_07860_/S                               1.50    1.84   -0.34 (VIOLATED)
_07890_/S                               1.50    1.84   -0.34 (VIOLATED)
_07876_/S                               1.50    1.84   -0.34 (VIOLATED)
_07898_/S                               1.50    1.84   -0.34 (VIOLATED)
_07900_/S                               1.50    1.84   -0.34 (VIOLATED)
_07858_/S                               1.50    1.84   -0.34 (VIOLATED)
_07862_/S                               1.50    1.84   -0.34 (VIOLATED)
_07872_/S                               1.50    1.84   -0.34 (VIOLATED)
_07868_/S                               1.50    1.84   -0.34 (VIOLATED)
_07870_/S                               1.50    1.84   -0.34 (VIOLATED)
_07888_/S                               1.50    1.84   -0.34 (VIOLATED)
_07894_/S                               1.50    1.84   -0.34 (VIOLATED)
_07864_/S                               1.50    1.84   -0.34 (VIOLATED)
_07866_/S                               1.50    1.84   -0.34 (VIOLATED)
_07896_/S                               1.50    1.84   -0.34 (VIOLATED)
_07381_/A                               1.50    1.84   -0.34 (VIOLATED)
_07434_/A                               1.50    1.84   -0.34 (VIOLATED)
_07380_/X                               1.51    1.84   -0.34 (VIOLATED)
_14685_/A                               1.50    1.80   -0.30 (VIOLATED)
_14683_/A                               1.50    1.80   -0.30 (VIOLATED)
_14690_/A                               1.50    1.80   -0.30 (VIOLATED)
_14686_/A                               1.50    1.80   -0.30 (VIOLATED)
_14688_/A                               1.50    1.80   -0.30 (VIOLATED)
_14692_/A                               1.50    1.80   -0.30 (VIOLATED)
_14693_/A                               1.50    1.80   -0.30 (VIOLATED)
_14691_/A                               1.50    1.80   -0.30 (VIOLATED)
_14701_/A                               1.50    1.80   -0.30 (VIOLATED)
_14687_/A                               1.50    1.80   -0.30 (VIOLATED)
_14684_/A                               1.50    1.80   -0.30 (VIOLATED)
_14689_/A                               1.50    1.80   -0.30 (VIOLATED)
_14696_/A                               1.50    1.80   -0.30 (VIOLATED)
_14694_/A                               1.50    1.80   -0.30 (VIOLATED)
_14695_/A                               1.50    1.80   -0.30 (VIOLATED)
_14697_/A                               1.50    1.80   -0.30 (VIOLATED)
_14700_/A                               1.50    1.80   -0.30 (VIOLATED)
_14699_/A                               1.50    1.80   -0.30 (VIOLATED)
_14698_/A                               1.50    1.80   -0.30 (VIOLATED)
_14682_/X                               1.51    1.80   -0.29 (VIOLATED)
_14496_/A                               1.50    1.76   -0.26 (VIOLATED)
_14500_/A                               1.50    1.76   -0.26 (VIOLATED)
_14482_/A                               1.50    1.76   -0.26 (VIOLATED)
_14499_/A                               1.50    1.76   -0.26 (VIOLATED)
_14483_/A                               1.50    1.76   -0.26 (VIOLATED)
_14495_/A                               1.50    1.76   -0.26 (VIOLATED)
_14497_/A                               1.50    1.76   -0.26 (VIOLATED)
_14486_/A                               1.50    1.76   -0.26 (VIOLATED)
_14498_/A                               1.50    1.76   -0.26 (VIOLATED)
_14491_/A                               1.50    1.76   -0.26 (VIOLATED)
_14490_/A                               1.50    1.76   -0.26 (VIOLATED)
_14485_/A                               1.50    1.76   -0.26 (VIOLATED)
_14484_/A                               1.50    1.76   -0.26 (VIOLATED)
_14489_/A                               1.50    1.76   -0.26 (VIOLATED)
_14492_/A                               1.50    1.76   -0.26 (VIOLATED)
_14494_/A                               1.50    1.76   -0.26 (VIOLATED)
_14493_/A                               1.50    1.76   -0.26 (VIOLATED)
_14487_/A                               1.50    1.76   -0.26 (VIOLATED)
_14488_/A                               1.50    1.76   -0.26 (VIOLATED)
_14481_/X                               1.51    1.76   -0.26 (VIOLATED)
_14384_/A                               1.50    1.75   -0.25 (VIOLATED)
_14394_/A                               1.50    1.75   -0.25 (VIOLATED)
_14395_/A                               1.50    1.75   -0.25 (VIOLATED)
_14398_/A                               1.50    1.75   -0.25 (VIOLATED)
_14382_/A                               1.50    1.75   -0.25 (VIOLATED)
_14381_/A                               1.50    1.75   -0.25 (VIOLATED)
_14396_/A                               1.50    1.75   -0.25 (VIOLATED)
_14397_/A                               1.50    1.75   -0.25 (VIOLATED)
_14393_/A                               1.50    1.75   -0.25 (VIOLATED)
_14392_/A                               1.50    1.75   -0.25 (VIOLATED)
_14390_/A                               1.50    1.75   -0.25 (VIOLATED)
_14383_/A                               1.50    1.75   -0.25 (VIOLATED)
_14399_/A                               1.50    1.75   -0.25 (VIOLATED)
_14385_/A                               1.50    1.75   -0.25 (VIOLATED)
_14386_/A                               1.50    1.75   -0.25 (VIOLATED)
_14387_/A                               1.50    1.75   -0.25 (VIOLATED)
_14389_/A                               1.50    1.75   -0.25 (VIOLATED)
_14388_/A                               1.50    1.75   -0.25 (VIOLATED)
_14391_/A                               1.50    1.75   -0.25 (VIOLATED)
_14572_/A                               1.50    1.75   -0.25 (VIOLATED)
_14573_/A                               1.50    1.75   -0.25 (VIOLATED)
_14570_/A                               1.50    1.75   -0.25 (VIOLATED)
_14566_/A                               1.50    1.75   -0.25 (VIOLATED)
_14564_/A                               1.50    1.75   -0.25 (VIOLATED)
_14565_/A                               1.50    1.75   -0.25 (VIOLATED)
_14574_/A                               1.50    1.75   -0.25 (VIOLATED)
_14563_/A                               1.50    1.75   -0.25 (VIOLATED)
_14562_/A                               1.50    1.75   -0.25 (VIOLATED)
_14567_/A                               1.50    1.75   -0.25 (VIOLATED)
_14569_/A                               1.50    1.75   -0.25 (VIOLATED)
_14575_/A                               1.50    1.75   -0.25 (VIOLATED)
_14568_/A                               1.50    1.75   -0.25 (VIOLATED)
_14571_/A                               1.50    1.75   -0.25 (VIOLATED)
_14576_/A                               1.50    1.75   -0.25 (VIOLATED)
_14578_/A                               1.50    1.75   -0.25 (VIOLATED)
_14579_/A                               1.50    1.75   -0.25 (VIOLATED)
_14580_/A                               1.50    1.75   -0.25 (VIOLATED)
_14577_/A                               1.50    1.75   -0.25 (VIOLATED)
_14380_/X                               1.51    1.75   -0.24 (VIOLATED)
_07683_/S                               1.50    1.74   -0.24 (VIOLATED)
_07681_/S                               1.50    1.74   -0.24 (VIOLATED)
_07671_/S                               1.50    1.74   -0.24 (VIOLATED)
_07655_/S                               1.50    1.74   -0.24 (VIOLATED)
_07669_/S                               1.50    1.74   -0.24 (VIOLATED)
_07665_/S                               1.50    1.74   -0.24 (VIOLATED)
_07679_/S                               1.50    1.74   -0.24 (VIOLATED)
_07649_/S                               1.50    1.74   -0.24 (VIOLATED)
_07667_/S                               1.50    1.74   -0.24 (VIOLATED)
_07693_/S                               1.50    1.74   -0.24 (VIOLATED)
_07691_/S                               1.50    1.74   -0.24 (VIOLATED)
_07673_/S                               1.50    1.74   -0.24 (VIOLATED)
_07697_/S                               1.50    1.74   -0.24 (VIOLATED)
_07663_/S                               1.50    1.74   -0.24 (VIOLATED)
_07695_/S                               1.50    1.74   -0.24 (VIOLATED)
_07689_/S                               1.50    1.74   -0.24 (VIOLATED)
_07657_/S                               1.50    1.74   -0.24 (VIOLATED)
_07661_/S                               1.50    1.74   -0.24 (VIOLATED)
_07685_/S                               1.50    1.74   -0.24 (VIOLATED)
_07653_/S                               1.50    1.74   -0.24 (VIOLATED)
_14561_/X                               1.51    1.75   -0.24 (VIOLATED)
_07687_/S                               1.50    1.74   -0.24 (VIOLATED)
_07651_/S                               1.50    1.74   -0.24 (VIOLATED)
_07659_/S                               1.50    1.74   -0.24 (VIOLATED)
_07647_/S                               1.50    1.74   -0.24 (VIOLATED)
_07675_/S                               1.50    1.74   -0.24 (VIOLATED)
_07677_/S                               1.50    1.74   -0.24 (VIOLATED)
_07646_/X                               1.51    1.74   -0.23 (VIOLATED)
_14669_/A                               1.50    1.72   -0.22 (VIOLATED)
_14680_/A                               1.50    1.72   -0.22 (VIOLATED)
_14679_/A                               1.50    1.72   -0.22 (VIOLATED)
_14677_/A                               1.50    1.72   -0.22 (VIOLATED)
_14673_/A                               1.50    1.72   -0.22 (VIOLATED)
_14678_/A                               1.50    1.72   -0.22 (VIOLATED)
_14666_/A                               1.50    1.72   -0.22 (VIOLATED)
_14676_/A                               1.50    1.72   -0.22 (VIOLATED)
_14672_/A                               1.50    1.72   -0.22 (VIOLATED)
_14670_/A                               1.50    1.72   -0.22 (VIOLATED)
_14674_/A                               1.50    1.72   -0.22 (VIOLATED)
_14671_/A                               1.50    1.72   -0.22 (VIOLATED)
_14665_/A                               1.50    1.72   -0.22 (VIOLATED)
_14668_/A                               1.50    1.72   -0.22 (VIOLATED)
_14667_/A                               1.50    1.72   -0.22 (VIOLATED)
_14681_/A                               1.50    1.72   -0.22 (VIOLATED)
_14664_/A                               1.50    1.72   -0.22 (VIOLATED)
_14675_/A                               1.50    1.72   -0.22 (VIOLATED)
_14663_/A                               1.50    1.72   -0.22 (VIOLATED)
_14556_/A                               1.50    1.72   -0.22 (VIOLATED)
_14557_/A                               1.50    1.72   -0.22 (VIOLATED)
_14552_/A                               1.50    1.72   -0.22 (VIOLATED)
_14549_/A                               1.50    1.72   -0.22 (VIOLATED)
_14550_/A                               1.50    1.72   -0.22 (VIOLATED)
_14553_/A                               1.50    1.72   -0.22 (VIOLATED)
_14545_/A                               1.50    1.72   -0.22 (VIOLATED)
_14544_/A                               1.50    1.72   -0.22 (VIOLATED)
_14546_/A                               1.50    1.72   -0.22 (VIOLATED)
_14554_/A                               1.50    1.72   -0.22 (VIOLATED)
_14555_/A                               1.50    1.72   -0.22 (VIOLATED)
_14547_/A                               1.50    1.72   -0.22 (VIOLATED)
_14551_/A                               1.50    1.72   -0.22 (VIOLATED)
_14558_/A                               1.50    1.72   -0.22 (VIOLATED)
_14560_/A                               1.50    1.72   -0.22 (VIOLATED)
_14548_/A                               1.50    1.72   -0.22 (VIOLATED)
_14543_/A                               1.50    1.72   -0.22 (VIOLATED)
_14559_/A                               1.50    1.72   -0.22 (VIOLATED)
_14542_/A                               1.50    1.72   -0.22 (VIOLATED)
_14662_/X                               1.51    1.72   -0.21 (VIOLATED)
_14541_/X                               1.51    1.72   -0.21 (VIOLATED)
_14438_/A                               1.50    1.71   -0.21 (VIOLATED)
_14429_/A                               1.50    1.71   -0.21 (VIOLATED)
_14427_/A                               1.50    1.71   -0.21 (VIOLATED)
_14432_/A                               1.50    1.71   -0.21 (VIOLATED)
_14428_/A                               1.50    1.71   -0.21 (VIOLATED)
_14433_/A                               1.50    1.71   -0.21 (VIOLATED)
_14434_/A                               1.50    1.71   -0.21 (VIOLATED)
_14426_/A                               1.50    1.71   -0.21 (VIOLATED)
_14424_/A                               1.50    1.71   -0.21 (VIOLATED)
_14421_/A                               1.50    1.71   -0.21 (VIOLATED)
_14430_/A                               1.50    1.71   -0.21 (VIOLATED)
_14436_/A                               1.50    1.71   -0.21 (VIOLATED)
_14431_/A                               1.50    1.71   -0.21 (VIOLATED)
_14435_/A                               1.50    1.71   -0.21 (VIOLATED)
_14423_/A                               1.50    1.71   -0.21 (VIOLATED)
_14422_/A                               1.50    1.71   -0.21 (VIOLATED)
_14437_/A                               1.50    1.71   -0.21 (VIOLATED)
_14425_/A                               1.50    1.71   -0.21 (VIOLATED)
_14439_/A                               1.50    1.71   -0.21 (VIOLATED)
_14420_/X                               1.51    1.71   -0.20 (VIOLATED)
_07852_/S                               1.50    1.69   -0.19 (VIOLATED)
_07846_/S                               1.50    1.69   -0.19 (VIOLATED)
_07854_/S                               1.50    1.69   -0.19 (VIOLATED)
_07850_/S                               1.50    1.69   -0.19 (VIOLATED)
_07848_/S                               1.50    1.69   -0.19 (VIOLATED)
_07832_/S                               1.50    1.69   -0.19 (VIOLATED)
_07822_/S                               1.50    1.69   -0.19 (VIOLATED)
_07838_/S                               1.50    1.69   -0.19 (VIOLATED)
_07818_/S                               1.50    1.69   -0.19 (VIOLATED)
_07806_/S                               1.50    1.69   -0.19 (VIOLATED)
_07836_/S                               1.50    1.69   -0.19 (VIOLATED)
_07808_/S                               1.50    1.69   -0.19 (VIOLATED)
_07842_/S                               1.50    1.69   -0.19 (VIOLATED)
_07826_/S                               1.50    1.69   -0.19 (VIOLATED)
_07856_/S                               1.50    1.69   -0.19 (VIOLATED)
_07812_/S                               1.50    1.69   -0.19 (VIOLATED)
_07820_/S                               1.50    1.69   -0.19 (VIOLATED)
_07824_/S                               1.50    1.69   -0.19 (VIOLATED)
_07844_/S                               1.50    1.69   -0.19 (VIOLATED)
_07814_/S                               1.50    1.69   -0.19 (VIOLATED)
_07816_/S                               1.50    1.69   -0.19 (VIOLATED)
_07840_/S                               1.50    1.69   -0.19 (VIOLATED)
_07810_/S                               1.50    1.69   -0.19 (VIOLATED)
_07834_/S                               1.50    1.69   -0.19 (VIOLATED)
_07830_/S                               1.50    1.69   -0.19 (VIOLATED)
_07828_/S                               1.50    1.69   -0.19 (VIOLATED)
_08434_/A                               1.50    1.69   -0.19 (VIOLATED)
_08402_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08374_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08361_/A                               1.50    1.69   -0.19 (VIOLATED)
_08667_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08433_/A                               1.50    1.69   -0.19 (VIOLATED)
_08454_/A                               1.50    1.69   -0.19 (VIOLATED)
_08612_/A                               1.50    1.69   -0.19 (VIOLATED)
_08604_/C1                              1.50    1.69   -0.19 (VIOLATED)
_08728_/B                               1.50    1.69   -0.19 (VIOLATED)
_08729_/A2                              1.50    1.69   -0.19 (VIOLATED)
_08295_/B1                              1.50    1.69   -0.19 (VIOLATED)
_08136_/B                               1.50    1.69   -0.19 (VIOLATED)
_08206_/A                               1.50    1.69   -0.19 (VIOLATED)
_08212_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08216_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08218_/A                               1.50    1.69   -0.19 (VIOLATED)
_08229_/A1                              1.50    1.69   -0.19 (VIOLATED)
_08236_/A                               1.50    1.69   -0.19 (VIOLATED)
_08252_/B                               1.50    1.69   -0.19 (VIOLATED)
_08262_/A                               1.50    1.69   -0.19 (VIOLATED)
_08284_/A2                              1.50    1.69   -0.19 (VIOLATED)
_08292_/B                               1.50    1.69   -0.19 (VIOLATED)
_07805_/X                               1.51    1.69   -0.18 (VIOLATED)
_08135_/X                               1.51    1.69   -0.18 (VIOLATED)
_14537_/A                               1.50    1.68   -0.18 (VIOLATED)
_14529_/A                               1.50    1.68   -0.18 (VIOLATED)
_14540_/A                               1.50    1.68   -0.18 (VIOLATED)
_14524_/A                               1.50    1.68   -0.18 (VIOLATED)
_14525_/A                               1.50    1.68   -0.18 (VIOLATED)
_14523_/A                               1.50    1.68   -0.18 (VIOLATED)
_14536_/A                               1.50    1.68   -0.18 (VIOLATED)
_14534_/A                               1.50    1.68   -0.18 (VIOLATED)
_14522_/A                               1.50    1.68   -0.18 (VIOLATED)
_14531_/A                               1.50    1.68   -0.18 (VIOLATED)
_14527_/A                               1.50    1.68   -0.18 (VIOLATED)
_14539_/A                               1.50    1.68   -0.18 (VIOLATED)
_14526_/A                               1.50    1.68   -0.18 (VIOLATED)
_14535_/A                               1.50    1.68   -0.18 (VIOLATED)
_14538_/A                               1.50    1.68   -0.18 (VIOLATED)
_14533_/A                               1.50    1.68   -0.18 (VIOLATED)
_14532_/A                               1.50    1.68   -0.18 (VIOLATED)
_14530_/A                               1.50    1.68   -0.18 (VIOLATED)
_14528_/A                               1.50    1.68   -0.18 (VIOLATED)
_14521_/X                               1.51    1.68   -0.17 (VIOLATED)
_13965_/A                               1.50    1.67   -0.17 (VIOLATED)
_13967_/A                               1.50    1.67   -0.17 (VIOLATED)
_13968_/A                               1.50    1.67   -0.17 (VIOLATED)
_13966_/A                               1.50    1.67   -0.17 (VIOLATED)
_13964_/A                               1.50    1.67   -0.17 (VIOLATED)
_13963_/A                               1.50    1.67   -0.17 (VIOLATED)
_13962_/A                               1.50    1.67   -0.17 (VIOLATED)
_13961_/A                               1.50    1.67   -0.17 (VIOLATED)
_13960_/A                               1.50    1.67   -0.17 (VIOLATED)
_13959_/A                               1.50    1.67   -0.17 (VIOLATED)
_13976_/A                               1.50    1.67   -0.17 (VIOLATED)
_13975_/A                               1.50    1.67   -0.17 (VIOLATED)
_13977_/A                               1.50    1.67   -0.17 (VIOLATED)
_13974_/A                               1.50    1.67   -0.17 (VIOLATED)
_13969_/A                               1.50    1.67   -0.17 (VIOLATED)
_13970_/A                               1.50    1.67   -0.17 (VIOLATED)
_13973_/A                               1.50    1.67   -0.17 (VIOLATED)
_13972_/A                               1.50    1.67   -0.17 (VIOLATED)
_13971_/A                               1.50    1.67   -0.17 (VIOLATED)
_14829_/A                               1.50    1.67   -0.17 (VIOLATED)
_14830_/A                               1.50    1.67   -0.17 (VIOLATED)
_14831_/A                               1.50    1.67   -0.17 (VIOLATED)
_14832_/A                               1.50    1.67   -0.17 (VIOLATED)
_14833_/A                               1.50    1.67   -0.17 (VIOLATED)
_14834_/A                               1.50    1.67   -0.17 (VIOLATED)
_14835_/A                               1.50    1.67   -0.17 (VIOLATED)
_14836_/A                               1.50    1.67   -0.17 (VIOLATED)
_14828_/A                               1.50    1.67   -0.17 (VIOLATED)
_14841_/A                               1.50    1.67   -0.17 (VIOLATED)
_14840_/A                               1.50    1.67   -0.17 (VIOLATED)
_14839_/A                               1.50    1.67   -0.17 (VIOLATED)
_14838_/A                               1.50    1.67   -0.17 (VIOLATED)
_14837_/A                               1.50    1.67   -0.17 (VIOLATED)
_14823_/A                               1.50    1.67   -0.17 (VIOLATED)
_14824_/A                               1.50    1.67   -0.17 (VIOLATED)
_14825_/A                               1.50    1.67   -0.17 (VIOLATED)
_14826_/A                               1.50    1.67   -0.17 (VIOLATED)
_14827_/A                               1.50    1.67   -0.17 (VIOLATED)
_13958_/X                               1.51    1.67   -0.16 (VIOLATED)
_14822_/X                               1.51    1.67   -0.16 (VIOLATED)
_08539_/A                               1.50    1.65   -0.15 (VIOLATED)
_08547_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08534_/A                               1.50    1.65   -0.15 (VIOLATED)
_08535_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08487_/A                               1.50    1.65   -0.15 (VIOLATED)
_08476_/B                               1.50    1.65   -0.15 (VIOLATED)
_08489_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08698_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08572_/A                               1.50    1.65   -0.15 (VIOLATED)
_08614_/A                               1.50    1.65   -0.15 (VIOLATED)
_08728_/A                               1.50    1.65   -0.15 (VIOLATED)
_08729_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08104_/B                               1.50    1.65   -0.15 (VIOLATED)
_08290_/B                               1.50    1.65   -0.15 (VIOLATED)
_08331_/C1                              1.50    1.65   -0.15 (VIOLATED)
_08295_/C1                              1.50    1.65   -0.15 (VIOLATED)
_08067_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08029_/B                               1.50    1.65   -0.15 (VIOLATED)
_08117_/A                               1.50    1.65   -0.15 (VIOLATED)
_07987_/B                               1.50    1.65   -0.15 (VIOLATED)
_08057_/A                               1.50    1.65   -0.15 (VIOLATED)
_08063_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08069_/A                               1.50    1.65   -0.15 (VIOLATED)
_08075_/A2                              1.50    1.65   -0.15 (VIOLATED)
_08080_/A1                              1.50    1.65   -0.15 (VIOLATED)
_08087_/A                               1.50    1.65   -0.15 (VIOLATED)
_07986_/X                               1.51    1.65   -0.14 (VIOLATED)
_14801_/A                               1.50    1.64   -0.14 (VIOLATED)
_14800_/A                               1.50    1.64   -0.14 (VIOLATED)
_14799_/A                               1.50    1.64   -0.14 (VIOLATED)
_14798_/A                               1.50    1.64   -0.14 (VIOLATED)
_14794_/A                               1.50    1.64   -0.14 (VIOLATED)
_14795_/A                               1.50    1.64   -0.14 (VIOLATED)
_14796_/A                               1.50    1.64   -0.14 (VIOLATED)
_14797_/A                               1.50    1.64   -0.14 (VIOLATED)
_14793_/A                               1.50    1.64   -0.14 (VIOLATED)
_14792_/A                               1.50    1.64   -0.14 (VIOLATED)
_14791_/A                               1.50    1.64   -0.14 (VIOLATED)
_14790_/A                               1.50    1.64   -0.14 (VIOLATED)
_14789_/A                               1.50    1.64   -0.14 (VIOLATED)
_14788_/A                               1.50    1.64   -0.14 (VIOLATED)
_14784_/A                               1.50    1.64   -0.14 (VIOLATED)
_14783_/A                               1.50    1.64   -0.14 (VIOLATED)
_14787_/A                               1.50    1.64   -0.14 (VIOLATED)
_14785_/A                               1.50    1.64   -0.14 (VIOLATED)
_14786_/A                               1.50    1.64   -0.14 (VIOLATED)
_14782_/X                               1.51    1.64   -0.14 (VIOLATED)
_14082_/A                               1.50    1.63   -0.13 (VIOLATED)
_14084_/A                               1.50    1.63   -0.13 (VIOLATED)
_14089_/A                               1.50    1.63   -0.13 (VIOLATED)
_14090_/A                               1.50    1.63   -0.13 (VIOLATED)
_14088_/A                               1.50    1.63   -0.13 (VIOLATED)
_14087_/A                               1.50    1.63   -0.13 (VIOLATED)
_14086_/A                               1.50    1.63   -0.13 (VIOLATED)
_14080_/A                               1.50    1.63   -0.13 (VIOLATED)
_14081_/A                               1.50    1.63   -0.13 (VIOLATED)
_14083_/A                               1.50    1.63   -0.13 (VIOLATED)
_14085_/A                               1.50    1.63   -0.13 (VIOLATED)
_14098_/A                               1.50    1.63   -0.13 (VIOLATED)
_14097_/A                               1.50    1.63   -0.13 (VIOLATED)
_14096_/A                               1.50    1.63   -0.13 (VIOLATED)
_14095_/A                               1.50    1.63   -0.13 (VIOLATED)
_14094_/A                               1.50    1.63   -0.13 (VIOLATED)
_14093_/A                               1.50    1.63   -0.13 (VIOLATED)
_14092_/A                               1.50    1.63   -0.13 (VIOLATED)
_14091_/A                               1.50    1.63   -0.13 (VIOLATED)
_14079_/X                               1.51    1.63   -0.12 (VIOLATED)
_14476_/A                               1.50    1.59   -0.09 (VIOLATED)
_14474_/A                               1.50    1.59   -0.09 (VIOLATED)
_14479_/A                               1.50    1.59   -0.09 (VIOLATED)
_14473_/A                               1.50    1.59   -0.09 (VIOLATED)
_14466_/A                               1.50    1.59   -0.09 (VIOLATED)
_14470_/A                               1.50    1.59   -0.09 (VIOLATED)
_14463_/A                               1.50    1.59   -0.09 (VIOLATED)
_14475_/A                               1.50    1.59   -0.09 (VIOLATED)
_14469_/A                               1.50    1.59   -0.09 (VIOLATED)
_14472_/A                               1.50    1.59   -0.09 (VIOLATED)
_14478_/A                               1.50    1.59   -0.09 (VIOLATED)
_14464_/A                               1.50    1.59   -0.09 (VIOLATED)
_14480_/A                               1.50    1.59   -0.09 (VIOLATED)
_14477_/A                               1.50    1.59   -0.09 (VIOLATED)
_14467_/A                               1.50    1.59   -0.09 (VIOLATED)
_14468_/A                               1.50    1.59   -0.09 (VIOLATED)
_14462_/A                               1.50    1.59   -0.09 (VIOLATED)
_14465_/A                               1.50    1.59   -0.09 (VIOLATED)
_14471_/A                               1.50    1.59   -0.09 (VIOLATED)
_14461_/X                               1.51    1.59   -0.09 (VIOLATED)
_14849_/A                               1.50    1.58   -0.08 (VIOLATED)
_14850_/A                               1.50    1.58   -0.08 (VIOLATED)
_14851_/A                               1.50    1.58   -0.08 (VIOLATED)
_14852_/A                               1.50    1.58   -0.08 (VIOLATED)
_14847_/A                               1.50    1.58   -0.08 (VIOLATED)
_14848_/A                               1.50    1.58   -0.08 (VIOLATED)
_14846_/A                               1.50    1.58   -0.08 (VIOLATED)
_14845_/A                               1.50    1.58   -0.08 (VIOLATED)
_14843_/A                               1.50    1.58   -0.08 (VIOLATED)
_14844_/A                               1.50    1.58   -0.08 (VIOLATED)
_14853_/A                               1.50    1.58   -0.08 (VIOLATED)
_14859_/A                               1.50    1.57   -0.07 (VIOLATED)
_14861_/A                               1.50    1.57   -0.07 (VIOLATED)
_14860_/A                               1.50    1.57   -0.07 (VIOLATED)
_14858_/A                               1.50    1.57   -0.07 (VIOLATED)
_14857_/A                               1.50    1.57   -0.07 (VIOLATED)
_14856_/A                               1.50    1.57   -0.07 (VIOLATED)
_14854_/A                               1.50    1.57   -0.07 (VIOLATED)
_14855_/A                               1.50    1.57   -0.07 (VIOLATED)
_14842_/X                               1.51    1.57   -0.07 (VIOLATED)
_14012_/A                               1.50    1.56   -0.06 (VIOLATED)
_14014_/A                               1.50    1.56   -0.06 (VIOLATED)
_14013_/A                               1.50    1.56   -0.06 (VIOLATED)
_14015_/A                               1.50    1.56   -0.06 (VIOLATED)
_14008_/A                               1.50    1.56   -0.06 (VIOLATED)
_14009_/A                               1.50    1.56   -0.06 (VIOLATED)
_14010_/A                               1.50    1.56   -0.06 (VIOLATED)
_14016_/A                               1.50    1.56   -0.06 (VIOLATED)
_14011_/A                               1.50    1.56   -0.06 (VIOLATED)
_14017_/A                               1.50    1.56   -0.06 (VIOLATED)
_14007_/A                               1.50    1.56   -0.06 (VIOLATED)
_14006_/A                               1.50    1.56   -0.06 (VIOLATED)
_14005_/A                               1.50    1.56   -0.06 (VIOLATED)
_14004_/A                               1.50    1.56   -0.06 (VIOLATED)
_14002_/A                               1.50    1.56   -0.06 (VIOLATED)
_14001_/A                               1.50    1.56   -0.06 (VIOLATED)
_14003_/A                               1.50    1.56   -0.06 (VIOLATED)
_14000_/A                               1.50    1.56   -0.06 (VIOLATED)
_13999_/A                               1.50    1.56   -0.06 (VIOLATED)
_13998_/X                               1.51    1.56   -0.06 (VIOLATED)
_07718_/S                               1.50    1.54   -0.04 (VIOLATED)
_07702_/S                               1.50    1.54   -0.04 (VIOLATED)
_07748_/S                               1.50    1.54   -0.04 (VIOLATED)
_07724_/S                               1.50    1.54   -0.04 (VIOLATED)
_07704_/S                               1.50    1.54   -0.04 (VIOLATED)
_07712_/S                               1.50    1.54   -0.04 (VIOLATED)
_07706_/S                               1.50    1.54   -0.04 (VIOLATED)
_07710_/S                               1.50    1.54   -0.04 (VIOLATED)
_07700_/S                               1.50    1.54   -0.04 (VIOLATED)
_07728_/S                               1.50    1.54   -0.04 (VIOLATED)
_07736_/S                               1.50    1.54   -0.04 (VIOLATED)
_07722_/S                               1.50    1.54   -0.04 (VIOLATED)
_07730_/S                               1.50    1.54   -0.04 (VIOLATED)
_07726_/S                               1.50    1.54   -0.04 (VIOLATED)
_07716_/S                               1.50    1.54   -0.04 (VIOLATED)
_07720_/S                               1.50    1.54   -0.04 (VIOLATED)
_07714_/S                               1.50    1.54   -0.04 (VIOLATED)
_07746_/S                               1.50    1.54   -0.04 (VIOLATED)
_07738_/S                               1.50    1.54   -0.04 (VIOLATED)
_07734_/S                               1.50    1.54   -0.04 (VIOLATED)
_07744_/S                               1.50    1.54   -0.04 (VIOLATED)
_07732_/S                               1.50    1.54   -0.04 (VIOLATED)
_07750_/S                               1.50    1.54   -0.04 (VIOLATED)
_07742_/S                               1.50    1.54   -0.04 (VIOLATED)
_07708_/S                               1.50    1.54   -0.04 (VIOLATED)
_07740_/S                               1.50    1.54   -0.04 (VIOLATED)
_14403_/A                               1.50    1.54   -0.04 (VIOLATED)
_14413_/A                               1.50    1.54   -0.04 (VIOLATED)
_14419_/A                               1.50    1.54   -0.04 (VIOLATED)
_14404_/A                               1.50    1.54   -0.04 (VIOLATED)
_14409_/A                               1.50    1.54   -0.04 (VIOLATED)
_14416_/A                               1.50    1.54   -0.04 (VIOLATED)
_14412_/A                               1.50    1.54   -0.04 (VIOLATED)
_14410_/A                               1.50    1.54   -0.04 (VIOLATED)
_14415_/A                               1.50    1.54   -0.04 (VIOLATED)
_14414_/A                               1.50    1.54   -0.04 (VIOLATED)
_14418_/A                               1.50    1.54   -0.04 (VIOLATED)
_14417_/A                               1.50    1.54   -0.04 (VIOLATED)
_14406_/A                               1.50    1.54   -0.04 (VIOLATED)
_14411_/A                               1.50    1.54   -0.04 (VIOLATED)
_14401_/A                               1.50    1.54   -0.04 (VIOLATED)
_14402_/A                               1.50    1.54   -0.04 (VIOLATED)
_14407_/A                               1.50    1.54   -0.04 (VIOLATED)
_14405_/A                               1.50    1.54   -0.04 (VIOLATED)
_14408_/A                               1.50    1.54   -0.04 (VIOLATED)
_07699_/X                               1.51    1.54   -0.04 (VIOLATED)
_14400_/X                               1.51    1.54   -0.03 (VIOLATED)
_14866_/A                               1.50    1.52   -0.02 (VIOLATED)
_14865_/A                               1.50    1.52   -0.02 (VIOLATED)
_14864_/A                               1.50    1.52   -0.02 (VIOLATED)
_14863_/A                               1.50    1.52   -0.02 (VIOLATED)
_14867_/A                               1.50    1.52   -0.02 (VIOLATED)
_14869_/A                               1.50    1.52   -0.02 (VIOLATED)
_14870_/A                               1.50    1.52   -0.02 (VIOLATED)
_14868_/A                               1.50    1.52   -0.02 (VIOLATED)
_14871_/A                               1.50    1.52   -0.02 (VIOLATED)
_14872_/A                               1.50    1.52   -0.02 (VIOLATED)
_14881_/A                               1.50    1.52   -0.02 (VIOLATED)
_14880_/A                               1.50    1.52   -0.02 (VIOLATED)
_14873_/A                               1.50    1.52   -0.02 (VIOLATED)
_14874_/A                               1.50    1.52   -0.02 (VIOLATED)
_14875_/A                               1.50    1.52   -0.02 (VIOLATED)
_14876_/A                               1.50    1.52   -0.02 (VIOLATED)
_14877_/A                               1.50    1.52   -0.02 (VIOLATED)
_14878_/A                               1.50    1.52   -0.02 (VIOLATED)
_14879_/A                               1.50    1.52   -0.02 (VIOLATED)
_14862_/X                               1.51    1.52   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_07752_/X                               0.13    0.19   -0.06 (VIOLATED)
_14702_/X                               0.13    0.19   -0.06 (VIOLATED)
_07540_/X                               0.13    0.18   -0.05 (VIOLATED)
_14722_/X                               0.13    0.18   -0.05 (VIOLATED)
_14742_/X                               0.13    0.18   -0.05 (VIOLATED)
_14642_/X                               0.13    0.17   -0.04 (VIOLATED)
_14762_/X                               0.13    0.17   -0.04 (VIOLATED)
_14360_/X                               0.13    0.17   -0.04 (VIOLATED)
_07487_/X                               0.13    0.16   -0.03 (VIOLATED)
_14501_/X                               0.13    0.16   -0.03 (VIOLATED)
_07593_/X                               0.13    0.16   -0.03 (VIOLATED)
_07380_/X                               0.13    0.16   -0.03 (VIOLATED)
_14682_/X                               0.13    0.16   -0.03 (VIOLATED)
_14481_/X                               0.13    0.15   -0.02 (VIOLATED)
_14561_/X                               0.13    0.15   -0.02 (VIOLATED)
_14380_/X                               0.13    0.15   -0.02 (VIOLATED)
_07646_/X                               0.13    0.15   -0.02 (VIOLATED)
_14541_/X                               0.13    0.15   -0.02 (VIOLATED)
_14662_/X                               0.13    0.15   -0.02 (VIOLATED)
_14420_/X                               0.13    0.15   -0.02 (VIOLATED)
_07805_/X                               0.13    0.15   -0.02 (VIOLATED)
_08135_/X                               0.13    0.15   -0.02 (VIOLATED)
_14521_/X                               0.13    0.15   -0.02 (VIOLATED)
_14822_/X                               0.13    0.15   -0.02 (VIOLATED)
_13958_/X                               0.13    0.15   -0.02 (VIOLATED)
_07986_/X                               0.13    0.14   -0.01 (VIOLATED)
_14782_/X                               0.13    0.14   -0.01 (VIOLATED)
_14079_/X                               0.13    0.14   -0.01 (VIOLATED)
_14461_/X                               0.13    0.14   -0.01 (VIOLATED)
_14842_/X                               0.13    0.14   -0.01 (VIOLATED)
_13998_/X                               0.13    0.14   -0.01 (VIOLATED)
_07699_/X                               0.13    0.13   -0.00 (VIOLATED)
_14400_/X                               0.13    0.13   -0.00 (VIOLATED)
_14862_/X                               0.13    0.13   -0.00 (VIOLATED)
_14119_/X                               0.13    0.13   -0.00 (VIOLATED)


===========================================================================
max slew violation count 745
max fanout violation count 0
max cap violation count 35
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 14.26

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.36
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_14905_/CLK ^
   5.87
_15594_/CLK ^
   5.31      0.00       0.56

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.19e-03   1.79e-03   7.35e-09   3.98e-03  20.5%
Combinational          7.24e-03   8.19e-03   3.05e-08   1.54e-02  79.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.44e-03   9.98e-03   3.79e-08   1.94e-02 100.0%
                          48.6%      51.4%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 96609 u^2 28% utilization.
area_report_end
