0.7
2020.2
Oct 14 2022
05:07:14
/home/kevinkim/cs1410_lab/lab4_STAFF/lab4/lab4_server/project_1.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v,1761958119,verilog,,,,blk_mem_gen_0,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_STAFF/lab4/lab4_server/source/cpu.svh,1761920661,verilog,,,,,,,,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/project_1.sim/sim_1/behav/xsim/glbl.v,1762299815,verilog,,,,glbl,,uvm,,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_ALU_DECODER.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_CONTROL_UNIT.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,STAFF_ALU_DECODER,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_CONTROL_UNIT.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_INSTR_DECODER.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,STAFF_CONTROL_UNIT,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_INSTR_DECODER.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_MAIN_DECODER.sv,,STAFF_INSTR_DECODER,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_MAIN_DECODER.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SHIFT_EXTEND.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,STAFF_MAIN_DECODER,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SHIFT_EXTEND.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SIGN_EXTEND.sv,,STAFF_SHIFT_EXTEND,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SIGN_EXTEND.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv,,STAFF_SIGN_EXTEND,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,STAFF_cpu,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv,,STAFF_mux2to1,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/alu.sv,,STAFF_mux4to1,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/alu.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,alu,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,1762299815,verilog,,,,,,,,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_file.sv,,reg_en,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_file.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/rw_ram.sv,,reg_file,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/rw_ram.sv,1762299815,systemVerilog,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/tb/cpu_tb.sv,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,rw_ram,,uvm,../../../../source,,,,,
/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/tb/cpu_tb.sv,1762299815,systemVerilog,,,/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/cpu.svh,cpu_tb,,uvm,../../../../source,,,,,
