{"vcs1":{"timestamp_begin":1731440292.700882025, "rt":1.65, "ut":0.47, "st":0.21}}
{"vcselab":{"timestamp_begin":1731440294.417544551, "rt":0.87, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1731440295.352333267, "rt":0.25, "ut":0.10, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731440292.169378172}
{"VCS_COMP_START_TIME": 1731440292.169378172}
{"VCS_COMP_END_TIME": 1731440297.125614409}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331280}}
{"stitch_vcselab": {"peak_mem": 231552}}
