    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; nHIB
nHIB__0__DM__MASK EQU 0x1C0000
nHIB__0__DM__SHIFT EQU 18
nHIB__0__DR EQU CYREG_PRT3_DR
nHIB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
nHIB__0__HSIOM_MASK EQU 0x0F000000
nHIB__0__HSIOM_SHIFT EQU 24
nHIB__0__INTCFG EQU CYREG_PRT3_INTCFG
nHIB__0__INTSTAT EQU CYREG_PRT3_INTSTAT
nHIB__0__MASK EQU 0x40
nHIB__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
nHIB__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
nHIB__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
nHIB__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
nHIB__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
nHIB__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
nHIB__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
nHIB__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
nHIB__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
nHIB__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
nHIB__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
nHIB__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
nHIB__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
nHIB__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
nHIB__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
nHIB__0__PC EQU CYREG_PRT3_PC
nHIB__0__PC2 EQU CYREG_PRT3_PC2
nHIB__0__PORT EQU 3
nHIB__0__PS EQU CYREG_PRT3_PS
nHIB__0__SHIFT EQU 6
nHIB__DR EQU CYREG_PRT3_DR
nHIB__INTCFG EQU CYREG_PRT3_INTCFG
nHIB__INTSTAT EQU CYREG_PRT3_INTSTAT
nHIB__MASK EQU 0x40
nHIB__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
nHIB__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
nHIB__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
nHIB__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
nHIB__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
nHIB__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
nHIB__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
nHIB__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
nHIB__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
nHIB__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
nHIB__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
nHIB__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
nHIB__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
nHIB__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
nHIB__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
nHIB__PC EQU CYREG_PRT3_PC
nHIB__PC2 EQU CYREG_PRT3_PC2
nHIB__PORT EQU 3
nHIB__PS EQU CYREG_PRT3_PS
nHIB__SHIFT EQU 6

; UARTM_BUART
UARTM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UARTM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
UARTM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UARTM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
UARTM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UARTM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
UARTM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
UARTM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UARTM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UARTM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UARTM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
UARTM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
UARTM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_03
UARTM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_03
UARTM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
UARTM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_03
UARTM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_03
UARTM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UARTM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
UARTM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_03
UARTM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_03
UARTM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UARTM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UARTM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UARTM_BUART_sRX_RxSts__3__MASK EQU 0x08
UARTM_BUART_sRX_RxSts__3__POS EQU 3
UARTM_BUART_sRX_RxSts__4__MASK EQU 0x10
UARTM_BUART_sRX_RxSts__4__POS EQU 4
UARTM_BUART_sRX_RxSts__5__MASK EQU 0x20
UARTM_BUART_sRX_RxSts__5__POS EQU 5
UARTM_BUART_sRX_RxSts__MASK EQU 0x38
UARTM_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
UARTM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UARTM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_00
UARTM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_00
UARTM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UARTM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UARTM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UARTM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
UARTM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
UARTM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UARTM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
UARTM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
UARTM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UARTM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UARTM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
UARTM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
UARTM_BUART_sTX_TxSts__0__MASK EQU 0x01
UARTM_BUART_sTX_TxSts__0__POS EQU 0
UARTM_BUART_sTX_TxSts__1__MASK EQU 0x02
UARTM_BUART_sTX_TxSts__1__POS EQU 1
UARTM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UARTM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UARTM_BUART_sTX_TxSts__2__MASK EQU 0x04
UARTM_BUART_sTX_TxSts__2__POS EQU 2
UARTM_BUART_sTX_TxSts__3__MASK EQU 0x08
UARTM_BUART_sTX_TxSts__3__POS EQU 3
UARTM_BUART_sTX_TxSts__MASK EQU 0x0F
UARTM_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
UARTM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UARTM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01

; UARTM_IntClock
UARTM_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UARTM_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
UARTM_IntClock__ENABLE_MASK EQU 0x80000000
UARTM_IntClock__MASK EQU 0x80000000
UARTM_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Rx_ISR
Rx_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Rx_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Rx_ISR__INTC_MASK EQU 0x01
Rx_ISR__INTC_NUMBER EQU 0
Rx_ISR__INTC_PRIOR_MASK EQU 0xC0
Rx_ISR__INTC_PRIOR_NUM EQU 3
Rx_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Rx_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Rx_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_rx
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; LED_BLUE
LED_BLUE__0__DM__MASK EQU 0xE00
LED_BLUE__0__DM__SHIFT EQU 9
LED_BLUE__0__DR EQU CYREG_PRT0_DR
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_BLUE__0__HSIOM_MASK EQU 0x0000F000
LED_BLUE__0__HSIOM_SHIFT EQU 12
LED_BLUE__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_BLUE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_BLUE__0__MASK EQU 0x08
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__0__PC EQU CYREG_PRT0_PC
LED_BLUE__0__PC2 EQU CYREG_PRT0_PC2
LED_BLUE__0__PORT EQU 0
LED_BLUE__0__PS EQU CYREG_PRT0_PS
LED_BLUE__0__SHIFT EQU 3
LED_BLUE__DR EQU CYREG_PRT0_DR
LED_BLUE__INTCFG EQU CYREG_PRT0_INTCFG
LED_BLUE__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_BLUE__MASK EQU 0x08
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__PC EQU CYREG_PRT0_PC
LED_BLUE__PC2 EQU CYREG_PRT0_PC2
LED_BLUE__PORT EQU 0
LED_BLUE__PS EQU CYREG_PRT0_PS
LED_BLUE__SHIFT EQU 3

; m_rx_pin
m_rx_pin__0__DM__MASK EQU 0x7000
m_rx_pin__0__DM__SHIFT EQU 12
m_rx_pin__0__DR EQU CYREG_PRT0_DR
m_rx_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
m_rx_pin__0__HSIOM_MASK EQU 0x000F0000
m_rx_pin__0__HSIOM_SHIFT EQU 16
m_rx_pin__0__INTCFG EQU CYREG_PRT0_INTCFG
m_rx_pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
m_rx_pin__0__MASK EQU 0x10
m_rx_pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_rx_pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_rx_pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_rx_pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_rx_pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_rx_pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_rx_pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_rx_pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_rx_pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_rx_pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_rx_pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_rx_pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_rx_pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_rx_pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_rx_pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_rx_pin__0__PC EQU CYREG_PRT0_PC
m_rx_pin__0__PC2 EQU CYREG_PRT0_PC2
m_rx_pin__0__PORT EQU 0
m_rx_pin__0__PS EQU CYREG_PRT0_PS
m_rx_pin__0__SHIFT EQU 4
m_rx_pin__DR EQU CYREG_PRT0_DR
m_rx_pin__INTCFG EQU CYREG_PRT0_INTCFG
m_rx_pin__INTSTAT EQU CYREG_PRT0_INTSTAT
m_rx_pin__MASK EQU 0x10
m_rx_pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_rx_pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_rx_pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_rx_pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_rx_pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_rx_pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_rx_pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_rx_pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_rx_pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_rx_pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_rx_pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_rx_pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_rx_pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_rx_pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_rx_pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_rx_pin__PC EQU CYREG_PRT0_PC
m_rx_pin__PC2 EQU CYREG_PRT0_PC2
m_rx_pin__PORT EQU 0
m_rx_pin__PS EQU CYREG_PRT0_PS
m_rx_pin__SHIFT EQU 4

; m_tx_pin
m_tx_pin__0__DM__MASK EQU 0x38000
m_tx_pin__0__DM__SHIFT EQU 15
m_tx_pin__0__DR EQU CYREG_PRT0_DR
m_tx_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
m_tx_pin__0__HSIOM_MASK EQU 0x00F00000
m_tx_pin__0__HSIOM_SHIFT EQU 20
m_tx_pin__0__INTCFG EQU CYREG_PRT0_INTCFG
m_tx_pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
m_tx_pin__0__MASK EQU 0x20
m_tx_pin__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
m_tx_pin__0__OUT_SEL_SHIFT EQU 10
m_tx_pin__0__OUT_SEL_VAL EQU 2
m_tx_pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_tx_pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_tx_pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_tx_pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_tx_pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_tx_pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_tx_pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_tx_pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_tx_pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_tx_pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_tx_pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_tx_pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_tx_pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_tx_pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_tx_pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_tx_pin__0__PC EQU CYREG_PRT0_PC
m_tx_pin__0__PC2 EQU CYREG_PRT0_PC2
m_tx_pin__0__PORT EQU 0
m_tx_pin__0__PS EQU CYREG_PRT0_PS
m_tx_pin__0__SHIFT EQU 5
m_tx_pin__DR EQU CYREG_PRT0_DR
m_tx_pin__INTCFG EQU CYREG_PRT0_INTCFG
m_tx_pin__INTSTAT EQU CYREG_PRT0_INTSTAT
m_tx_pin__MASK EQU 0x20
m_tx_pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_tx_pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_tx_pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_tx_pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_tx_pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_tx_pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_tx_pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_tx_pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_tx_pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_tx_pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_tx_pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_tx_pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_tx_pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_tx_pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_tx_pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_tx_pin__PC EQU CYREG_PRT0_PC
m_tx_pin__PC2 EQU CYREG_PRT0_PC2
m_tx_pin__PORT EQU 0
m_tx_pin__PS EQU CYREG_PRT0_PS
m_tx_pin__SHIFT EQU 5

; LED_GREEN
LED_GREEN__0__DM__MASK EQU 0x1C0
LED_GREEN__0__DM__SHIFT EQU 6
LED_GREEN__0__DR EQU CYREG_PRT0_DR
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_GREEN__0__HSIOM_MASK EQU 0x00000F00
LED_GREEN__0__HSIOM_SHIFT EQU 8
LED_GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__0__PC EQU CYREG_PRT0_PC
LED_GREEN__0__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__0__PORT EQU 0
LED_GREEN__0__PS EQU CYREG_PRT0_PS
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__DR EQU CYREG_PRT0_DR
LED_GREEN__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__MASK EQU 0x04
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__PC EQU CYREG_PRT0_PC
LED_GREEN__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__PORT EQU 0
LED_GREEN__PS EQU CYREG_PRT0_PS
LED_GREEN__SHIFT EQU 2

; m_cts_pin
m_cts_pin__0__DM__MASK EQU 0xE00000
m_cts_pin__0__DM__SHIFT EQU 21
m_cts_pin__0__DR EQU CYREG_PRT0_DR
m_cts_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
m_cts_pin__0__HSIOM_MASK EQU 0xF0000000
m_cts_pin__0__HSIOM_SHIFT EQU 28
m_cts_pin__0__INTCFG EQU CYREG_PRT0_INTCFG
m_cts_pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
m_cts_pin__0__MASK EQU 0x80
m_cts_pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_cts_pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_cts_pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_cts_pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_cts_pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_cts_pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_cts_pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_cts_pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_cts_pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_cts_pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_cts_pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_cts_pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_cts_pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_cts_pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_cts_pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_cts_pin__0__PC EQU CYREG_PRT0_PC
m_cts_pin__0__PC2 EQU CYREG_PRT0_PC2
m_cts_pin__0__PORT EQU 0
m_cts_pin__0__PS EQU CYREG_PRT0_PS
m_cts_pin__0__SHIFT EQU 7
m_cts_pin__DR EQU CYREG_PRT0_DR
m_cts_pin__INTCFG EQU CYREG_PRT0_INTCFG
m_cts_pin__INTSTAT EQU CYREG_PRT0_INTSTAT
m_cts_pin__MASK EQU 0x80
m_cts_pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
m_cts_pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
m_cts_pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
m_cts_pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
m_cts_pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
m_cts_pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
m_cts_pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
m_cts_pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
m_cts_pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
m_cts_pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
m_cts_pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
m_cts_pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
m_cts_pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
m_cts_pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
m_cts_pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
m_cts_pin__PC EQU CYREG_PRT0_PC
m_cts_pin__PC2 EQU CYREG_PRT0_PC2
m_cts_pin__PORT EQU 0
m_cts_pin__PS EQU CYREG_PRT0_PS
m_cts_pin__SHIFT EQU 7

; m_rts_pin
m_rts_pin__0__DM__MASK EQU 0xE00000
m_rts_pin__0__DM__SHIFT EQU 21
m_rts_pin__0__DR EQU CYREG_PRT3_DR
m_rts_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
m_rts_pin__0__HSIOM_MASK EQU 0xF0000000
m_rts_pin__0__HSIOM_SHIFT EQU 28
m_rts_pin__0__INTCFG EQU CYREG_PRT3_INTCFG
m_rts_pin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
m_rts_pin__0__MASK EQU 0x80
m_rts_pin__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
m_rts_pin__0__OUT_SEL_SHIFT EQU 14
m_rts_pin__0__OUT_SEL_VAL EQU 3
m_rts_pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
m_rts_pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
m_rts_pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
m_rts_pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
m_rts_pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
m_rts_pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
m_rts_pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
m_rts_pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
m_rts_pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
m_rts_pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
m_rts_pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
m_rts_pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
m_rts_pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
m_rts_pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
m_rts_pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
m_rts_pin__0__PC EQU CYREG_PRT3_PC
m_rts_pin__0__PC2 EQU CYREG_PRT3_PC2
m_rts_pin__0__PORT EQU 3
m_rts_pin__0__PS EQU CYREG_PRT3_PS
m_rts_pin__0__SHIFT EQU 7
m_rts_pin__DR EQU CYREG_PRT3_DR
m_rts_pin__INTCFG EQU CYREG_PRT3_INTCFG
m_rts_pin__INTSTAT EQU CYREG_PRT3_INTSTAT
m_rts_pin__MASK EQU 0x80
m_rts_pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
m_rts_pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
m_rts_pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
m_rts_pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
m_rts_pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
m_rts_pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
m_rts_pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
m_rts_pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
m_rts_pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
m_rts_pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
m_rts_pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
m_rts_pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
m_rts_pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
m_rts_pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
m_rts_pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
m_rts_pin__PC EQU CYREG_PRT3_PC
m_rts_pin__PC2 EQU CYREG_PRT3_PC2
m_rts_pin__PORT EQU 3
m_rts_pin__PS EQU CYREG_PRT3_PS
m_rts_pin__SHIFT EQU 7

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
