# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:13:11 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity piped_mac
# -- Compiling architecture behavioral of piped_mac
# End time: 18:13:11 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:13:11 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity piped_mac_tb
# -- Compiling architecture mixed of piped_mac_tb
# End time: 18:13:11 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do piped_mac_template_tb.do
# vsim -voptargs="+acc" work.piped_mac_tb 
# Start time: 18:13:28 on Dec 10,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.piped_mac_tb(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.piped_mac(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /piped_mac_tb/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
run
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:28 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity piped_mac
# -- Compiling architecture behavioral of piped_mac
# End time: 18:17:28 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:30 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/larimore/cpre482x/lab3_pipeline/cpre482x-lab3/hw/MacPipe/hdl/piped_mac_template_tb.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity piped_mac_tb
# -- Compiling architecture mixed of piped_mac_tb
# End time: 18:17:30 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
quit -sim
# End time: 18:17:37 on Dec 10,2021, Elapsed time: 0:04:09
# Errors: 0, Warnings: 1
do piped_mac_template_tb.do
# vsim -voptargs="+acc" work.piped_mac_tb 
# Start time: 18:17:40 on Dec 10,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.piped_mac_tb(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.piped_mac(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /piped_mac_tb/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
run
quit -sim
# End time: 18:28:34 on Dec 10,2021, Elapsed time: 0:10:54
# Errors: 0, Warnings: 1
do piped_mac_template_tb.do
# vsim -voptargs="+acc" work.piped_mac_tb 
# Start time: 18:28:36 on Dec 10,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.piped_mac_tb(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.piped_mac(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /piped_mac_tb/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
run
