Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Nov 30 20:04:22 2017
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file pattern_compare_power_routed.rpt -pb pattern_compare_power_summary_routed.pb -rpx pattern_compare_power_routed.rpx
| Design           : pattern_compare
| Device           : xcku035-ffva1156-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.521 |
| Dynamic (W)              | 0.016 |
| Device Static (W)        | 0.504 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 99.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| CLB Logic      |    <0.001 |      189 |       --- |             --- |
|   LUT as Logic |    <0.001 |      108 |    203128 |            0.05 |
|   Register     |    <0.001 |       73 |    406256 |            0.02 |
|   Others       |     0.000 |        3 |       --- |             --- |
| Signals        |     0.003 |      404 |       --- |             --- |
| I/O            |     0.011 |      296 |       520 |           56.92 |
| Static Power   |     0.504 |          |           |                 |
| Total          |     0.521 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |     0.166 |       0.005 |      0.161 |
| Vccaux     |       1.800 |     0.096 |       0.000 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       1.000 |     0.024 |       0.007 |      0.017 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.012 |       0.000 |      0.012 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| pattern_compare                   |     0.016 |
|   clk_IBUF_inst                   |     0.001 |
|   current_pattern_reg[0,0][0]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][0]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][0]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][0]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][1]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][1]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][1]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][1]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][2]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][2]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][2]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][2]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][3]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][3]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][3]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][3]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][4]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][4]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][4]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][4]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][5]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][5]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][5]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][5]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][6]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][6]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][6]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][6]_i_5 |    <0.001 |
|   current_pattern_reg[0,0][7]_i_2 |    <0.001 |
|   current_pattern_reg[0,0][7]_i_3 |    <0.001 |
|   current_pattern_reg[0,0][7]_i_4 |    <0.001 |
|   current_pattern_reg[0,0][7]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][0]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][0]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][0]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][0]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][1]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][1]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][1]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][1]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][2]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][2]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][2]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][2]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][3]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][3]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][3]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][3]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][4]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][4]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][4]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][4]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][5]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][5]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][5]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][5]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][6]_i_2 |    <0.001 |
|   current_pattern_reg[0,1][6]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][6]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][6]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][7]_i_3 |    <0.001 |
|   current_pattern_reg[0,1][7]_i_4 |    <0.001 |
|   current_pattern_reg[0,1][7]_i_5 |    <0.001 |
|   current_pattern_reg[0,1][7]_i_8 |    <0.001 |
|   current_pattern_reg[1,0][0]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][0]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][0]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][0]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][1]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][1]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][1]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][1]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][2]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][2]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][2]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][2]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][3]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][3]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][3]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][3]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][4]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][4]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][4]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][4]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][5]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][5]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][5]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][5]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][6]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][6]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][6]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][6]_i_5 |    <0.001 |
|   current_pattern_reg[1,0][7]_i_2 |    <0.001 |
|   current_pattern_reg[1,0][7]_i_3 |    <0.001 |
|   current_pattern_reg[1,0][7]_i_4 |    <0.001 |
|   current_pattern_reg[1,0][7]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][0]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][0]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][0]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][0]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][1]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][1]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][1]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][1]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][2]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][2]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][2]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][2]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][3]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][3]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][3]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][3]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][4]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][4]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][4]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][4]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][5]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][5]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][5]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][5]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][6]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][6]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][6]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][6]_i_5 |    <0.001 |
|   current_pattern_reg[1,1][7]_i_2 |    <0.001 |
|   current_pattern_reg[1,1][7]_i_3 |    <0.001 |
|   current_pattern_reg[1,1][7]_i_4 |    <0.001 |
|   current_pattern_reg[1,1][7]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][0]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][0]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][0]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][0]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][1]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][1]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][1]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][1]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][2]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][2]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][2]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][2]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][3]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][3]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][3]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][3]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][4]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][4]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][4]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][4]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][5]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][5]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][5]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][5]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][6]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][6]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][6]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][6]_i_5 |    <0.001 |
|   current_pattern_reg[2,0][7]_i_2 |    <0.001 |
|   current_pattern_reg[2,0][7]_i_3 |    <0.001 |
|   current_pattern_reg[2,0][7]_i_4 |    <0.001 |
|   current_pattern_reg[2,0][7]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][0]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][0]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][0]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][0]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][1]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][1]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][1]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][1]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][2]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][2]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][2]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][2]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][3]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][3]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][3]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][3]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][4]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][4]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][4]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][4]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][5]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][5]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][5]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][5]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][6]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][6]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][6]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][6]_i_5 |    <0.001 |
|   current_pattern_reg[2,1][7]_i_2 |    <0.001 |
|   current_pattern_reg[2,1][7]_i_3 |    <0.001 |
|   current_pattern_reg[2,1][7]_i_4 |    <0.001 |
|   current_pattern_reg[2,1][7]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][0]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][0]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][0]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][0]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][1]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][1]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][1]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][1]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][2]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][2]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][2]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][2]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][3]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][3]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][3]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][3]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][4]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][4]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][4]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][4]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][5]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][5]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][5]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][5]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][6]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][6]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][6]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][6]_i_5 |    <0.001 |
|   current_pattern_reg[3,0][7]_i_2 |    <0.001 |
|   current_pattern_reg[3,0][7]_i_3 |    <0.001 |
|   current_pattern_reg[3,0][7]_i_4 |    <0.001 |
|   current_pattern_reg[3,0][7]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][0]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][0]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][0]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][0]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][1]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][1]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][1]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][1]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][2]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][2]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][2]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][2]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][3]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][3]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][3]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][3]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][4]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][4]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][4]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][4]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][5]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][5]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][5]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][5]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][6]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][6]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][6]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][6]_i_5 |    <0.001 |
|   current_pattern_reg[3,1][7]_i_2 |    <0.001 |
|   current_pattern_reg[3,1][7]_i_3 |    <0.001 |
|   current_pattern_reg[3,1][7]_i_4 |    <0.001 |
|   current_pattern_reg[3,1][7]_i_5 |    <0.001 |
|   norm_done_IBUF_inst             |    <0.001 |
|   patterns_matched_reg[3]_i_10    |    <0.001 |
|   patterns_matched_reg[3]_i_13    |    <0.001 |
|   patterns_matched_reg[3]_i_16    |    <0.001 |
|   patterns_matched_reg[3]_i_19    |    <0.001 |
|   patterns_matched_reg[3]_i_20    |    <0.001 |
|   patterns_matched_reg[3]_i_22    |    <0.001 |
|   patterns_matched_reg[3]_i_24    |    <0.001 |
|   patterns_matched_reg[3]_i_26    |    <0.001 |
|   patterns_matched_reg[3]_i_28    |    <0.001 |
|   patterns_matched_reg[3]_i_30    |    <0.001 |
|   patterns_matched_reg[3]_i_32    |    <0.001 |
|   patterns_matched_reg[3]_i_34    |    <0.001 |
|   patterns_matched_reg[3]_i_36    |    <0.001 |
|   patterns_matched_reg[3]_i_38    |    <0.001 |
|   patterns_matched_reg[3]_i_40    |    <0.001 |
|   patterns_matched_reg[3]_i_42    |    <0.001 |
|   patterns_matched_reg[3]_i_44    |    <0.001 |
|   patterns_matched_reg[3]_i_46    |    <0.001 |
|   patterns_matched_reg[3]_i_48    |    <0.001 |
|   patterns_matched_reg[3]_i_50    |    <0.001 |
|   patterns_matched_reg[3]_i_52    |    <0.001 |
|   patterns_matched_reg[3]_i_53    |    <0.001 |
|   patterns_matched_reg[3]_i_54    |    <0.001 |
|   patterns_matched_reg[3]_i_55    |    <0.001 |
|   patterns_matched_reg[3]_i_56    |    <0.001 |
|   patterns_matched_reg[3]_i_57    |    <0.001 |
|   patterns_matched_reg[3]_i_58    |    <0.001 |
|   patterns_matched_reg[3]_i_59    |    <0.001 |
|   patterns_matched_reg[3]_i_60    |    <0.001 |
|   patterns_matched_reg[3]_i_61    |    <0.001 |
|   patterns_matched_reg[3]_i_62    |    <0.001 |
|   patterns_matched_reg[3]_i_63    |    <0.001 |
|   reset_IBUF_inst                 |    <0.001 |
+-----------------------------------+-----------+


