<html><body><samp><pre>
<!@TC:1496935726>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2
#OS: Windows 8 6.2
#Hostname: LAPTOP-UCQD4H1A

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496935726> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496935726> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1496935726> | Setting time resolution to ns
@N: : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_Main\CU_Main.vhd:17:7:17:14:@N::@XP_MSG">CU_Main.vhd(17)</a><!@TM:1496935726> | Top entity is set to CU_Main.
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd changed - recompiling
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_Main\CU_Main.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd changed - recompiling
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_Main\CU_Main.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1496935726> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_Main\CU_Main.vhd:17:7:17:14:@N:CD630:@XP_MSG">CU_Main.vhd(17)</a><!@TM:1496935726> | Synthesizing work.cu_main.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:22:7:22:22:@N:CD630:@XP_MSG">WOLF_CONTROLLER.vhd(22)</a><!@TM:1496935726> | Synthesizing work.wolf_controller.architecture_wolf_controller 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:60:11:60:13:@N:CD231:@XP_MSG">WOLF_CONTROLLER.vhd(60)</a><!@TM:1496935726> | Using onehot encoding for type state (start="100000")
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:77:34:77:44:@W:CD434:@XP_MSG">WOLF_CONTROLLER.vhd(77)</a><!@TM:1496935726> | Signal rocket_pin in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:141:8:141:22:@W:CD604:@XP_MSG">WOLF_CONTROLLER.vhd(141)</a><!@TM:1496935726> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:93:78:93:85:@W:CD434:@XP_MSG">WOLF_CONTROLLER.vhd(93)</a><!@TM:1496935726> | Signal clk_1hz in the sensitivity list is not used in the process</font>
Post processing for work.wolf_controller.architecture_wolf_controller
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:97:4:97:6:@W:CL169:@XP_MSG">WOLF_CONTROLLER.vhd(97)</a><!@TM:1496935726> | Pruning register rocket_pin_old_4  </font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:97:4:97:6:@A:CL282:@XP_MSG">WOLF_CONTROLLER.vhd(97)</a><!@TM:1496935726> | Feedback mux created for signal next_state[0:5] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\System_clock.vhd:44:7:44:19:@N:CD630:@XP_MSG">System_clock.vhd(44)</a><!@TM:1496935726> | Synthesizing work.system_clock.behaviour 
Post processing for work.system_clock.behaviour
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:23:7:23:17:@N:CD630:@XP_MSG">CUTTER_PWM.vhd(23)</a><!@TM:1496935726> | Synthesizing work.cutter_pwm.logic 
Post processing for work.cutter_pwm.logic
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@A:CL282:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Feedback mux created for signal half_duty_new[4:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@A:CL282:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Feedback mux created for signal half_duty_0[4:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.vhd:2858:10:2858:16:@N:CD630:@XP_MSG">proasic3.vhd(2858)</a><!@TM:1496935726> | Synthesizing proasic3.clkint.syn_black_box 
Post processing for proasic3.clkint.syn_black_box
Post processing for work.cu_main.rtl
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_Main\CU_Main.vhd:199:0:199:17:@W:CL168:@XP_MSG">CU_Main.vhd(199)</a><!@TM:1496935726> | Pruning instance CUTTER_PWM_inst_0 -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@W:CL189:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Register bit half_duty_new(4) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@W:CL260:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Pruning register bit 4 of half_duty_new(4 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@W:CL189:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Register bit half_duty_0(4) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:48:4:48:6:@W:CL260:@XP_MSG">CUTTER_PWM.vhd(48)</a><!@TM:1496935726> | Pruning register bit 4 of half_duty_0(4 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd:33:6:33:10:@W:CL246:@XP_MSG">CUTTER_PWM.vhd(33)</a><!@TM:1496935726> | Input port bits 3 to 0 of duty(7 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd:30:4:30:14:@W:CL159:@XP_MSG">WOLF_CONTROLLER.vhd(30)</a><!@TM:1496935726> | Input rocket_pin is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:46 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496935726> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:46 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:46 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496935728> | Running in 64-bit mode 
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:48 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
Linked File: <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main_scck.rpt:@XP_FILE">CU_Main_scck.rpt</a>
Printing clock  summary report in "C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1496935728> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1496935728> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                                      Requested     Requested     Clock        Clock              
Clock                                      Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------
main_clk                                   32.8 MHz      30.500        declared     default_clkgroup   
system_clock|m_time_inferred_clock[25]     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
=======================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\wolf_controller.vhd:79:4:79:6:@W:MT530:@XP_MSG">wolf_controller.vhd(79)</a><!@TM:1496935728> | Found inferred clock system_clock|m_time_inferred_clock[25] which controls 13 sequential elements including WOLF_CONTROLLER_inst_0.sec_since_eject[12:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1496935728> | Writing default property annotation file C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 45MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:48 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1496935730> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1496935730> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)

@N: : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:64:4:64:6:@N::@XP_MSG">system_clock.vhd(64)</a><!@TM:1496935730> | Found counter in view:work.system_clock(behaviour) inst l_time[17:1]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:94:26:94:36:@N:MF238:@XP_MSG">system_clock.vhd(94)</a><!@TM:1496935730> | Found 8-bit incrementor, 'un1_s_time_0[7:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:94:26:94:36:@N:MF238:@XP_MSG">system_clock.vhd(94)</a><!@TM:1496935730> | Found 7-bit incrementor, 'un1_s_time[6:0]'
@N: : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\wolf_controller.vhd:79:4:79:6:@N::@XP_MSG">wolf_controller.vhd(79)</a><!@TM:1496935730> | Found counter in view:work.WOLF_CONTROLLER(architecture_wolf_controller) inst sec_since_eject[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                 
-------------------------------------------------------------
CLKINT_1 / Y                   52 : 46 asynchronous set/reset
=============================================================


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 instances converted, 13 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element     Drive Element Type           Fanout     Sample Instance                        
---------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLK@|E:WOLF_CONTROLLER_inst_0.current_state[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLK                 clock definition on port     39         WOLF_CONTROLLER_inst_0.current_state[0]
=====================================================================================================================
=========================================================================================== Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:system_clock_inst_0.s_time_0[7]@|E:WOLF_CONTROLLER_inst_0.sec_since_eject[12]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       system_clock_inst_0.s_time_0[7]     DFN0E1C1               13         WOLF_CONTROLLER_inst_0.sec_since_eject[12]     No generated or derived clock directive on output of sequential instance
===============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing Analyst data base C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

Found clock main_clk with period 30.50ns 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1496935730> | Found inferred clock system_clock|m_time_inferred_clock[25] with period 10.00ns. Please declare a user-defined clock on object "n:system_clock_inst_0.m_time[25]"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jun 08 17:28:49 2017
#


Top view:               CU_Main
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.8 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1496935730> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1496935730> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: 0.911

                                           Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                             Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
main_clk                                   32.8 MHz      56.8 MHz      30.500        17.608        6.446     declared     default_clkgroup   
system_clock|m_time_inferred_clock[25]     100.0 MHz     110.0 MHz     10.000        9.089         0.911     inferred     Inferred_clkgroup_0
=============================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                          |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
main_clk                                main_clk                                |  30.500      24.708  |  30.500      15.034  |  15.250      12.266  |  15.250      6.446
system_clock|m_time_inferred_clock[25]  main_clk                                |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -    
system_clock|m_time_inferred_clock[25]  system_clock|m_time_inferred_clock[25]  |  10.000      0.911   |  No paths    -       |  No paths    -       |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: main_clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                   Starting                                          Arrival          
Instance                           Reference     Type         Pin     Net            Time        Slack
                                   Clock                                                              
------------------------------------------------------------------------------------------------------
system_clock_inst_0.l_time[1]      main_clk      DFN0C1       Q       m_time[1]      0.527       6.446
system_clock_inst_0.l_time[2]      main_clk      DFN0C1       Q       m_time[2]      0.527       6.724
system_clock_inst_0.l_time[3]      main_clk      DFN0C1       Q       m_time[3]      0.527       7.103
system_clock_inst_0.l_time[4]      main_clk      DFN0C1       Q       m_time[4]      0.527       8.380
system_clock_inst_0.l_time[8]      main_clk      DFN0C1       Q       m_time[8]      0.653       8.479
system_clock_inst_0.l_time[12]     main_clk      DFN0E0C1     Q       m_time[12]     0.653       8.656
system_clock_inst_0.l_time[5]      main_clk      DFN0C1       Q       m_time[5]      0.527       8.702
system_clock_inst_0.l_time[16]     main_clk      DFN0E0C1     Q       m_time[16]     0.653       8.935
system_clock_inst_0.l_time[10]     main_clk      DFN0E0C1     Q       m_time[10]     0.653       9.477
system_clock_inst_0.l_time[14]     main_clk      DFN0E0C1     Q       m_time[14]     0.653       9.491
======================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                Required           
Instance                            Reference     Type         Pin     Net                  Time         Slack 
                                    Clock                                                                      
---------------------------------------------------------------------------------------------------------------
system_clock_inst_0.flag            main_clk      DFN1C1       D       flag_RNO             14.711       6.446 
system_clock_inst_0.s_time[0]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[1]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[2]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[3]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[4]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[5]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time[6]       main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.s_time_0[7]     main_clk      DFN0E1C1     E       flag                 14.642       12.266
system_clock_inst_0.l_time[16]      main_clk      DFN0E0C1     E       l_time_RNO_0[16]     29.892       15.034
===============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srr:srsfC:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srs:fp:24948:27153:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.711

    - Propagation time:                      8.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.446

    Number of logic level(s):                6
    Starting point:                          system_clock_inst_0.l_time[1] / Q
    Ending point:                            system_clock_inst_0.flag / D
    The start point is clocked by            main_clk [falling] on pin CLK
    The end   point is clocked by            main_clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
system_clock_inst_0.l_time[1]              DFN0C1     Q        Out     0.527     0.527       -         
m_time[1]                                  Net        -        -       1.184     -           4         
system_clock_inst_0.l_time_RNIAI8D1[3]     OR3C       A        In      -         1.710       -         
system_clock_inst_0.l_time_RNIAI8D1[3]     OR3C       Y        Out     0.525     2.235       -         
N_21                                       Net        -        -       0.806     -           3         
system_clock_inst_0.l_time_RNIBEEB2[5]     OR3B       C        In      -         3.041       -         
system_clock_inst_0.l_time_RNIBEEB2[5]     OR3B       Y        Out     0.751     3.792       -         
N_23                                       Net        -        -       0.386     -           2         
system_clock_inst_0.l_time_RNITDHQ2[6]     OR2A       B        In      -         4.178       -         
system_clock_inst_0.l_time_RNITDHQ2[6]     OR2A       Y        Out     0.646     4.824       -         
N_24                                       Net        -        -       0.386     -           2         
system_clock_inst_0.l_time_RNIGEK93[7]     OR2A       B        In      -         5.210       -         
system_clock_inst_0.l_time_RNIGEK93[7]     OR2A       Y        Out     0.646     5.857       -         
N_25                                       Net        -        -       0.806     -           3         
system_clock_inst_0.l_time_RNIPBUK4[7]     NOR2A      B        In      -         6.663       -         
system_clock_inst_0.l_time_RNIPBUK4[7]     NOR2A      Y        Out     0.407     7.070       -         
l_N_13_mux                                 Net        -        -       0.386     -           2         
system_clock_inst_0.flag_RNO               NOR2B      A        In      -         7.456       -         
system_clock_inst_0.flag_RNO               NOR2B      Y        Out     0.488     7.944       -         
flag_RNO                                   Net        -        -       0.322     -           1         
system_clock_inst_0.flag                   DFN1C1     D        In      -         8.265       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.804 is 4.529(51.4%) logic and 4.275(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: system_clock|m_time_inferred_clock[25]</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                             Arrival          
Instance                                      Reference                                  Type       Pin     Net                    Time        Slack
                                              Clock                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
WOLF_CONTROLLER_inst_0.sec_since_eject[2]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[2]     0.580       0.911
WOLF_CONTROLLER_inst_0.sec_since_eject[0]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[0]     0.580       1.052
WOLF_CONTROLLER_inst_0.sec_since_eject[1]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[1]     0.580       1.097
WOLF_CONTROLLER_inst_0.sec_since_eject[3]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[3]     0.580       2.609
WOLF_CONTROLLER_inst_0.sec_since_eject[4]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[4]     0.580       2.654
WOLF_CONTROLLER_inst_0.sec_since_eject[6]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[6]     0.737       3.392
WOLF_CONTROLLER_inst_0.sec_since_eject[5]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[5]     0.737       4.133
WOLF_CONTROLLER_inst_0.sec_since_eject[8]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[8]     0.737       4.178
WOLF_CONTROLLER_inst_0.sec_since_eject[7]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[7]     0.737       4.406
WOLF_CONTROLLER_inst_0.sec_since_eject[9]     system_clock|m_time_inferred_clock[25]     DFN1C1     Q       sec_since_eject[9]     0.737       4.463
====================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                      Required          
Instance                                       Reference                                  Type         Pin     Net                           Time         Slack
                                               Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
WOLF_CONTROLLER_inst_0.sec_since_eject[9]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_58_i                        9.427        0.911
WOLF_CONTROLLER_inst_0.sec_since_eject[8]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_57_i                        9.461        1.450
WOLF_CONTROLLER_inst_0.sec_since_eject[7]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_56_i                        9.461        2.482
WOLF_CONTROLLER_inst_0.sec_since_eject[6]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_55_i                        9.427        3.017
WOLF_CONTROLLER_inst_0.sec_since_eject[10]     system_clock|m_time_inferred_clock[25]     DFN1C1       D       sec_since_eject_n10           9.461        3.135
WOLF_CONTROLLER_inst_0.sec_since_eject[5]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_51_i                        9.461        3.556
WOLF_CONTROLLER_inst_0.sec_since_eject[11]     system_clock|m_time_inferred_clock[25]     DFN1C1       D       sec_since_eject_n11           9.461        3.830
WOLF_CONTROLLER_inst_0.sec_since_eject[12]     system_clock|m_time_inferred_clock[25]     DFN1E0C1     E       sec_since_eject_RNO_0[12]     9.392        4.246
WOLF_CONTROLLER_inst_0.sec_since_eject[4]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_49_i                        9.427        4.505
WOLF_CONTROLLER_inst_0.sec_since_eject[3]      system_clock|m_time_inferred_clock[25]     DFN1C1       D       N_48_i                        9.461        5.043
===============================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srr:srsfC:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srs:fp:33720:35826:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      8.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.911

    Number of logic level(s):                5
    Starting point:                          WOLF_CONTROLLER_inst_0.sec_since_eject[2] / Q
    Ending point:                            WOLF_CONTROLLER_inst_0.sec_since_eject[9] / D
    The start point is clocked by            system_clock|m_time_inferred_clock[25] [rising] on pin CLK
    The end   point is clocked by            system_clock|m_time_inferred_clock[25] [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
WOLF_CONTROLLER_inst_0.sec_since_eject[2]              DFN1C1     Q        Out     0.580     0.580       -         
sec_since_eject[2]                                     Net        -        -       1.423     -           6         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNISF2I[1]      OR3C       C        In      -         2.004       -         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNISF2I[1]      OR3C       Y        Out     0.666     2.669       -         
N_26                                                   Net        -        -       0.806     -           3         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNI9A4U[4]      OR3B       C        In      -         3.476       -         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNI9A4U[4]      OR3B       Y        Out     0.751     4.227       -         
N_28                                                   Net        -        -       0.806     -           3         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNIQ86A1[6]     OR3B       C        In      -         5.033       -         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNIQ86A1[6]     OR3B       Y        Out     0.751     5.784       -         
N_31                                                   Net        -        -       0.386     -           2         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNIK97G1[7]     OR2A       B        In      -         6.170       -         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNIK97G1[7]     OR2A       Y        Out     0.646     6.816       -         
N_32                                                   Net        -        -       0.386     -           2         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNO[9]          AX1        A        In      -         7.202       -         
WOLF_CONTROLLER_inst_0.sec_since_eject_RNO[9]          AX1        Y        Out     0.992     8.194       -         
N_58_i                                                 Net        -        -       0.322     -           1         
WOLF_CONTROLLER_inst_0.sec_since_eject[9]              DFN1C1     D        In      -         8.516       -         
===================================================================================================================
Total path delay (propagation time + setup) of 9.089 is 4.960(54.6%) logic and 4.129(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
<a name=cellReport21></a>Report for cell CU_Main.rtl</a>
  Core Cell usage:
              cell count     area count*area
              AND2     1      1.0        1.0
              AND3     7      1.0        7.0
             AOI1B     7      1.0        7.0
               AX1     5      1.0        5.0
              AX1C     2      1.0        2.0
            CLKINT     2      0.0        0.0
               GND     3      0.0        0.0
               INV    14      1.0       14.0
              NOR2     1      1.0        1.0
             NOR2A     5      1.0        5.0
             NOR2B    11      1.0       11.0
              NOR3     2      1.0        2.0
             NOR3A     1      1.0        1.0
             NOR3B     3      1.0        3.0
             NOR3C     9      1.0        9.0
               OA1     1      1.0        1.0
              OA1B     2      1.0        2.0
              OA1C     1      1.0        1.0
              OAI1     1      1.0        1.0
               OR2     6      1.0        6.0
              OR2A    12      1.0       12.0
              OR2B     1      1.0        1.0
               OR3     3      1.0        3.0
              OR3B     3      1.0        3.0
              OR3C     3      1.0        3.0
               VCC     3      0.0        0.0
             XNOR2     8      1.0        8.0
              XOR2     9      1.0        9.0


            DFN0C1     7      1.0        7.0
          DFN0E0C1     9      1.0        9.0
          DFN0E1C1     9      1.0        9.0
              DFN1     1      1.0        1.0
            DFN1C1    18      1.0       18.0
            DFN1E0     5      1.0        5.0
          DFN1E0C1     2      1.0        2.0
            DFN1P1     1      1.0        1.0
                   -----          ----------
             TOTAL   178               170.0


  IO Cell usage:
              cell count
             INBUF     2
            OUTBUF     7
                   -----
             TOTAL     9


Core Cells         : 170 of 6144 (3%)
IO Cells           : 9

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 08 17:28:49 2017

###########################################################]

</pre></samp></body></html>
