cd /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/INCA_libs
cd /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/counter.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/counter_test.v 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.counter 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.counter_test 
ncsim -gui -cdslib /home/student/Vatsal_58_VLSI/LAB6_22Feb/example1/cds.lib -logfile ncsim.log -errormax 15 -status worklib.counter_test:module 
