{"&cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design":[{"title":"Science and technology roadmap for graphene, related two-dimensional crystals, and hybrid systems","url":"https://pubs.rsc.org/en/content/articlehtml/2015/nr/c4nr01600a","authors":["AC Ferrari","AC Ferrari F Bonaccorso","AC Ferrari F Bonaccorso V Fal'Ko","AC Ferrari F Bonaccorso V Fal'Ko KS Novoselov…"],"year":2015,"numCitations":2071,"pdf":"https://pubs.rsc.org/en/content/articlehtml/2015/nr/c4nr01600a","citationUrl":"http://scholar.google.com/scholar?cites=12759064821744079358&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_hE93tpNEbEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12759064821744079358&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"pubs.rsc.org","p":1,"exp":1596362155648},{"title":"A survey of research and practices of network-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/1132952.1132953","authors":["T Bjerregaard","T Bjerregaard S Mahadevan"],"year":2006,"numCitations":1426,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/A%20Survey%20of%20Research%20and%20Practices%20of%20Network-on-Chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=765763802979694569&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=765763802979694569&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"Æthereal network on chip: concepts, architectures, and implementations","url":"https://ieeexplore.ieee.org/abstract/document/1511973/","authors":["K Goossens","K Goossens J Dielissen…"],"year":2005,"numCitations":1082,"pdf":"http://www.es.ele.tue.nl/~kgoossens/2005-designtest.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6833268926695687643&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:20VpduKl1F4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6833268926695687643&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Photonic networks-on-chip for future generations of chip multiprocessors","url":"https://ieeexplore.ieee.org/abstract/document/4509424/","authors":["A Shacham","A Shacham K Bergman…"],"year":2008,"numCitations":894,"citationUrl":"http://scholar.google.com/scholar?cites=6906229158965907430&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:5o-bTdTa118J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6906229158965907430&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS","url":"https://ieeexplore.ieee.org/abstract/document/4242283/","authors":["S Vangal","S Vangal J Howard","S Vangal J Howard G Ruhl","S Vangal J Howard G Ruhl S Dighe…"],"year":2007,"numCitations":875,"pdf":"https://www.diva-portal.org/smash/record.jsf?pid=diva2:17855","citationUrl":"http://scholar.google.com/scholar?cites=16546193307908856387&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Q1ra5iXjn-UJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16546193307908856387&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Bandwidth-constrained mapping of cores onto NoC architectures","url":"https://ieeexplore.ieee.org/abstract/document/1269002/","authors":["S Murali","S Murali G De Micheli"],"year":2004,"numCitations":822,"pdf":"https://infoscience.epfl.ch/record/165550/files/01269002.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14848067159077380559&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:z2HzqWnuDs4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14848067159077380559&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos","url":"https://ieeexplore.ieee.org/abstract/document/4443212/","authors":["SR Vangal","SR Vangal J Howard","SR Vangal J Howard G Ruhl","SR Vangal J Howard G Ruhl S Dighe…"],"year":2008,"numCitations":802,"pdf":"http://www.academia.edu/download/48711357/An_80-tile_sub-100-W_TeraFLOPS_processor20160909-22895-1r4xw6l.pdf","citationUrl":"http://scholar.google.com/scholar?cites=976099392311804927&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_0M4yDnNiw0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=976099392311804927&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives","url":"https://ieeexplore.ieee.org/abstract/document/4723644/","authors":["R Marculescu","R Marculescu UY Ogras","R Marculescu UY Ogras LS Peh…"],"year":2008,"numCitations":791,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.151.6145&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=6259619691651973316&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:xMD01fGi3lYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6259619691651973316&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"HERMES: an infrastructure for low area overhead packet-switching networks on chip","url":"https://www.sciencedirect.com/science/article/pii/S0167926004000185","authors":["F Moraes","F Moraes N Calazans","F Moraes N Calazans A Mello","F Moraes N Calazans A Mello L Möller","F Moraes N Calazans A Mello L Möller L Ost"],"year":2004,"numCitations":738,"pdf":"http://www.academia.edu/download/50703425/43-Heremes_20plus_20NoC_20Survey.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11883281689226045956&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:BOo4bLzl6aQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11883281689226045956&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"Elsevier"}]}