module sequential_mult(a, b, ab_valid, ab_ready, clk, rst, z_valid, z);

parameter Multiplier_length = 4;
parameter Multiplicand_length = 4;

input [Multiplier_length-1: 0] a;
input [Multiplicand_length-1: 0] b;
input ab_valid, ab_ready, clk, rst;
output reg z_valid;
output reg [(Multiplier_length+Multiplicand_length+1): 0] z;


endmodule
