In this folder you can find:

----------------------------------------------------------------------------------------------------------

files			-->	All the files stage by stage that had been used to build the entire project

py			-->	Python code to test the Hardware

ALU_sys_HDL.xpr.zip	-->	Vivado Archived Project, it has the block design already implemented 
				(synthesis, implementation and bitstream has to be done)

ALU_sys_HDL.zip		-->	HLS Archived Project, it has the HLS generated file before our VHDL insertion

----------------------------------------------------------------------------------------------------------