#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 17 16:58:24 2021
# Process ID: 2632
# Current directory: D:/VivadoProject/holidays_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2628 D:\VivadoProject\holidays_lights\holidays_lights.xpr
# Log file: D:/VivadoProject/holidays_lights/vivado.log
# Journal file: D:/VivadoProject/holidays_lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/holidays_lights/holidays_lights.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/holiday_lights.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/testbench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 661.664 ; gain = 95.148
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
eeexport_ip_user_files -of_objects  [get_files C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/holiday_lights.v] -no_script -reset -force -quiet
remove_files  C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/holiday_lights.v
file mkdir D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new
close [ open D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v w ]
add_files D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/黄指斌/Desktop/实验2 计数器设计/holiday_lights/testbench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/黄指斌/Desktop/实验2计数器设计/holiday_lights/testbench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/黄指斌/Desktop/实验2 计数器设计/holiday_lights/testbench.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/黄指斌/Desktop/实验2 计数器设计/holiday_lights/testbench.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/holidays_lights/holidays_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/holidays_lights/holidays_lights.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module holiday_lights
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/黄指斌/Desktop/实验2 计数器设计/holiday_lights/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/holidays_lights/holidays_lights.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fe6f210f0e0b4d8faa1961cacffb7c0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v" Line 1. Module holiday_lights doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.holiday_lights
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/holidays_lights/holidays_lights.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 17 17:02:16 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/holidays_lights/holidays_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 845.832 ; gain = 37.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 17 19:18:17 2021...
