#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d56e60 .scope module, "testshiftregister" "testshiftregister" 2 5;
 .timescale 0 0;
v0x1d6c6d0_0 .var "begintest", 0 0;
v0x1d6c7c0_0 .net "clk", 0 0, v0x1d6be10_0;  1 drivers
v0x1d6c860_0 .net "dutpassed", 0 0, v0x1d6bed0_0;  1 drivers
v0x1d6c930_0 .net "endtest", 0 0, v0x1d6bfa0_0;  1 drivers
v0x1d6ca00_0 .net "parallelDataIn", 7 0, v0x1d6c040_0;  1 drivers
o0x7fb8ba595078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1d6cb40_0 .net "parallelDataOut", 7 0, o0x7fb8ba595078;  0 drivers
v0x1d6cc30_0 .net "parallelLoad", 0 0, v0x1d6c200_0;  1 drivers
v0x1d6cd20_0 .net "peripheralClkEdge", 0 0, v0x1d6c2d0_0;  1 drivers
v0x1d6ce10_0 .net "serialDataIn", 0 0, v0x1d6c3a0_0;  1 drivers
o0x7fb8ba595138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d6cf40_0 .net "serialDataOut", 0 0, o0x7fb8ba595138;  0 drivers
E_0x1d4fb50 .event posedge, v0x1d6bfa0_0;
S_0x1d56fe0 .scope module, "dut" "shiftregister" 2 19, 3 9 0, S_0x1d56e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1d57160 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
v0x1d2e6c0_0 .net "clk", 0 0, v0x1d6be10_0;  alias, 1 drivers
v0x1d6b380_0 .net "parallelDataIn", 7 0, v0x1d6c040_0;  alias, 1 drivers
v0x1d6b460_0 .net "parallelDataOut", 7 0, o0x7fb8ba595078;  alias, 0 drivers
v0x1d6b550_0 .net "parallelLoad", 0 0, v0x1d6c200_0;  alias, 1 drivers
v0x1d6b610_0 .net "peripheralClkEdge", 0 0, v0x1d6c2d0_0;  alias, 1 drivers
v0x1d6b720_0 .net "serialDataIn", 0 0, v0x1d6c3a0_0;  alias, 1 drivers
v0x1d6b7e0_0 .net "serialDataOut", 0 0, o0x7fb8ba595138;  alias, 0 drivers
E_0x1d51020 .event posedge, v0x1d2e6c0_0;
S_0x1d6b9c0 .scope module, "test" "shiftregtestbench" 2 28, 2 53 0, S_0x1d56e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "serialDataOut"
    .port_info 4 /INPUT 8 "parallelDataOut"
    .port_info 5 /OUTPUT 1 "clk"
    .port_info 6 /OUTPUT 1 "peripheralClkEdge"
    .port_info 7 /OUTPUT 1 "parallelLoad"
    .port_info 8 /OUTPUT 8 "parallelDataIn"
    .port_info 9 /OUTPUT 1 "serialDataIn"
v0x1d6bd30_0 .net "begintest", 0 0, v0x1d6c6d0_0;  1 drivers
v0x1d6be10_0 .var "clk", 0 0;
v0x1d6bed0_0 .var "dutpassed", 0 0;
v0x1d6bfa0_0 .var "endtest", 0 0;
v0x1d6c040_0 .var "parallelDataIn", 7 0;
v0x1d6c130_0 .net "parallelDataOut", 7 0, o0x7fb8ba595078;  alias, 0 drivers
v0x1d6c200_0 .var "parallelLoad", 0 0;
v0x1d6c2d0_0 .var "peripheralClkEdge", 0 0;
v0x1d6c3a0_0 .var "serialDataIn", 0 0;
v0x1d6c500_0 .net "serialDataOut", 0 0, o0x7fb8ba595138;  alias, 0 drivers
E_0x1d50970 .event posedge, v0x1d6bd30_0;
    .scope S_0x1d56fe0;
T_0 ;
    %wait E_0x1d51020;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d6b9c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6be10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d6c040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c3a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1d6b9c0;
T_2 ;
    %wait E_0x1d50970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6bfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6bed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d6c040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6c3a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6be10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6be10_0, 0, 1;
    %load/vec4 v0x1d6c500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1d6c130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6bed0_0, 0, 1;
    %vpi_call 2 98 "$display", "Test Case 1 Failed" {0 0 0};
T_2.0 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6bfa0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d56e60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c6d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6c6d0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_3;
    .scope S_0x1d56e60;
T_4 ;
    %wait E_0x1d4fb50;
    %vpi_call 2 48 "$display", "DUT passed?: %b", v0x1d6c860_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftregister.t.v";
    "shiftregister.v";
