Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: testuart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testuart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testuart"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : testuart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v" into library work
Parsing module <txd>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\showr.v" into library work
Parsing module <showr>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\showclk.v" into library work
Parsing module <clks>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" into library work
Parsing module <rxd2>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" into library work
Parsing module <fdd>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\data.v" into library work
Parsing module <data>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk1.v" into library work
Parsing module <clk1>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk.v" into library work
Parsing module <clk2>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\top.v" into library work
Parsing module <uart>.
Analyzing Verilog file "E:\CS\OSH\final_HW\BCI_FPGA\UART\test.v" into library work
Parsing module <testuart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testuart>.
WARNING:HDLCompiler:604 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\test.v" Line 39: Module instantiation should have an instance name

Elaborating module <uart>.

Elaborating module <fdd>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 37: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 45: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 61: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 69: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 85: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 93: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 109: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v" Line 117: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clk1>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk1.v" Line 37: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <clk2>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk.v" Line 37: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <clks>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\showclk.v" Line 34: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <rxd2>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" Line 64: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" Line 67: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" Line 83: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v" Line 91: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <txd>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v" Line 39: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v" Line 114: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v" Line 115: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <data>.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\data.v" Line 39: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CS\OSH\final_HW\BCI_FPGA\UART\data.v" Line 47: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <showr>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testuart>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\test.v".
    Found 1-bit register for signal <slowclk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <testuart> synthesized.

Synthesizing Unit <uart>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\top.v".
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <fdd>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\fd.v".
        SAMPLE_TIME = 150000
    Found 26-bit register for signal <count_high2>.
    Found 26-bit register for signal <count_low3>.
    Found 26-bit register for signal <count_high3>.
    Found 26-bit register for signal <count_low0>.
    Found 26-bit register for signal <count_high0>.
    Found 26-bit register for signal <count_low1>.
    Found 26-bit register for signal <count_high1>.
    Found 26-bit register for signal <count_low2>.
    Found 1-bit register for signal <buttons<0>>.
    Found 1-bit register for signal <buttons<1>>.
    Found 1-bit register for signal <buttons<2>>.
    Found 1-bit register for signal <buttons<3>>.
    Found 26-bit adder for signal <count_low2[25]_GND_3_o_add_1_OUT> created at line 37.
    Found 26-bit adder for signal <count_high2[25]_GND_3_o_add_5_OUT> created at line 45.
    Found 26-bit adder for signal <count_low3[25]_GND_3_o_add_11_OUT> created at line 61.
    Found 26-bit adder for signal <count_high3[25]_GND_3_o_add_15_OUT> created at line 69.
    Found 26-bit adder for signal <count_low0[25]_GND_3_o_add_21_OUT> created at line 85.
    Found 26-bit adder for signal <count_high0[25]_GND_3_o_add_25_OUT> created at line 93.
    Found 26-bit adder for signal <count_low1[25]_GND_3_o_add_31_OUT> created at line 109.
    Found 26-bit adder for signal <count_high1[25]_GND_3_o_add_35_OUT> created at line 117.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <fdd> synthesized.

Synthesizing Unit <clk1>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk1.v".
    Found 15-bit register for signal <clk_counter>.
    Found 1-bit register for signal <sample_clk>.
    Found 15-bit adder for signal <clk_counter[14]_GND_4_o_add_1_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk1> synthesized.

Synthesizing Unit <clk2>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\clk.v".
    Found 15-bit register for signal <clk_counter>.
    Found 1-bit register for signal <sample_clk>.
    Found 15-bit adder for signal <clk_counter[14]_GND_5_o_add_1_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk2> synthesized.

Synthesizing Unit <clks>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\showclk.v".
    Found 2-bit register for signal <sample_clk>.
    Found 26-bit register for signal <clk_counter>.
    Found 26-bit adder for signal <clk_counter[25]_GND_6_o_add_1_OUT> created at line 34.
    Found 2-bit adder for signal <sample_clk[1]_GND_6_o_add_5_OUT> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clks> synthesized.

Synthesizing Unit <rxd2>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\rxd2.v".
    Found 1-bit register for signal <fr>.
    Found 2-bit register for signal <wr>.
    Found 8-bit register for signal <rcv_data>.
    Found 2-bit register for signal <receiveflag>.
    Found 3-bit register for signal <sample_counter>.
    Found 4-bit register for signal <bit_counter>.
    Found 8-bit register for signal <rcv_sr>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 1-bit register for signal <parity1>.
    Found finite state machine <FSM_0> for signal <receiveflag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <wr[1]_GND_7_o_add_4_OUT> created at line 64.
    Found 1-bit adder for signal <parity1_PWR_7_o_add_20_OUT<0>> created at line 83.
    Found 4-bit adder for signal <bit_counter[3]_GND_7_o_add_21_OUT> created at line 87.
    Found 3-bit adder for signal <sample_counter[2]_GND_7_o_add_26_OUT> created at line 91.
    Found 1-bit comparator equal for signal <rxd_parity1_equal_33_o> created at line 97
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rxd2> synthesized.

Synthesizing Unit <txd>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\txd.v".
        idle = 0
        start = 1
        shift = 2
        parity = 3
        stop = 4
        error = 5
    Found 1-bit register for signal <txd>.
    Found 1-bit register for signal <ft>.
    Found 3-bit register for signal <curr_state>.
    Found 4-bit register for signal <bit_counter>.
    Found 1-bit register for signal <send_data<6>>.
    Found 1-bit register for signal <send_data<5>>.
    Found 1-bit register for signal <send_data<4>>.
    Found 1-bit register for signal <send_data<3>>.
    Found 1-bit register for signal <send_data<2>>.
    Found 1-bit register for signal <send_data<1>>.
    Found 1-bit register for signal <send_data<0>>.
    Found 1-bit register for signal <send_data<7>>.
    Found 1-bit register for signal <bf3>.
    Found 1-bit register for signal <bf2>.
    Found 1-bit register for signal <parity1>.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | sample_clk (rising_edge)                       |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <send_data[7]_GND_9_o_add_0_OUT> created at line 39.
    Found 4-bit adder for signal <send_data[3]_GND_9_o_add_2_OUT> created at line 47.
    Found 4-bit adder for signal <bit_counter[3]_GND_9_o_add_16_OUT> created at line 114.
    Found 1-bit adder for signal <parity1_PWR_8_o_add_18_OUT<0>> created at line 115.
    Found 1-bit 8-to-1 multiplexer for signal <bit_counter[2]_send_data[7]_Mux_15_o> created at line 113.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <txd> synthesized.

Synthesizing Unit <data>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\data.v".
    Found 2-bit register for signal <ar>.
    Found 1-bit register for signal <bf3>.
    Found 1-bit register for signal <bf2>.
    Found 2-bit adder for signal <ar[1]_GND_11_o_add_0_OUT> created at line 39.
    Found 2-bit adder for signal <ar[1]_PWR_9_o_add_3_OUT> created at line 47.
    Found 8-bit 4-to-1 multiplexer for signal <rcv_data> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <data> synthesized.

Synthesizing Unit <showr>.
    Related source file is "E:\CS\OSH\final_HW\BCI_FPGA\UART\showr.v".
    Found 16x8-bit Read Only RAM for signal <segments>
    Found 1-bit 4-to-1 multiplexer for signal <clks[1]_data[3]_wide_mux_5_OUT<3>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <clks[1]_data[3]_wide_mux_5_OUT<2>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <clks[1]_data[3]_wide_mux_5_OUT<1>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <clks[1]_data[3]_wide_mux_5_OUT<0>> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Latch(s).
	inferred  13 Multiplexer(s).
Unit <showr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 21
 1-bit adder                                           : 2
 15-bit adder                                          : 2
 2-bit adder                                           : 3
 26-bit adder                                          : 9
 3-bit adder                                           : 1
 4-bit adder                                           : 4
# Registers                                            : 47
 1-bit register                                        : 24
 15-bit register                                       : 2
 2-bit register                                        : 3
 26-bit register                                       : 9
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 6
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 14
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk1>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
Unit <clk1> synthesized (advanced).

Synthesizing (advanced) Unit <clk2>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
Unit <clk2> synthesized (advanced).

Synthesizing (advanced) Unit <clks>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
The following registers are absorbed into counter <sample_clk>: 1 register on signal <sample_clk>.
Unit <clks> synthesized (advanced).

Synthesizing (advanced) Unit <data>.
The following registers are absorbed into accumulator <ar>: 1 register on signal <ar>.
Unit <data> synthesized (advanced).

Synthesizing (advanced) Unit <fdd>.
The following registers are absorbed into counter <count_high2>: 1 register on signal <count_high2>.
The following registers are absorbed into counter <count_low3>: 1 register on signal <count_low3>.
The following registers are absorbed into counter <count_low0>: 1 register on signal <count_low0>.
The following registers are absorbed into counter <count_high3>: 1 register on signal <count_high3>.
The following registers are absorbed into counter <count_high0>: 1 register on signal <count_high0>.
The following registers are absorbed into counter <count_low1>: 1 register on signal <count_low1>.
The following registers are absorbed into counter <count_high1>: 1 register on signal <count_high1>.
The following registers are absorbed into counter <count_low2>: 1 register on signal <count_low2>.
Unit <fdd> synthesized (advanced).

Synthesizing (advanced) Unit <rxd2>.
The following registers are absorbed into counter <wr>: 1 register on signal <wr>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
Unit <rxd2> synthesized (advanced).

Synthesizing (advanced) Unit <showr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segments> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segments>      |          |
    -----------------------------------------------------------------------
Unit <showr> synthesized (advanced).

Synthesizing (advanced) Unit <txd>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
The following registers are absorbed into counter <parity1>: 1 register on signal <parity1>.
Unit <txd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Counters                                             : 16
 1-bit up counter                                      : 1
 15-bit up counter                                     : 2
 2-bit up counter                                      : 2
 26-bit up counter                                     : 9
 4-bit up counter                                      : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 14
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_i000002/rxd1/FSM_0> on signal <receiveflag[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_i000002/txd1/FSM_1> on signal <curr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
 101   | 101
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    parity1 in unit <txd>
    parity1 in unit <rxd2>


Optimizing unit <testuart> ...

Optimizing unit <uart> ...

Optimizing unit <fdd> ...

Optimizing unit <rxd2> ...

Optimizing unit <txd> ...

Optimizing unit <data> ...

Optimizing unit <showr> ...
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk1/clk_counter_10> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk1/clk_counter_11> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk1/clk_counter_12> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk1/clk_counter_13> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk1/clk_counter_14> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk2/clk_counter_13> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_i000002/sampleclk2/clk_counter_14> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_16> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_17> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_18> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_19> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_20> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_21> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_22> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_23> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_24> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000002/show/clk_counter_25> (without init value) has a constant value of 0 in block <testuart>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testuart, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 343
 Flip-Flops                                            : 343

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : testuart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 943
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 36
#      LUT2                        : 140
#      LUT3                        : 130
#      LUT4                        : 33
#      LUT5                        : 8
#      LUT6                        : 93
#      MUXCY                       : 236
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 247
# FlipFlops/Latches                : 348
#      FD                          : 5
#      FDC                         : 262
#      FDCE                        : 61
#      FDP                         : 3
#      FDPE                        : 12
#      LD                          : 4
#      LDC                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 10
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             348  out of  18224     1%  
 Number of Slice LUTs:                  454  out of   9112     4%  
    Number used as Logic:               454  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    483
   Number with an unused Flip Flop:     135  out of    483    27%  
   Number with an unused LUT:            29  out of    483     6%  
   Number of fully used LUT-FF pairs:   319  out of    483    66%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
clk                                                                                  | BUFGP                             | 1     |
slowclk                                                                              | BUFG                              | 331   |
_i000002/sampleclk2/sample_clk                                                       | NONE(_i000002/txd1/bit_counter_3) | 11    |
_i000002/showr1/clks[1]_rst_n_Mux_7_o(_i000002/showr1/Mmux_clks[1]_rst_n_Mux_7_o11:O)| NONE(*)(_i000002/showr1/data_3)   | 4     |
_i000002/rxd1/rst_n_parity_kind_AND_2_o(_i000002/rxd1/rst_n_parity_kind_AND_2_o1:O)  | NONE(*)(_i000002/rxd1/parity1_LDC)| 1     |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.917ns (Maximum Frequency: 255.324MHz)
   Minimum input arrival time before clock: 4.862ns
   Maximum output required time after clock: 4.909ns
   Maximum combinational path delay: 5.738ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            slowclk (FF)
  Destination:       slowclk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slowclk to slowclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  slowclk (slowclk)
     INV:I->O              1   0.206   0.579  slowclk_INV_1_o1_INV_0 (slowclk_INV_1_o)
     FD:D                      0.102          slowclk
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowclk'
  Clock period: 3.917ns (frequency: 255.324MHz)
  Total number of paths / destination ports: 4372 / 397
-------------------------------------------------------------------------
Delay:               3.917ns (Levels of Logic = 2)
  Source:            _i000002/rxd1/receiveflag_FSM_FFd1 (FF)
  Destination:       _i000002/rxd1/rcv_sr_7 (FF)
  Source Clock:      slowclk rising
  Destination Clock: slowclk rising

  Data Path: _i000002/rxd1/receiveflag_FSM_FFd1 to _i000002/rxd1/rcv_sr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  _i000002/rxd1/receiveflag_FSM_FFd1 (_i000002/rxd1/receiveflag_FSM_FFd1)
     LUT5:I0->O            4   0.203   0.684  _i000002/rxd1/receiveflag_FSM_FFd1-In21 (_i000002/rxd1/receiveflag_FSM_FFd1-In2)
     LUT6:I5->O           11   0.205   0.882  _i000002/rxd1/_n0257_inv1 (_i000002/rxd1/_n0257_inv)
     FDCE:CE                   0.322          _i000002/rxd1/rcv_sr_0
    ----------------------------------------
    Total                      3.917ns (1.177ns logic, 2.740ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000002/sampleclk2/sample_clk'
  Clock period: 3.068ns (frequency: 325.903MHz)
  Total number of paths / destination ports: 80 / 17
-------------------------------------------------------------------------
Delay:               3.068ns (Levels of Logic = 3)
  Source:            _i000002/txd1/bit_counter_0 (FF)
  Destination:       _i000002/txd1/txd (FF)
  Source Clock:      _i000002/sampleclk2/sample_clk rising
  Destination Clock: _i000002/sampleclk2/sample_clk rising

  Data Path: _i000002/txd1/bit_counter_0 to _i000002/txd1/txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.147  _i000002/txd1/bit_counter_0 (_i000002/txd1/bit_counter_0)
     LUT6:I1->O            1   0.203   0.000  _i000002/txd1/Mmux_bit_counter[2]_send_data[7]_Mux_15_o_3 (_i000002/txd1/Mmux_bit_counter[2]_send_data[7]_Mux_15_o_3)
     MUXF7:I1->O           1   0.140   0.827  _i000002/txd1/Mmux_bit_counter[2]_send_data[7]_Mux_15_o_2_f7 (_i000002/txd1/bit_counter[2]_send_data[7]_Mux_15_o)
     LUT6:I2->O            1   0.203   0.000  _i000002/txd1/txd_rstpot (_i000002/txd1/txd_rstpot)
     FDP:D                     0.102          _i000002/txd1/txd
    ----------------------------------------
    Total                      3.068ns (1.095ns logic, 1.973ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slowclk'
  Total number of paths / destination ports: 3378 / 563
-------------------------------------------------------------------------
Offset:              4.862ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       _i000002/sampleclk2/clk_counter_12 (FF)
  Destination Clock: slowclk rising

  Data Path: rst_n to _i000002/sampleclk2/clk_counter_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.932  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            316   0.206   2.072  _i000002/rst_n_inv1_INV_0 (_i000002/data1/rst_n_inv)
     FDCE:CLR                  0.430          _i000002/data1/ar_0
    ----------------------------------------
    Total                      4.862ns (1.858ns logic, 3.004ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/sampleclk2/sample_clk'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              4.862ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       _i000002/txd1/bit_counter_3 (FF)
  Destination Clock: _i000002/sampleclk2/sample_clk rising

  Data Path: rst_n to _i000002/txd1/bit_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.932  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            316   0.206   2.072  _i000002/rst_n_inv1_INV_0 (_i000002/data1/rst_n_inv)
     FDC:CLR                   0.430          _i000002/txd1/curr_state_FSM_FFd2
    ----------------------------------------
    Total                      4.862ns (1.858ns logic, 3.004ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/showr1/clks[1]_rst_n_Mux_7_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.397ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       _i000002/showr1/data_3 (LATCH)
  Destination Clock: _i000002/showr1/clks[1]_rst_n_Mux_7_o falling

  Data Path: rst_n to _i000002/showr1/data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.933  rst_n_IBUF (rst_n_IBUF)
     LUT6:I5->O            1   0.205   0.000  _i000002/showr1/Mmux_clks[1]_data[3]_wide_mux_5_OUT<3>14 (_i000002/showr1/clks[1]_data[3]_wide_mux_5_OUT<3>)
     LD:D                      0.037          _i000002/showr1/data_3
    ----------------------------------------
    Total                      2.397ns (1.464ns logic, 0.933ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/rxd1/rst_n_parity_kind_AND_2_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.543ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       _i000002/rxd1/parity1_LDC (LATCH)
  Destination Clock: _i000002/rxd1/rst_n_parity_kind_AND_2_o falling

  Data Path: rst_n to _i000002/rxd1/parity1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.037  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            3   0.203   0.650  _i000002/rxd1/rst_n_parity_kind_AND_3_o1 (_i000002/rxd1/rst_n_parity_kind_AND_3_o)
     LDC:CLR                   0.430          _i000002/rxd1/parity1_LDC
    ----------------------------------------
    Total                      3.543ns (1.855ns logic, 1.688ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slowclk'
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Offset:              4.909ns (Levels of Logic = 2)
  Source:            _i000002/show/sample_clk_0 (FF)
  Destination:       sel<3> (PAD)
  Source Clock:      slowclk rising

  Data Path: _i000002/show/sample_clk_0 to sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.447   1.109  _i000002/show/sample_clk_0 (_i000002/show/sample_clk_0)
     LUT2:I0->O            1   0.203   0.579  _i000002/showr1/sel<4>1 (sel_0_OBUF)
     OBUF:I->O                 2.571          sel_0_OBUF (sel<0>)
    ----------------------------------------
    Total                      4.909ns (3.221ns logic, 1.688ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000002/showr1/clks[1]_rst_n_Mux_7_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 2)
  Source:            _i000002/showr1/data_1 (LATCH)
  Destination:       segments<7> (PAD)
  Source Clock:      _i000002/showr1/clks[1]_rst_n_Mux_7_o falling

  Data Path: _i000002/showr1/data_1 to segments<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.498   1.021  _i000002/showr1/data_1 (_i000002/showr1/data_1)
     LUT4:I0->O            1   0.203   0.579  _i000002/showr1/segments<4>1 (segments_4_OBUF)
     OBUF:I->O                 2.571          segments_4_OBUF (segments<4>)
    ----------------------------------------
    Total                      4.872ns (3.272ns logic, 1.600ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000002/sampleclk2/sample_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            _i000002/txd1/ft (FF)
  Destination:       ft (PAD)
  Source Clock:      _i000002/sampleclk2/sample_clk rising

  Data Path: _i000002/txd1/ft to ft
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.447   0.714  _i000002/txd1/ft (_i000002/txd1/ft)
     OBUF:I->O                 2.571          ft_OBUF (ft)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.738ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       sel<3> (PAD)

  Data Path: rst_n to sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.161  rst_n_IBUF (rst_n_IBUF)
     LUT3:I0->O            1   0.205   0.579  _i000002/showr1/sel<1>1 (sel_3_OBUF)
     OBUF:I->O                 2.571          sel_3_OBUF (sel<3>)
    ----------------------------------------
    Total                      5.738ns (3.998ns logic, 1.740ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000002/sampleclk2/sample_clk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
_i000002/rxd1/rst_n_parity_kind_AND_2_o|         |    2.603|         |         |
_i000002/sampleclk2/sample_clk         |    3.068|         |         |         |
slowclk                                |    2.884|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/showr1/clks[1]_rst_n_Mux_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slowclk        |         |         |    3.654|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slowclk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
_i000002/rxd1/rst_n_parity_kind_AND_2_o|         |    2.501|         |         |
slowclk                                |    3.917|         |         |         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.55 secs
 
--> 

Total memory usage is 297924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    3 (   0 filtered)

