{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509635634474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509635634474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 11:13:54 2017 " "Processing started: Thu Nov 02 11:13:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509635634474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509635634474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509635634474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1509635635261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "lab5/sseg.vhd" "" { Text "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "lab5/sseg.vhd" "" { Text "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-fsm " "Found design unit 1: lab5-fsm" {  } { { "lab5/lab5.vhd" "" { Text "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5/lab5.vhd" "" { Text "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/lab5_sseg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5/lab5_sseg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_sseg " "Found entity 1: lab5_sseg" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509635636316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_sseg " "Elaborating entity \"lab5_sseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509635636400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst1\"" {  } { { "lab5/lab5_sseg.bdf" "inst1" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 200 880 1048 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509635636416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:inst " "Elaborating entity \"lab5\" for hierarchy \"lab5:inst\"" {  } { { "lab5/lab5_sseg.bdf" "inst" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 240 408 608 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509635636416 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "current_state lab5.vhd(8) " "VHDL Signal Declaration warning at lab5.vhd(8): used implicit default value for signal \"current_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/lab5.vhd" "" { Text "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1509635636416 "|lab5_sseg|lab5:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 240 1128 1304 256 "led\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] VCC " "Pin \"leds\[7\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 336 1136 1312 352 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[1\] VCC " "Pin \"neg\[1\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[2\] VCC " "Pin \"neg\[2\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[3\] VCC " "Pin \"neg\[3\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[4\] VCC " "Pin \"neg\[4\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[5\] VCC " "Pin \"neg\[5\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[6\] VCC " "Pin \"neg\[6\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[7\] VCC " "Pin \"neg\[7\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 224 1128 1304 240 "neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|neg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[1\] VCC " "Pin \"negs\[1\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[2\] VCC " "Pin \"negs\[2\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[3\] VCC " "Pin \"negs\[3\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[4\] VCC " "Pin \"negs\[4\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[5\] VCC " "Pin \"negs\[5\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[6\] VCC " "Pin \"negs\[6\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negs\[7\] VCC " "Pin \"negs\[7\]\" is stuck at VCC" {  } { { "lab5/lab5_sseg.bdf" "" { Schematic "C:/Users/lovic/Documents/Semester 3/COE328/lab5/lab5/lab5_sseg.bdf" { { 320 1136 1312 336 "negs\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509635637117 "|lab5_sseg|negs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509635637117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509635637418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509635637418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509635637518 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509635637518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509635637518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509635637518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509635637565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 11:13:57 2017 " "Processing ended: Thu Nov 02 11:13:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509635637565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509635637565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509635637565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509635637565 ""}
