$date
	Sat Apr 26 14:47:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EighttoOneMux_tb $end
$var wire 1 ! y $end
$var reg 8 " a [7:0] $end
$var reg 3 # s [2:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 3 % s [2:0] $end
$var wire 1 & y5 $end
$var wire 1 ' y4 $end
$var wire 1 ( y3 $end
$var wire 1 ) y2 $end
$var wire 1 * y1 $end
$var wire 1 + y0 $end
$var wire 1 ! y $end
$scope module m1 $end
$var wire 2 , a [1:0] $end
$var wire 1 - s $end
$var wire 1 + y $end
$upscope $end
$scope module m2 $end
$var wire 2 . a [1:0] $end
$var wire 1 / s $end
$var wire 1 * y $end
$upscope $end
$scope module m3 $end
$var wire 2 0 a [1:0] $end
$var wire 1 1 s $end
$var wire 1 ) y $end
$upscope $end
$scope module m4 $end
$var wire 2 2 a [1:0] $end
$var wire 1 3 s $end
$var wire 1 ( y $end
$upscope $end
$scope module m5 $end
$var wire 2 4 a [1:0] $end
$var wire 1 5 s $end
$var wire 1 ' y $end
$upscope $end
$scope module m6 $end
$var wire 2 6 a [1:0] $end
$var wire 1 7 s $end
$var wire 1 & y $end
$upscope $end
$scope module m7 $end
$var wire 2 8 a [1:0] $end
$var wire 1 9 s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
b0 8
07
b10 6
05
b10 4
03
b11 2
01
b0 0
0/
b11 .
0-
b0 ,
0+
1*
0)
1(
0'
0&
b0 %
b11001100 $
b0 #
b11001100 "
0!
$end
#10
19
b1 #
b1 %
#20
1!
1'
b11 8
1&
15
17
09
b10 #
b10 %
#30
19
b11 #
b11 %
#40
0'
b0 8
0&
0!
1-
1/
11
13
05
07
09
b100 #
b100 %
#50
19
b101 #
b101 %
#60
1!
1'
b11 8
1&
15
17
09
b110 #
b110 %
#70
19
b111 #
b111 %
#80
