
IAP_interupt_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039c4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08003b4c  08003b4c  00013b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d64  08003d64  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d6c  08003d6c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d6c  08003d6c  00013d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d70  08003d70  00013d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004dc  20000010  08003d84  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08003d84  000204ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a182  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fed  00000000  00000000  0002a1c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e0  00000000  00000000  0002c1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007d8  00000000  00000000  0002ca90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020302  00000000  00000000  0002d268  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008b66  00000000  00000000  0004d56a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c1ab0  00000000  00000000  000560d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00117b80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002200  00000000  00000000  00117bfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003b34 	.word	0x08003b34

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08003b34 	.word	0x08003b34

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <Int2Str>:
  * @param  p_str: The string output pointer
  * @param  intnum: The integer to be converted
  * @retval None
  */
void Int2Str(uint8_t *p_str, uint32_t intnum)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b087      	sub	sp, #28
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
  uint32_t i, divider = 1000000000, pos = 0, status = 0;
 80004d2:	4b25      	ldr	r3, [pc, #148]	; (8000568 <Int2Str+0xa0>)
 80004d4:	613b      	str	r3, [r7, #16]
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	2300      	movs	r3, #0
 80004dc:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < 10; i++)
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]
 80004e2:	e038      	b.n	8000556 <Int2Str+0x8e>
  {
    p_str[pos++] = (intnum / divider) + 48;
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	1c59      	adds	r1, r3, #1
 80004f2:	60f9      	str	r1, [r7, #12]
 80004f4:	6879      	ldr	r1, [r7, #4]
 80004f6:	440b      	add	r3, r1
 80004f8:	3230      	adds	r2, #48	; 0x30
 80004fa:	b2d2      	uxtb	r2, r2
 80004fc:	701a      	strb	r2, [r3, #0]

    intnum = intnum % divider;
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	693a      	ldr	r2, [r7, #16]
 8000502:	fbb3 f2f2 	udiv	r2, r3, r2
 8000506:	6939      	ldr	r1, [r7, #16]
 8000508:	fb01 f202 	mul.w	r2, r1, r2
 800050c:	1a9b      	subs	r3, r3, r2
 800050e:	603b      	str	r3, [r7, #0]
    divider /= 10;
 8000510:	693b      	ldr	r3, [r7, #16]
 8000512:	4a16      	ldr	r2, [pc, #88]	; (800056c <Int2Str+0xa4>)
 8000514:	fba2 2303 	umull	r2, r3, r2, r3
 8000518:	08db      	lsrs	r3, r3, #3
 800051a:	613b      	str	r3, [r7, #16]
    if ((p_str[pos-1] == '0') & (status == 0))
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	3b01      	subs	r3, #1
 8000520:	687a      	ldr	r2, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2b30      	cmp	r3, #48	; 0x30
 8000528:	bf0c      	ite	eq
 800052a:	2301      	moveq	r3, #1
 800052c:	2300      	movne	r3, #0
 800052e:	b2da      	uxtb	r2, r3
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	2b00      	cmp	r3, #0
 8000534:	bf0c      	ite	eq
 8000536:	2301      	moveq	r3, #1
 8000538:	2300      	movne	r3, #0
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4013      	ands	r3, r2
 800053e:	b2db      	uxtb	r3, r3
 8000540:	2b00      	cmp	r3, #0
 8000542:	d002      	beq.n	800054a <Int2Str+0x82>
    {
      pos = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e002      	b.n	8000550 <Int2Str+0x88>
    }
    else
    {
      status++;
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	3301      	adds	r3, #1
 800054e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < 10; i++)
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	3301      	adds	r3, #1
 8000554:	617b      	str	r3, [r7, #20]
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	2b09      	cmp	r3, #9
 800055a:	d9c3      	bls.n	80004e4 <Int2Str+0x1c>
    }
  }
}
 800055c:	bf00      	nop
 800055e:	371c      	adds	r7, #28
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	3b9aca00 	.word	0x3b9aca00
 800056c:	cccccccd 	.word	0xcccccccd

08000570 <Str2Int>:
  * @param  p_intnum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *p_inputstr, uint32_t *p_intnum)
{
 8000570:	b480      	push	{r7}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  uint32_t i = 0, res = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
  uint32_t val = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]

  if ((p_inputstr[0] == '0') && ((p_inputstr[1] == 'x') || (p_inputstr[1] == 'X')))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b30      	cmp	r3, #48	; 0x30
 800058c:	f040 80d7 	bne.w	800073e <Str2Int+0x1ce>
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	3301      	adds	r3, #1
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b78      	cmp	r3, #120	; 0x78
 8000598:	d005      	beq.n	80005a6 <Str2Int+0x36>
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3301      	adds	r3, #1
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b58      	cmp	r3, #88	; 0x58
 80005a2:	f040 80cc 	bne.w	800073e <Str2Int+0x1ce>
  {
    i = 2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 80005aa:	e057      	b.n	800065c <Str2Int+0xec>
    {
      if (ISVALIDHEX(p_inputstr[i]))
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	4413      	add	r3, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b40      	cmp	r3, #64	; 0x40
 80005b6:	d905      	bls.n	80005c4 <Str2Int+0x54>
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	4413      	add	r3, r2
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b46      	cmp	r3, #70	; 0x46
 80005c2:	d917      	bls.n	80005f4 <Str2Int+0x84>
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	4413      	add	r3, r2
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b60      	cmp	r3, #96	; 0x60
 80005ce:	d905      	bls.n	80005dc <Str2Int+0x6c>
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	4413      	add	r3, r2
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b66      	cmp	r3, #102	; 0x66
 80005da:	d90b      	bls.n	80005f4 <Str2Int+0x84>
 80005dc:	687a      	ldr	r2, [r7, #4]
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b2f      	cmp	r3, #47	; 0x2f
 80005e6:	d936      	bls.n	8000656 <Str2Int+0xe6>
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	4413      	add	r3, r2
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b39      	cmp	r3, #57	; 0x39
 80005f2:	d830      	bhi.n	8000656 <Str2Int+0xe6>
      {
        val = (val << 4) + CONVERTHEX(p_inputstr[i]);
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	011b      	lsls	r3, r3, #4
 80005f8:	6879      	ldr	r1, [r7, #4]
 80005fa:	697a      	ldr	r2, [r7, #20]
 80005fc:	440a      	add	r2, r1
 80005fe:	7812      	ldrb	r2, [r2, #0]
 8000600:	2a2f      	cmp	r2, #47	; 0x2f
 8000602:	d90b      	bls.n	800061c <Str2Int+0xac>
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	697a      	ldr	r2, [r7, #20]
 8000608:	440a      	add	r2, r1
 800060a:	7812      	ldrb	r2, [r2, #0]
 800060c:	2a39      	cmp	r2, #57	; 0x39
 800060e:	d805      	bhi.n	800061c <Str2Int+0xac>
 8000610:	6879      	ldr	r1, [r7, #4]
 8000612:	697a      	ldr	r2, [r7, #20]
 8000614:	440a      	add	r2, r1
 8000616:	7812      	ldrb	r2, [r2, #0]
 8000618:	3a30      	subs	r2, #48	; 0x30
 800061a:	e016      	b.n	800064a <Str2Int+0xda>
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	440a      	add	r2, r1
 8000622:	7812      	ldrb	r2, [r2, #0]
 8000624:	2a40      	cmp	r2, #64	; 0x40
 8000626:	d90b      	bls.n	8000640 <Str2Int+0xd0>
 8000628:	6879      	ldr	r1, [r7, #4]
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	440a      	add	r2, r1
 800062e:	7812      	ldrb	r2, [r2, #0]
 8000630:	2a46      	cmp	r2, #70	; 0x46
 8000632:	d805      	bhi.n	8000640 <Str2Int+0xd0>
 8000634:	6879      	ldr	r1, [r7, #4]
 8000636:	697a      	ldr	r2, [r7, #20]
 8000638:	440a      	add	r2, r1
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	3a37      	subs	r2, #55	; 0x37
 800063e:	e004      	b.n	800064a <Str2Int+0xda>
 8000640:	6879      	ldr	r1, [r7, #4]
 8000642:	697a      	ldr	r2, [r7, #20]
 8000644:	440a      	add	r2, r1
 8000646:	7812      	ldrb	r2, [r2, #0]
 8000648:	3a57      	subs	r2, #87	; 0x57
 800064a:	4413      	add	r3, r2
 800064c:	60fb      	str	r3, [r7, #12]
      {
        /* Return 0, Invalid input */
        res = 0;
        break;
      }
      i++;
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	3301      	adds	r3, #1
 8000652:	617b      	str	r3, [r7, #20]
 8000654:	e002      	b.n	800065c <Str2Int+0xec>
        res = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
        break;
 800065a:	e008      	b.n	800066e <Str2Int+0xfe>
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	2b0a      	cmp	r3, #10
 8000660:	d805      	bhi.n	800066e <Str2Int+0xfe>
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	4413      	add	r3, r2
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d19e      	bne.n	80005ac <Str2Int+0x3c>
    }

    /* valid result */
    if (p_inputstr[i] == '\0')
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d167      	bne.n	800074a <Str2Int+0x1da>
    {
      *p_intnum = val;
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	68fa      	ldr	r2, [r7, #12]
 800067e:	601a      	str	r2, [r3, #0]
      res = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	613b      	str	r3, [r7, #16]
    if (p_inputstr[i] == '\0')
 8000684:	e061      	b.n	800074a <Str2Int+0x1da>
  }
  else /* max 10-digit decimal input */
  {
    while ( ( i < 11 ) && ( res != 1 ) )
    {
      if (p_inputstr[i] == '\0')
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	4413      	add	r3, r2
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d105      	bne.n	800069e <Str2Int+0x12e>
      {
        *p_intnum = val;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	601a      	str	r2, [r3, #0]
        /* return 1 */
        res = 1;
 8000698:	2301      	movs	r3, #1
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	e04c      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'k') || (p_inputstr[i] == 'K')) && (i > 0))
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	4413      	add	r3, r2
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b6b      	cmp	r3, #107	; 0x6b
 80006a8:	d005      	beq.n	80006b6 <Str2Int+0x146>
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	4413      	add	r3, r2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b4b      	cmp	r3, #75	; 0x4b
 80006b4:	d10b      	bne.n	80006ce <Str2Int+0x15e>
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d008      	beq.n	80006ce <Str2Int+0x15e>
      {
        val = val << 10;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	029b      	lsls	r3, r3, #10
 80006c0:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	601a      	str	r2, [r3, #0]
        res = 1;
 80006c8:	2301      	movs	r3, #1
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	e034      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'm') || (p_inputstr[i] == 'M')) && (i > 0))
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b6d      	cmp	r3, #109	; 0x6d
 80006d8:	d005      	beq.n	80006e6 <Str2Int+0x176>
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	4413      	add	r3, r2
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b4d      	cmp	r3, #77	; 0x4d
 80006e4:	d10b      	bne.n	80006fe <Str2Int+0x18e>
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d008      	beq.n	80006fe <Str2Int+0x18e>
      {
        val = val << 20;
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	051b      	lsls	r3, r3, #20
 80006f0:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	601a      	str	r2, [r3, #0]
        res = 1;
 80006f8:	2301      	movs	r3, #1
 80006fa:	613b      	str	r3, [r7, #16]
 80006fc:	e01c      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (ISVALIDDEC(p_inputstr[i]))
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b2f      	cmp	r3, #47	; 0x2f
 8000708:	d913      	bls.n	8000732 <Str2Int+0x1c2>
 800070a:	687a      	ldr	r2, [r7, #4]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b39      	cmp	r3, #57	; 0x39
 8000714:	d80d      	bhi.n	8000732 <Str2Int+0x1c2>
      {
        val = val * 10 + CONVERTDEC(p_inputstr[i]);
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	4613      	mov	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4619      	mov	r1, r3
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	440b      	add	r3, r1
 800072c:	3b30      	subs	r3, #48	; 0x30
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	e002      	b.n	8000738 <Str2Int+0x1c8>
      }
      else
      {
        /* return 0, Invalid input */
        res = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	613b      	str	r3, [r7, #16]
        break;
 8000736:	e008      	b.n	800074a <Str2Int+0x1da>
      }
      i++;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	3301      	adds	r3, #1
 800073c:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( res != 1 ) )
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	2b0a      	cmp	r3, #10
 8000742:	d802      	bhi.n	800074a <Str2Int+0x1da>
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d19d      	bne.n	8000686 <Str2Int+0x116>
    }
  }

  return res;
 800074a:	693b      	ldr	r3, [r7, #16]
}
 800074c:	4618      	mov	r0, r3
 800074e:	371c      	adds	r7, #28
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  p_string: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *p_string)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint16_t length = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	81fb      	strh	r3, [r7, #14]

  while (p_string[length] != '\0')
 8000764:	e002      	b.n	800076c <Serial_PutString+0x14>
  {
    length++;
 8000766:	89fb      	ldrh	r3, [r7, #14]
 8000768:	3301      	adds	r3, #1
 800076a:	81fb      	strh	r3, [r7, #14]
  while (p_string[length] != '\0')
 800076c:	89fb      	ldrh	r3, [r7, #14]
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d1f6      	bne.n	8000766 <Serial_PutString+0xe>
  }
  HAL_UART_Transmit(&UartHandle, p_string, length, TX_TIMEOUT);
 8000778:	89fa      	ldrh	r2, [r7, #14]
 800077a:	2364      	movs	r3, #100	; 0x64
 800077c:	6879      	ldr	r1, [r7, #4]
 800077e:	4805      	ldr	r0, [pc, #20]	; (8000794 <Serial_PutString+0x3c>)
 8000780:	f002 fa1b 	bl	8002bba <HAL_UART_Transmit>
  HAL_Delay(100);
 8000784:	2064      	movs	r0, #100	; 0x64
 8000786:	f000 ff0b 	bl	80015a0 <HAL_Delay>
}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000002c 	.word	0x2000002c

08000798 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte( uint8_t param )
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
  /* May be timeouted... */
  if ( UartHandle.gState == HAL_UART_STATE_TIMEOUT )
 80007a2:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <Serial_PutByte+0x34>)
 80007a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	2ba0      	cmp	r3, #160	; 0xa0
 80007ac:	d103      	bne.n	80007b6 <Serial_PutByte+0x1e>
  {
    UartHandle.gState = HAL_UART_STATE_READY;
 80007ae:	4b07      	ldr	r3, [pc, #28]	; (80007cc <Serial_PutByte+0x34>)
 80007b0:	2220      	movs	r2, #32
 80007b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  return HAL_UART_Transmit(&UartHandle, &param, 1, TX_TIMEOUT);
 80007b6:	1df9      	adds	r1, r7, #7
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	2201      	movs	r2, #1
 80007bc:	4803      	ldr	r0, [pc, #12]	; (80007cc <Serial_PutByte+0x34>)
 80007be:	f002 f9fc 	bl	8002bba <HAL_UART_Transmit>
 80007c2:	4603      	mov	r3, r0
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	2000002c 	.word	0x2000002c

080007d0 <FLASH_If_Init>:
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_If_Init(void)
{ 
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  HAL_FLASH_Unlock(); 
 80007d4:	f001 f942 	bl	8001a5c <HAL_FLASH_Unlock>

  /* Clear pending flags (if any) */  
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | 
 80007d8:	4b02      	ldr	r3, [pc, #8]	; (80007e4 <FLASH_If_Init+0x14>)
 80007da:	22f3      	movs	r2, #243	; 0xf3
 80007dc:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023c00 	.word	0x40023c00

080007e8 <FLASH_If_Erase>:
  * @param  StartSector: start of user flash area
  * @retval 0: user flash area successfully erased
  *         1: error occurred
  */
uint32_t FLASH_If_Erase(uint32_t StartSector)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t UserStartSector;
  uint32_t SectorError;
  FLASH_EraseInitTypeDef pEraseInit;

  /* Unlock the Flash to enable the flash control register access *************/ 
  FLASH_If_Init();
 80007f0:	f7ff ffee 	bl	80007d0 <FLASH_If_Init>
  
  /* Get the sector where start the user flash area */
  UserStartSector = GetSector(APPLICATION_ADDRESS);
 80007f4:	480e      	ldr	r0, [pc, #56]	; (8000830 <FLASH_If_Erase+0x48>)
 80007f6:	f000 f85b 	bl	80008b0 <GetSector>
 80007fa:	6278      	str	r0, [r7, #36]	; 0x24
  
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  pEraseInit.Sector = UserStartSector;
 8000800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000802:	617b      	str	r3, [r7, #20]
  pEraseInit.NbSectors = 10;
 8000804:	230a      	movs	r3, #10
 8000806:	61bb      	str	r3, [r7, #24]
  pEraseInit.VoltageRange = VOLTAGE_RANGE_3;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    
  if (HAL_FLASHEx_Erase(&pEraseInit, &SectorError) != HAL_OK)
 800080c:	f107 0220 	add.w	r2, r7, #32
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4611      	mov	r1, r2
 8000816:	4618      	mov	r0, r3
 8000818:	f001 fa70 	bl	8001cfc <HAL_FLASHEx_Erase>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <FLASH_If_Erase+0x3e>
  {
     /* Error occurred while page erase */
     return (1);
 8000822:	2301      	movs	r3, #1
 8000824:	e000      	b.n	8000828 <FLASH_If_Erase+0x40>
  }
  
  return (0);
 8000826:	2300      	movs	r3, #0
}
 8000828:	4618      	mov	r0, r3
 800082a:	3728      	adds	r7, #40	; 0x28
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	08008000 	.word	0x08008000

08000834 <FLASH_If_Write>:
  * @retval 0: Data successfully written to Flash memory
  *         1: Error occurred while writing data in Flash memory
  *         2: Written Data in flash memory is different from expected one
  */
uint32_t FLASH_If_Write(uint32_t FlashAddress, uint32_t* Data ,uint32_t DataLength)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b087      	sub	sp, #28
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  uint32_t i = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]

  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	e023      	b.n	8000892 <FLASH_If_Write+0x5e>
  {
    /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
       be done by word */ 
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, FlashAddress, *(uint32_t*)(Data+i)) == HAL_OK)      
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	4413      	add	r3, r2
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f04f 0400 	mov.w	r4, #0
 8000858:	461a      	mov	r2, r3
 800085a:	4623      	mov	r3, r4
 800085c:	68f9      	ldr	r1, [r7, #12]
 800085e:	2002      	movs	r0, #2
 8000860:	f000 fff4 	bl	800184c <HAL_FLASH_Program>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10e      	bne.n	8000888 <FLASH_If_Write+0x54>
    {
     /* Check the written value */
      if (*(uint32_t*)FlashAddress != *(uint32_t*)(Data+i))
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	68b9      	ldr	r1, [r7, #8]
 8000874:	440b      	add	r3, r1
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	429a      	cmp	r2, r3
 800087a:	d001      	beq.n	8000880 <FLASH_If_Write+0x4c>
      {
        /* Flash content doesn't match SRAM content */
        return(FLASHIF_WRITINGCTRL_ERROR);
 800087c:	2302      	movs	r3, #2
 800087e:	e011      	b.n	80008a4 <FLASH_If_Write+0x70>
      }
      /* Increment FLASH destination address */
      FlashAddress += 4;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	3304      	adds	r3, #4
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e001      	b.n	800088c <FLASH_If_Write+0x58>
    }
    else
    {
      /* Error occurred while writing data in Flash memory */
      return (FLASHIF_WRITING_ERROR);
 8000888:	2303      	movs	r3, #3
 800088a:	e00b      	b.n	80008a4 <FLASH_If_Write+0x70>
  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	3301      	adds	r3, #1
 8000890:	617b      	str	r3, [r7, #20]
 8000892:	697a      	ldr	r2, [r7, #20]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	429a      	cmp	r2, r3
 8000898:	d203      	bcs.n	80008a2 <FLASH_If_Write+0x6e>
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4a03      	ldr	r2, [pc, #12]	; (80008ac <FLASH_If_Write+0x78>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d9d3      	bls.n	800084a <FLASH_If_Write+0x16>
    }
  }

  return (FLASHIF_OK);
 80008a2:	2300      	movs	r3, #0
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	371c      	adds	r7, #28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd90      	pop	{r4, r7, pc}
 80008ac:	080ffffb 	.word	0x080ffffb

080008b0 <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  Address: Flash address
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
  
  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a40      	ldr	r2, [pc, #256]	; (80009c0 <GetSector+0x110>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d806      	bhi.n	80008d2 <GetSector+0x22>
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80008ca:	d302      	bcc.n	80008d2 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;  
 80008cc:	2300      	movs	r3, #0
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	e06f      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4a3b      	ldr	r2, [pc, #236]	; (80009c4 <GetSector+0x114>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d806      	bhi.n	80008e8 <GetSector+0x38>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4a38      	ldr	r2, [pc, #224]	; (80009c0 <GetSector+0x110>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d902      	bls.n	80008e8 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;  
 80008e2:	2301      	movs	r3, #1
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	e064      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a37      	ldr	r2, [pc, #220]	; (80009c8 <GetSector+0x118>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d806      	bhi.n	80008fe <GetSector+0x4e>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a34      	ldr	r2, [pc, #208]	; (80009c4 <GetSector+0x114>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d902      	bls.n	80008fe <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;  
 80008f8:	2302      	movs	r3, #2
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	e059      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a32      	ldr	r2, [pc, #200]	; (80009cc <GetSector+0x11c>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d806      	bhi.n	8000914 <GetSector+0x64>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a2f      	ldr	r2, [pc, #188]	; (80009c8 <GetSector+0x118>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d902      	bls.n	8000914 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;  
 800090e:	2303      	movs	r3, #3
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	e04e      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a2e      	ldr	r2, [pc, #184]	; (80009d0 <GetSector+0x120>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d806      	bhi.n	800092a <GetSector+0x7a>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a2b      	ldr	r2, [pc, #172]	; (80009cc <GetSector+0x11c>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d902      	bls.n	800092a <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;  
 8000924:	2304      	movs	r3, #4
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	e043      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4a29      	ldr	r2, [pc, #164]	; (80009d4 <GetSector+0x124>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d806      	bhi.n	8000940 <GetSector+0x90>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4a26      	ldr	r2, [pc, #152]	; (80009d0 <GetSector+0x120>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d902      	bls.n	8000940 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;  
 800093a:	2305      	movs	r3, #5
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	e038      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4a25      	ldr	r2, [pc, #148]	; (80009d8 <GetSector+0x128>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d806      	bhi.n	8000956 <GetSector+0xa6>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4a22      	ldr	r2, [pc, #136]	; (80009d4 <GetSector+0x124>)
 800094c:	4293      	cmp	r3, r2
 800094e:	d902      	bls.n	8000956 <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;  
 8000950:	2306      	movs	r3, #6
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	e02d      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a20      	ldr	r2, [pc, #128]	; (80009dc <GetSector+0x12c>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d806      	bhi.n	800096c <GetSector+0xbc>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a1d      	ldr	r2, [pc, #116]	; (80009d8 <GetSector+0x128>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d902      	bls.n	800096c <GetSector+0xbc>
  {
    sector = FLASH_SECTOR_7;  
 8000966:	2307      	movs	r3, #7
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	e022      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a1c      	ldr	r2, [pc, #112]	; (80009e0 <GetSector+0x130>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d806      	bhi.n	8000982 <GetSector+0xd2>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a19      	ldr	r2, [pc, #100]	; (80009dc <GetSector+0x12c>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d902      	bls.n	8000982 <GetSector+0xd2>
  {
    sector = FLASH_SECTOR_8;  
 800097c:	2308      	movs	r3, #8
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	e017      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a17      	ldr	r2, [pc, #92]	; (80009e4 <GetSector+0x134>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d806      	bhi.n	8000998 <GetSector+0xe8>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a14      	ldr	r2, [pc, #80]	; (80009e0 <GetSector+0x130>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d902      	bls.n	8000998 <GetSector+0xe8>
  {
    sector = FLASH_SECTOR_9;  
 8000992:	2309      	movs	r3, #9
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	e00c      	b.n	80009b2 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a13      	ldr	r2, [pc, #76]	; (80009e8 <GetSector+0x138>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d806      	bhi.n	80009ae <GetSector+0xfe>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a10      	ldr	r2, [pc, #64]	; (80009e4 <GetSector+0x134>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d902      	bls.n	80009ae <GetSector+0xfe>
  {
    sector = FLASH_SECTOR_10;  
 80009a8:	230a      	movs	r3, #10
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	e001      	b.n	80009b2 <GetSector+0x102>
  }
  else /*(Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11))*/
  {
    sector = FLASH_SECTOR_11;  
 80009ae:	230b      	movs	r3, #11
 80009b0:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 80009b2:	68fb      	ldr	r3, [r7, #12]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3714      	adds	r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	08003fff 	.word	0x08003fff
 80009c4:	08007fff 	.word	0x08007fff
 80009c8:	0800bfff 	.word	0x0800bfff
 80009cc:	0800ffff 	.word	0x0800ffff
 80009d0:	0801ffff 	.word	0x0801ffff
 80009d4:	0803ffff 	.word	0x0803ffff
 80009d8:	0805ffff 	.word	0x0805ffff
 80009dc:	0807ffff 	.word	0x0807ffff
 80009e0:	0809ffff 	.word	0x0809ffff
 80009e4:	080bffff 	.word	0x080bffff
 80009e8:	080dffff 	.word	0x080dffff

080009ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f2:	f000 fd63 	bl	80014bc <HAL_Init>

  /* USER CODE BEGIN Init */
  flag = 0;
 80009f6:	4b21      	ldr	r3, [pc, #132]	; (8000a7c <main+0x90>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fc:	f000 f850 	bl	8000aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a00:	f000 f8d6 	bl	8000bb0 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000a04:	f000 f8aa 	bl	8000b5c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 7);
 8000a08:	2207      	movs	r2, #7
 8000a0a:	491d      	ldr	r1, [pc, #116]	; (8000a80 <main+0x94>)
 8000a0c:	481d      	ldr	r0, [pc, #116]	; (8000a84 <main+0x98>)
 8000a0e:	f002 fa13 	bl	8002e38 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag ==1)
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <main+0x90>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d004      	beq.n	8000a24 <main+0x38>
	  {
		  Main_Menu();
 8000a1a:	f000 f9cb 	bl	8000db4 <Main_Menu>
		  flag = 0;
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <main+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(3000);
 8000a24:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a28:	f000 fdba 	bl	80015a0 <HAL_Delay>
	  if (flag==0)
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <main+0x90>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	f083 0301 	eor.w	r3, r3, #1
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d0eb      	beq.n	8000a12 <main+0x26>
	  {
		  uint32_t ramstart = (*(__IO uint32_t*) APPLICATION_ADDRESS) & 0x2FFE0000;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <main+0x9c>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	4b13      	ldr	r3, [pc, #76]	; (8000a8c <main+0xa0>)
 8000a40:	4013      	ands	r3, r2
 8000a42:	607b      	str	r3, [r7, #4]
		  HAL_Delay(1000);
 8000a44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a48:	f000 fdaa 	bl	80015a0 <HAL_Delay>
		  if ( ramstart == 0x20020000)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a10      	ldr	r2, [pc, #64]	; (8000a90 <main+0xa4>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d1de      	bne.n	8000a12 <main+0x26>
		  {
			  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000a54:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <main+0xa8>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a0f      	ldr	r2, [pc, #60]	; (8000a98 <main+0xac>)
 8000a5a:	6013      	str	r3, [r2, #0]
			  JumpToApplication = (pFunction) JumpAddress;
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <main+0xac>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <main+0xb0>)
 8000a64:	601a      	str	r2, [r3, #0]
			  /* Initialize user application's Stack Pointer */
			  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <main+0x9c>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	f383 8808 	msr	MSP, r3
			  JumpToApplication();
 8000a72:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <main+0xb0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4798      	blx	r3
	  if (flag ==1)
 8000a78:	e7cb      	b.n	8000a12 <main+0x26>
 8000a7a:	bf00      	nop
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	2000006c 	.word	0x2000006c
 8000a84:	2000002c 	.word	0x2000002c
 8000a88:	08008000 	.word	0x08008000
 8000a8c:	2ffe0000 	.word	0x2ffe0000
 8000a90:	20020000 	.word	0x20020000
 8000a94:	08008004 	.word	0x08008004
 8000a98:	20000074 	.word	0x20000074
 8000a9c:	20000078 	.word	0x20000078

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b094      	sub	sp, #80	; 0x50
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 0320 	add.w	r3, r7, #32
 8000aaa:	2230      	movs	r2, #48	; 0x30
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f003 f838 	bl	8003b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <SystemClock_Config+0xb4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000acc:	4a21      	ldr	r2, [pc, #132]	; (8000b54 <SystemClock_Config+0xb4>)
 8000ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <SystemClock_Config+0xb4>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	4b1c      	ldr	r3, [pc, #112]	; (8000b58 <SystemClock_Config+0xb8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a1b      	ldr	r2, [pc, #108]	; (8000b58 <SystemClock_Config+0xb8>)
 8000aea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <SystemClock_Config+0xb8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afc:	2302      	movs	r3, #2
 8000afe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b00:	2301      	movs	r3, #1
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b04:	2310      	movs	r3, #16
 8000b06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 0320 	add.w	r3, r7, #32
 8000b10:	4618      	mov	r0, r3
 8000b12:	f001 fbc9 	bl	80022a8 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000b1c:	f000 f8c0 	bl	8000ca0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b20:	230f      	movs	r3, #15
 8000b22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fe24 	bl	8002788 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000b46:	f000 f8ab 	bl	8000ca0 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3750      	adds	r7, #80	; 0x50
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800
 8000b58:	40007000 	.word	0x40007000

08000b5c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b62:	4a12      	ldr	r2, [pc, #72]	; (8000bac <MX_USART6_UART_Init+0x50>)
 8000b64:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b6c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000b80:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b82:	220c      	movs	r2, #12
 8000b84:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b86:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000b92:	4805      	ldr	r0, [pc, #20]	; (8000ba8 <MX_USART6_UART_Init+0x4c>)
 8000b94:	f001 ffc4 	bl	8002b20 <HAL_UART_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000b9e:	f000 f87f 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	2000002c 	.word	0x2000002c
 8000bac:	40011400 	.word	0x40011400

08000bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	4b26      	ldr	r3, [pc, #152]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a25      	ldr	r2, [pc, #148]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b23      	ldr	r3, [pc, #140]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a1e      	ldr	r2, [pc, #120]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a17      	ldr	r2, [pc, #92]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <MX_GPIO_Init+0xb4>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000c20:	4811      	ldr	r0, [pc, #68]	; (8000c68 <MX_GPIO_Init+0xb8>)
 8000c22:	f001 fb27 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c26:	2301      	movs	r3, #1
 8000c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 030c 	add.w	r3, r7, #12
 8000c36:	4619      	mov	r1, r3
 8000c38:	480c      	ldr	r0, [pc, #48]	; (8000c6c <MX_GPIO_Init+0xbc>)
 8000c3a:	f001 f981 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c3e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000c42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c44:	2301      	movs	r3, #1
 8000c46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	4619      	mov	r1, r3
 8000c56:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MX_GPIO_Init+0xb8>)
 8000c58:	f001 f972 	bl	8001f40 <HAL_GPIO_Init>

}
 8000c5c:	bf00      	nop
 8000c5e:	3720      	adds	r7, #32
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40020c00 	.word	0x40020c00
 8000c6c:	40020000 	.word	0x40020000

08000c70 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file
   */
  HAL_UART_Transmit(&huart6, "IAP START", 9,0x2710);
 8000c78:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c7c:	2209      	movs	r2, #9
 8000c7e:	4905      	ldr	r1, [pc, #20]	; (8000c94 <HAL_UART_RxCpltCallback+0x24>)
 8000c80:	4805      	ldr	r0, [pc, #20]	; (8000c98 <HAL_UART_RxCpltCallback+0x28>)
 8000c82:	f001 ff9a 	bl	8002bba <HAL_UART_Transmit>
  flag=1;
 8000c86:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <HAL_UART_RxCpltCallback+0x2c>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]

}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	08003b4c 	.word	0x08003b4c
 8000c98:	2000002c 	.word	0x2000002c
 8000c9c:	20000000 	.word	0x20000000

08000ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000cb4:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000cb8:	4b05      	ldr	r3, [pc, #20]	; (8000cd0 <__NVIC_SystemReset+0x20>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000cc0:	4903      	ldr	r1, [pc, #12]	; (8000cd0 <__NVIC_SystemReset+0x20>)
 8000cc2:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <__NVIC_SystemReset+0x24>)
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	60cb      	str	r3, [r1, #12]
 8000cc8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <__NVIC_SystemReset+0x1c>
 8000cd0:	e000ed00 	.word	0xe000ed00
 8000cd4:	05fa0004 	.word	0x05fa0004

08000cd8 <SerialDownload>:
  * @brief  Download a file via serial port
  * @param  None
  * @retval None
  */
void SerialDownload(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
  uint8_t number[11] = {0};
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	f8c3 2007 	str.w	r2, [r3, #7]
  uint32_t size = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	603b      	str	r3, [r7, #0]
  COM_StatusTypeDef result;
  HAL_Delay(300);
 8000cee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cf2:	f000 fc55 	bl	80015a0 <HAL_Delay>
  Serial_PutString((uint8_t *)"IAP processing\r\n");
 8000cf6:	4825      	ldr	r0, [pc, #148]	; (8000d8c <SerialDownload+0xb4>)
 8000cf8:	f7ff fd2e 	bl	8000758 <Serial_PutString>
  HAL_Delay(500);
 8000cfc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d00:	f000 fc4e 	bl	80015a0 <HAL_Delay>
  result = Ymodem_Receive( &size );
 8000d04:	463b      	mov	r3, r7
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fa86 	bl	8001218 <Ymodem_Receive>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	73fb      	strb	r3, [r7, #15]
  if (result == COM_OK)
 8000d10:	7bfb      	ldrb	r3, [r7, #15]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d119      	bne.n	8000d4a <SerialDownload+0x72>
  {
    Serial_PutString((uint8_t *)"\n\n\r Programming Completed Successfully!\n\r--------------------------------\r\n Name: ");
 8000d16:	481e      	ldr	r0, [pc, #120]	; (8000d90 <SerialDownload+0xb8>)
 8000d18:	f7ff fd1e 	bl	8000758 <Serial_PutString>
    Serial_PutString(aFileName);
 8000d1c:	481d      	ldr	r0, [pc, #116]	; (8000d94 <SerialDownload+0xbc>)
 8000d1e:	f7ff fd1b 	bl	8000758 <Serial_PutString>
    Int2Str(number, size);
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fbcd 	bl	80004c8 <Int2Str>
    Serial_PutString((uint8_t *)"\n\r Size: ");
 8000d2e:	481a      	ldr	r0, [pc, #104]	; (8000d98 <SerialDownload+0xc0>)
 8000d30:	f7ff fd12 	bl	8000758 <Serial_PutString>
    Serial_PutString(number);
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fd0e 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)" Bytes\r\n");
 8000d3c:	4817      	ldr	r0, [pc, #92]	; (8000d9c <SerialDownload+0xc4>)
 8000d3e:	f7ff fd0b 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"-------------------\n");
 8000d42:	4817      	ldr	r0, [pc, #92]	; (8000da0 <SerialDownload+0xc8>)
 8000d44:	f7ff fd08 	bl	8000758 <Serial_PutString>
  else
  {
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
    NVIC_SystemReset();
  }
}
 8000d48:	e01c      	b.n	8000d84 <SerialDownload+0xac>
  else if (result == COM_LIMIT)
 8000d4a:	7bfb      	ldrb	r3, [r7, #15]
 8000d4c:	2b05      	cmp	r3, #5
 8000d4e:	d104      	bne.n	8000d5a <SerialDownload+0x82>
    Serial_PutString((uint8_t *)"\n\n\rThe image size is higher than the allowed space memory!\n\r");
 8000d50:	4814      	ldr	r0, [pc, #80]	; (8000da4 <SerialDownload+0xcc>)
 8000d52:	f7ff fd01 	bl	8000758 <Serial_PutString>
    NVIC_SystemReset();
 8000d56:	f7ff ffab 	bl	8000cb0 <__NVIC_SystemReset>
  else if (result == COM_DATA)
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	2b04      	cmp	r3, #4
 8000d5e:	d104      	bne.n	8000d6a <SerialDownload+0x92>
    Serial_PutString((uint8_t *)"\n\n\rVerification failed!\n\r");
 8000d60:	4811      	ldr	r0, [pc, #68]	; (8000da8 <SerialDownload+0xd0>)
 8000d62:	f7ff fcf9 	bl	8000758 <Serial_PutString>
    NVIC_SystemReset();
 8000d66:	f7ff ffa3 	bl	8000cb0 <__NVIC_SystemReset>
  else if (result == COM_ABORT)
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d104      	bne.n	8000d7a <SerialDownload+0xa2>
    Serial_PutString((uint8_t *)"\r\n\nAborted by user.\n\r");
 8000d70:	480e      	ldr	r0, [pc, #56]	; (8000dac <SerialDownload+0xd4>)
 8000d72:	f7ff fcf1 	bl	8000758 <Serial_PutString>
    NVIC_SystemReset();
 8000d76:	f7ff ff9b 	bl	8000cb0 <__NVIC_SystemReset>
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
 8000d7a:	480d      	ldr	r0, [pc, #52]	; (8000db0 <SerialDownload+0xd8>)
 8000d7c:	f7ff fcec 	bl	8000758 <Serial_PutString>
    NVIC_SystemReset();
 8000d80:	f7ff ff96 	bl	8000cb0 <__NVIC_SystemReset>
}
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	08003b58 	.word	0x08003b58
 8000d90:	08003b6c 	.word	0x08003b6c
 8000d94:	2000007c 	.word	0x2000007c
 8000d98:	08003bc0 	.word	0x08003bc0
 8000d9c:	08003bcc 	.word	0x08003bcc
 8000da0:	08003bd8 	.word	0x08003bd8
 8000da4:	08003bf0 	.word	0x08003bf0
 8000da8:	08003c30 	.word	0x08003c30
 8000dac:	08003c4c 	.word	0x08003c4c
 8000db0:	08003c64 	.word	0x08003c64

08000db4 <Main_Menu>:
  * @brief  Display the Main Menu on HyperTerminal
  * @param  None
  * @retval None
  */
void Main_Menu(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  uint8_t key = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	71fb      	strb	r3, [r7, #7]
  HAL_Delay(500);
 8000dbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dc2:	f000 fbed 	bl	80015a0 <HAL_Delay>
  Serial_PutString((uint8_t *)"\r\n=                                                                    =");
  Serial_PutString((uint8_t *)"\r\n=                       By MCD Application Team                      =");
  Serial_PutString((uint8_t *)"\r\n======================================================================");
  Serial_PutString((uint8_t *)"\r\n\r\n");
  */
  Serial_PutString((uint8_t *)"\r\nUpload image from the internal Flash \r\n");
 8000dc6:	4813      	ldr	r0, [pc, #76]	; (8000e14 <Main_Menu+0x60>)
 8000dc8:	f7ff fcc6 	bl	8000758 <Serial_PutString>
  SerialDownload();
 8000dcc:	f7ff ff84 	bl	8000cd8 <SerialDownload>
  HAL_Delay(500);
 8000dd0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dd4:	f000 fbe4 	bl	80015a0 <HAL_Delay>
  Serial_PutString((uint8_t *)"\r\nStart program execution\r\n");
 8000dd8:	480f      	ldr	r0, [pc, #60]	; (8000e18 <Main_Menu+0x64>)
 8000dda:	f7ff fcbd 	bl	8000758 <Serial_PutString>
  /* execute the new program */
  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000dde:	4b0f      	ldr	r3, [pc, #60]	; (8000e1c <Main_Menu+0x68>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a0f      	ldr	r2, [pc, #60]	; (8000e20 <Main_Menu+0x6c>)
 8000de4:	6013      	str	r3, [r2, #0]
  /* Jump to user application */
  JumpToApplication = (pFunction) JumpAddress;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <Main_Menu+0x6c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b0d      	ldr	r3, [pc, #52]	; (8000e24 <Main_Menu+0x70>)
 8000dee:	601a      	str	r2, [r3, #0]
  /* Initialize user application's Stack Pointer */
  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000df0:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <Main_Menu+0x74>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	f383 8808 	msr	MSP, r3
  //__disable_irq();
  HAL_Delay(500);
 8000dfc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e00:	f000 fbce 	bl	80015a0 <HAL_Delay>
  JumpToApplication();
 8000e04:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <Main_Menu+0x70>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4798      	blx	r3

}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	08003d04 	.word	0x08003d04
 8000e18:	08003d30 	.word	0x08003d30
 8000e1c:	08008004 	.word	0x08008004
 8000e20:	20000074 	.word	0x20000074
 8000e24:	20000078 	.word	0x20000078
 8000e28:	08008000 	.word	0x08008000

08000e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	4b17      	ldr	r3, [pc, #92]	; (8000e94 <HAL_MspInit+0x68>)
 8000e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3a:	4a16      	ldr	r2, [pc, #88]	; (8000e94 <HAL_MspInit+0x68>)
 8000e3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e40:	6453      	str	r3, [r2, #68]	; 0x44
 8000e42:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <HAL_MspInit+0x68>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <HAL_MspInit+0x68>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	4a0f      	ldr	r2, [pc, #60]	; (8000e94 <HAL_MspInit+0x68>)
 8000e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <HAL_MspInit+0x68>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2004      	movs	r0, #4
 8000e70:	f000 fc93 	bl	800179a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8000e74:	2004      	movs	r0, #4
 8000e76:	f000 fcac 	bl	80017d2 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2005      	movs	r0, #5
 8000e80:	f000 fc8b 	bl	800179a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000e84:	2005      	movs	r0, #5
 8000e86:	f000 fca4 	bl	80017d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40023800 	.word	0x40023800

08000e98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	; 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a1d      	ldr	r2, [pc, #116]	; (8000f2c <HAL_UART_MspInit+0x94>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d133      	bne.n	8000f22 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec2:	4a1b      	ldr	r2, [pc, #108]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000ec4:	f043 0320 	orr.w	r3, r3, #32
 8000ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eca:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ece:	f003 0320 	and.w	r3, r3, #32
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000ee0:	f043 0304 	orr.w	r3, r3, #4
 8000ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee6:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <HAL_UART_MspInit+0x98>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	f003 0304 	and.w	r3, r3, #4
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ef2:	23c0      	movs	r3, #192	; 0xc0
 8000ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efe:	2303      	movs	r3, #3
 8000f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000f02:	2308      	movs	r3, #8
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4809      	ldr	r0, [pc, #36]	; (8000f34 <HAL_UART_MspInit+0x9c>)
 8000f0e:	f001 f817 	bl	8001f40 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2101      	movs	r1, #1
 8000f16:	2047      	movs	r0, #71	; 0x47
 8000f18:	f000 fc3f 	bl	800179a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000f1c:	2047      	movs	r0, #71	; 0x47
 8000f1e:	f000 fc58 	bl	80017d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	; 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40011400 	.word	0x40011400
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020800 	.word	0x40020800

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f46:	b480      	push	{r7}
 8000f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f4a:	e7fe      	b.n	8000f4a <HardFault_Handler+0x4>

08000f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f50:	e7fe      	b.n	8000f50 <MemManage_Handler+0x4>

08000f52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <BusFault_Handler+0x4>

08000f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <UsageFault_Handler+0x4>

08000f5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8c:	f000 fae8 	bl	8001560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000f98:	f000 fcac 	bl	80018f4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000fb4:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <USART6_IRQHandler+0x10>)
 8000fb6:	f001 ff95 	bl	8002ee4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000002c 	.word	0x2000002c

08000fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <SystemInit+0x28>)
 8000fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fce:	4a07      	ldr	r2, [pc, #28]	; (8000fec <SystemInit+0x28>)
 8000fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <SystemInit+0x28>)
 8000fda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fde:	609a      	str	r2, [r3, #8]
#endif
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <__NVIC_SystemReset>:
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <__NVIC_SystemReset+0x20>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001000:	4903      	ldr	r1, [pc, #12]	; (8001010 <__NVIC_SystemReset+0x20>)
 8001002:	4b04      	ldr	r3, [pc, #16]	; (8001014 <__NVIC_SystemReset+0x24>)
 8001004:	4313      	orrs	r3, r2
 8001006:	60cb      	str	r3, [r1, #12]
 8001008:	f3bf 8f4f 	dsb	sy
    __NOP();
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <__NVIC_SystemReset+0x1c>
 8001010:	e000ed00 	.word	0xe000ed00
 8001014:	05fa0004 	.word	0x05fa0004

08001018 <ReceivePacket>:
  * @param  timeout
  * @retval HAL_OK: normally return
  *         HAL_BUSY: abort by user
  */
static HAL_StatusTypeDef ReceivePacket(uint8_t *p_data, uint32_t *p_length, uint32_t timeout)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
  uint32_t crc;
  uint32_t packet_size = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef status;
  uint8_t char1;

  *p_length = 0;
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
  status = HAL_UART_Receive(&UartHandle, &char1, 1, timeout);
 800102e:	f107 0113 	add.w	r1, r7, #19
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2201      	movs	r2, #1
 8001036:	4844      	ldr	r0, [pc, #272]	; (8001148 <ReceivePacket+0x130>)
 8001038:	f001 fe58 	bl	8002cec <HAL_UART_Receive>
 800103c:	4603      	mov	r3, r0
 800103e:	76fb      	strb	r3, [r7, #27]

  if (status == HAL_OK)
 8001040:	7efb      	ldrb	r3, [r7, #27]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d177      	bne.n	8001136 <ReceivePacket+0x11e>
  {
    switch (char1)
 8001046:	7cfb      	ldrb	r3, [r7, #19]
 8001048:	2b04      	cmp	r3, #4
 800104a:	d02d      	beq.n	80010a8 <ReceivePacket+0x90>
 800104c:	2b04      	cmp	r3, #4
 800104e:	dc04      	bgt.n	800105a <ReceivePacket+0x42>
 8001050:	2b01      	cmp	r3, #1
 8001052:	d009      	beq.n	8001068 <ReceivePacket+0x50>
 8001054:	2b02      	cmp	r3, #2
 8001056:	d00a      	beq.n	800106e <ReceivePacket+0x56>
 8001058:	e023      	b.n	80010a2 <ReceivePacket+0x8a>
 800105a:	2b41      	cmp	r3, #65	; 0x41
 800105c:	d01e      	beq.n	800109c <ReceivePacket+0x84>
 800105e:	2b61      	cmp	r3, #97	; 0x61
 8001060:	d01c      	beq.n	800109c <ReceivePacket+0x84>
 8001062:	2b18      	cmp	r3, #24
 8001064:	d007      	beq.n	8001076 <ReceivePacket+0x5e>
 8001066:	e01c      	b.n	80010a2 <ReceivePacket+0x8a>
    {
      case SOH:
        packet_size = PACKET_SIZE;
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	61fb      	str	r3, [r7, #28]
        break;
 800106c:	e01d      	b.n	80010aa <ReceivePacket+0x92>
      case STX:
        packet_size = PACKET_1K_SIZE;
 800106e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001072:	61fb      	str	r3, [r7, #28]
        break;
 8001074:	e019      	b.n	80010aa <ReceivePacket+0x92>
      case EOT:
        break;
      case CA:
        if ((HAL_UART_Receive(&UartHandle, &char1, 1, timeout) == HAL_OK) && (char1 == CA))
 8001076:	f107 0113 	add.w	r1, r7, #19
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2201      	movs	r2, #1
 800107e:	4832      	ldr	r0, [pc, #200]	; (8001148 <ReceivePacket+0x130>)
 8001080:	f001 fe34 	bl	8002cec <HAL_UART_Receive>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d105      	bne.n	8001096 <ReceivePacket+0x7e>
 800108a:	7cfb      	ldrb	r3, [r7, #19]
 800108c:	2b18      	cmp	r3, #24
 800108e:	d102      	bne.n	8001096 <ReceivePacket+0x7e>
        {
          packet_size = 2;
 8001090:	2302      	movs	r3, #2
 8001092:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          status = HAL_ERROR;
        }
        break;
 8001094:	e009      	b.n	80010aa <ReceivePacket+0x92>
          status = HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	76fb      	strb	r3, [r7, #27]
        break;
 800109a:	e006      	b.n	80010aa <ReceivePacket+0x92>
      case ABORT1:
      case ABORT2:
        status = HAL_BUSY;
 800109c:	2302      	movs	r3, #2
 800109e:	76fb      	strb	r3, [r7, #27]
        break;
 80010a0:	e003      	b.n	80010aa <ReceivePacket+0x92>
      default:
        status = HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	76fb      	strb	r3, [r7, #27]
        break;
 80010a6:	e000      	b.n	80010aa <ReceivePacket+0x92>
        break;
 80010a8:	bf00      	nop
    }
    *p_data = char1;
 80010aa:	7cfa      	ldrb	r2, [r7, #19]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	701a      	strb	r2, [r3, #0]

    if (packet_size >= PACKET_SIZE )
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	2b7f      	cmp	r3, #127	; 0x7f
 80010b4:	d93f      	bls.n	8001136 <ReceivePacket+0x11e>
    {
      status = HAL_UART_Receive(&UartHandle, &p_data[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, timeout);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	1c99      	adds	r1, r3, #2
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	3304      	adds	r3, #4
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4820      	ldr	r0, [pc, #128]	; (8001148 <ReceivePacket+0x130>)
 80010c6:	f001 fe11 	bl	8002cec <HAL_UART_Receive>
 80010ca:	4603      	mov	r3, r0
 80010cc:	76fb      	strb	r3, [r7, #27]

      /* Simple packet sanity check */
      if (status == HAL_OK )
 80010ce:	7efb      	ldrb	r3, [r7, #27]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d12e      	bne.n	8001132 <ReceivePacket+0x11a>
      {
        if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3302      	adds	r3, #2
 80010d8:	781a      	ldrb	r2, [r3, #0]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	3303      	adds	r3, #3
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d004      	beq.n	80010f2 <ReceivePacket+0xda>
        {
          packet_size = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]
          status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	76fb      	strb	r3, [r7, #27]
 80010f0:	e021      	b.n	8001136 <ReceivePacket+0x11e>
        }
        else
        {
          /* Check packet CRC */
          crc = p_data[ packet_size + PACKET_DATA_INDEX ] << 8;
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3304      	adds	r3, #4
 80010f6:	68fa      	ldr	r2, [r7, #12]
 80010f8:	4413      	add	r3, r2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	617b      	str	r3, [r7, #20]
          crc += p_data[ packet_size + PACKET_DATA_INDEX + 1 ];
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	3305      	adds	r3, #5
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	461a      	mov	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	4413      	add	r3, r2
 8001110:	617b      	str	r3, [r7, #20]
          if (Cal_CRC16(&p_data[PACKET_DATA_INDEX], packet_size) != crc )
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	3304      	adds	r3, #4
 8001116:	69f9      	ldr	r1, [r7, #28]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f84b 	bl	80011b4 <Cal_CRC16>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	4293      	cmp	r3, r2
 8001126:	d006      	beq.n	8001136 <ReceivePacket+0x11e>
          {
            packet_size = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
            status = HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	76fb      	strb	r3, [r7, #27]
 8001130:	e001      	b.n	8001136 <ReceivePacket+0x11e>
          }
        }
      }
      else
      {
        packet_size = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  *p_length = packet_size;
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	69fa      	ldr	r2, [r7, #28]
 800113a:	601a      	str	r2, [r3, #0]
  return status;
 800113c:	7efb      	ldrb	r3, [r7, #27]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3720      	adds	r7, #32
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000002c 	.word	0x2000002c

0800114c <UpdateCRC16>:
  * @param  crc_in input value 
  * @param  input byte
  * @retval None
  */
uint16_t UpdateCRC16(uint16_t crc_in, uint8_t byte)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	460a      	mov	r2, r1
 8001156:	80fb      	strh	r3, [r7, #6]
 8001158:	4613      	mov	r3, r2
 800115a:	717b      	strb	r3, [r7, #5]
  uint32_t crc = crc_in;
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	60fb      	str	r3, [r7, #12]
  uint32_t in = byte | 0x100;
 8001160:	797b      	ldrb	r3, [r7, #5]
 8001162:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001166:	60bb      	str	r3, [r7, #8]

  do
  {
    crc <<= 1;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
    in <<= 1;
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	60bb      	str	r3, [r7, #8]
    if(in & 0x100)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <UpdateCRC16+0x38>
      ++crc;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3301      	adds	r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
    if(crc & 0x10000)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d005      	beq.n	800119a <UpdateCRC16+0x4e>
      crc ^= 0x1021;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8001194:	f083 0301 	eor.w	r3, r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
  }
  
  while(!(in & 0x10000));
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0e1      	beq.n	8001168 <UpdateCRC16+0x1c>

  return crc & 0xffffu;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	b29b      	uxth	r3, r3
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <Cal_CRC16>:
  * @param  data
  * @param  length
  * @retval None
  */
uint16_t Cal_CRC16(const uint8_t* p_data, uint32_t size)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
  const uint8_t* dataEnd = p_data+size;
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	60bb      	str	r3, [r7, #8]

  while(p_data < dataEnd)
 80011ca:	e00a      	b.n	80011e2 <Cal_CRC16+0x2e>
    crc = UpdateCRC16(crc, *p_data++);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	b298      	uxth	r0, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	f7ff ffb7 	bl	800114c <UpdateCRC16>
 80011de:	4603      	mov	r3, r0
 80011e0:	60fb      	str	r3, [r7, #12]
  while(p_data < dataEnd)
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f0      	bcc.n	80011cc <Cal_CRC16+0x18>
 
  crc = UpdateCRC16(crc, 0);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ffab 	bl	800114c <UpdateCRC16>
 80011f6:	4603      	mov	r3, r0
 80011f8:	60fb      	str	r3, [r7, #12]
  crc = UpdateCRC16(crc, 0);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ffa3 	bl	800114c <UpdateCRC16>
 8001206:	4603      	mov	r3, r0
 8001208:	60fb      	str	r3, [r7, #12]

  return crc&0xffffu;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	b29b      	uxth	r3, r3
}
 800120e:	4618      	mov	r0, r3
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <Ymodem_Receive>:
  * @brief  Receive a file using the ymodem protocol with CRC16.
  * @param  p_size The size of the file.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive ( uint32_t *p_size )
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b092      	sub	sp, #72	; 0x48
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t i, packet_length, session_done = 0, file_done, errors = 0, session_begin = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	643b      	str	r3, [r7, #64]	; 0x40
 8001224:	2300      	movs	r3, #0
 8001226:	63bb      	str	r3, [r7, #56]	; 0x38
 8001228:	2300      	movs	r3, #0
 800122a:	637b      	str	r3, [r7, #52]	; 0x34
 // uint32_t flashdestination;
  uint32_t ramsource, filesize, packets_received;
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH], tmp;
  COM_StatusTypeDef result = COM_OK;
 800122c:	2300      	movs	r3, #0
 800122e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Initialize flashdestination variable */
  flashdestination = APPLICATION_ADDRESS;
 8001232:	4b86      	ldr	r3, [pc, #536]	; (800144c <Ymodem_Receive+0x234>)
 8001234:	4a86      	ldr	r2, [pc, #536]	; (8001450 <Ymodem_Receive+0x238>)
 8001236:	601a      	str	r2, [r3, #0]

  while ((session_done == 0) && (result == COM_OK))
 8001238:	e0fa      	b.n	8001430 <Ymodem_Receive+0x218>
  {
    packets_received = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	633b      	str	r3, [r7, #48]	; 0x30
    file_done = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	63fb      	str	r3, [r7, #60]	; 0x3c
    while ((file_done == 0) && (result == COM_OK))
 8001242:	e0ed      	b.n	8001420 <Ymodem_Receive+0x208>
    {
      switch (ReceivePacket(aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	f241 3288 	movw	r2, #5000	; 0x1388
 800124c:	4619      	mov	r1, r3
 800124e:	4881      	ldr	r0, [pc, #516]	; (8001454 <Ymodem_Receive+0x23c>)
 8001250:	f7ff fee2 	bl	8001018 <ReceivePacket>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <Ymodem_Receive+0x4a>
 800125a:	2b02      	cmp	r3, #2
 800125c:	f000 80c1 	beq.w	80013e2 <Ymodem_Receive+0x1ca>
 8001260:	e0c9      	b.n	80013f6 <Ymodem_Receive+0x1de>
      {
        case HAL_OK:
          errors = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	63bb      	str	r3, [r7, #56]	; 0x38
          switch (packet_length)
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d008      	beq.n	800127e <Ymodem_Receive+0x66>
 800126c:	2b02      	cmp	r3, #2
 800126e:	d10c      	bne.n	800128a <Ymodem_Receive+0x72>
          {
            case 2:
              /* Abort by sender */
              Serial_PutByte(ACK);
 8001270:	2006      	movs	r0, #6
 8001272:	f7ff fa91 	bl	8000798 <Serial_PutByte>
              result = COM_ABORT;
 8001276:	2302      	movs	r3, #2
 8001278:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
              break;
 800127c:	e0b0      	b.n	80013e0 <Ymodem_Receive+0x1c8>
            case 0:
              /* End of transmission */
              Serial_PutByte(ACK);
 800127e:	2006      	movs	r0, #6
 8001280:	f7ff fa8a 	bl	8000798 <Serial_PutByte>
              file_done = 1;
 8001284:	2301      	movs	r3, #1
 8001286:	63fb      	str	r3, [r7, #60]	; 0x3c
              break;
 8001288:	e0aa      	b.n	80013e0 <Ymodem_Receive+0x1c8>
            default:
              /* Normal packet */
              if (aPacketData[PACKET_NUMBER_INDEX] != (uint8_t)packets_received)
 800128a:	4b72      	ldr	r3, [pc, #456]	; (8001454 <Ymodem_Receive+0x23c>)
 800128c:	789a      	ldrb	r2, [r3, #2]
 800128e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001290:	b2db      	uxtb	r3, r3
 8001292:	429a      	cmp	r2, r3
 8001294:	d003      	beq.n	800129e <Ymodem_Receive+0x86>
              {
                Serial_PutByte(NAK);
 8001296:	2015      	movs	r0, #21
 8001298:	f7ff fa7e 	bl	8000798 <Serial_PutByte>
                  }
                }
                packets_received ++;
                session_begin = 1;
              }
              break;
 800129c:	e09f      	b.n	80013de <Ymodem_Receive+0x1c6>
                if (packets_received == 0)
 800129e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d177      	bne.n	8001394 <Ymodem_Receive+0x17c>
                  if (aPacketData[PACKET_DATA_INDEX] != 0)
 80012a4:	4b6b      	ldr	r3, [pc, #428]	; (8001454 <Ymodem_Receive+0x23c>)
 80012a6:	791b      	ldrb	r3, [r3, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d06b      	beq.n	8001384 <Ymodem_Receive+0x16c>
                    i = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr = aPacketData + PACKET_DATA_INDEX;
 80012b0:	4b69      	ldr	r3, [pc, #420]	; (8001458 <Ymodem_Receive+0x240>)
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 80012b4:	e008      	b.n	80012c8 <Ymodem_Receive+0xb0>
                      aFileName[i++] = *file_ptr++;
 80012b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012b8:	1c53      	adds	r3, r2, #1
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012be:	1c59      	adds	r1, r3, #1
 80012c0:	6479      	str	r1, [r7, #68]	; 0x44
 80012c2:	7811      	ldrb	r1, [r2, #0]
 80012c4:	4a65      	ldr	r2, [pc, #404]	; (800145c <Ymodem_Receive+0x244>)
 80012c6:	54d1      	strb	r1, [r2, r3]
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 80012c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Ymodem_Receive+0xbe>
 80012d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012d2:	2b3f      	cmp	r3, #63	; 0x3f
 80012d4:	d9ef      	bls.n	80012b6 <Ymodem_Receive+0x9e>
                    aFileName[i++] = '\0';
 80012d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	647a      	str	r2, [r7, #68]	; 0x44
 80012dc:	4a5f      	ldr	r2, [pc, #380]	; (800145c <Ymodem_Receive+0x244>)
 80012de:	2100      	movs	r1, #0
 80012e0:	54d1      	strb	r1, [r2, r3]
                    i = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr ++;
 80012e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e8:	3301      	adds	r3, #1
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 80012ec:	e00b      	b.n	8001306 <Ymodem_Receive+0xee>
                      file_size[i++] = *file_ptr++;
 80012ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012f0:	1c53      	adds	r3, r2, #1
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012f6:	1c59      	adds	r1, r3, #1
 80012f8:	6479      	str	r1, [r7, #68]	; 0x44
 80012fa:	7812      	ldrb	r2, [r2, #0]
 80012fc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001300:	440b      	add	r3, r1
 8001302:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8001306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b20      	cmp	r3, #32
 800130c:	d002      	beq.n	8001314 <Ymodem_Receive+0xfc>
 800130e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001310:	2b0f      	cmp	r3, #15
 8001312:	d9ec      	bls.n	80012ee <Ymodem_Receive+0xd6>
                    file_size[i++] = '\0';
 8001314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001316:	1c5a      	adds	r2, r3, #1
 8001318:	647a      	str	r2, [r7, #68]	; 0x44
 800131a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800131e:	4413      	add	r3, r2
 8001320:	2200      	movs	r2, #0
 8001322:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    Str2Int(file_size, &filesize);
 8001326:	f107 021c 	add.w	r2, r7, #28
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	4611      	mov	r1, r2
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f91d 	bl	8000570 <Str2Int>
                    if (*p_size > (USER_FLASH_SIZE + 1))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a49      	ldr	r2, [pc, #292]	; (8001460 <Ymodem_Receive+0x248>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d914      	bls.n	800136a <Ymodem_Receive+0x152>
                      tmp = CA;
 8001340:	2318      	movs	r3, #24
 8001342:	72fb      	strb	r3, [r7, #11]
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001344:	f107 010b 	add.w	r1, r7, #11
 8001348:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800134c:	2201      	movs	r2, #1
 800134e:	4845      	ldr	r0, [pc, #276]	; (8001464 <Ymodem_Receive+0x24c>)
 8001350:	f001 fc33 	bl	8002bba <HAL_UART_Transmit>
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001354:	f107 010b 	add.w	r1, r7, #11
 8001358:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800135c:	2201      	movs	r2, #1
 800135e:	4841      	ldr	r0, [pc, #260]	; (8001464 <Ymodem_Receive+0x24c>)
 8001360:	f001 fc2b 	bl	8002bba <HAL_UART_Transmit>
                      result = COM_LIMIT;
 8001364:	2305      	movs	r3, #5
 8001366:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                    FLASH_If_Erase(APPLICATION_ADDRESS);
 800136a:	4839      	ldr	r0, [pc, #228]	; (8001450 <Ymodem_Receive+0x238>)
 800136c:	f7ff fa3c 	bl	80007e8 <FLASH_If_Erase>
                    *p_size = filesize;
 8001370:	69fa      	ldr	r2, [r7, #28]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	601a      	str	r2, [r3, #0]
                    Serial_PutByte(ACK);
 8001376:	2006      	movs	r0, #6
 8001378:	f7ff fa0e 	bl	8000798 <Serial_PutByte>
                    Serial_PutByte(CRC16);
 800137c:	2043      	movs	r0, #67	; 0x43
 800137e:	f7ff fa0b 	bl	8000798 <Serial_PutByte>
 8001382:	e027      	b.n	80013d4 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(ACK);
 8001384:	2006      	movs	r0, #6
 8001386:	f7ff fa07 	bl	8000798 <Serial_PutByte>
                    file_done = 1;
 800138a:	2301      	movs	r3, #1
 800138c:	63fb      	str	r3, [r7, #60]	; 0x3c
                    session_done = 1;
 800138e:	2301      	movs	r3, #1
 8001390:	643b      	str	r3, [r7, #64]	; 0x40
                    break;
 8001392:	e025      	b.n	80013e0 <Ymodem_Receive+0x1c8>
                  ramsource = (uint32_t) & aPacketData[PACKET_DATA_INDEX];
 8001394:	4b30      	ldr	r3, [pc, #192]	; (8001458 <Ymodem_Receive+0x240>)
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
                  if (FLASH_If_Write(flashdestination, (uint32_t*) ramsource, packet_length/4) == FLASHIF_OK)
 8001398:	4b2c      	ldr	r3, [pc, #176]	; (800144c <Ymodem_Receive+0x234>)
 800139a:	6818      	ldr	r0, [r3, #0]
 800139c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800139e:	6a3b      	ldr	r3, [r7, #32]
 80013a0:	089b      	lsrs	r3, r3, #2
 80013a2:	461a      	mov	r2, r3
 80013a4:	f7ff fa46 	bl	8000834 <FLASH_If_Write>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d109      	bne.n	80013c2 <Ymodem_Receive+0x1aa>
                    flashdestination += packet_length;
 80013ae:	4b27      	ldr	r3, [pc, #156]	; (800144c <Ymodem_Receive+0x234>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	6a3b      	ldr	r3, [r7, #32]
 80013b4:	4413      	add	r3, r2
 80013b6:	4a25      	ldr	r2, [pc, #148]	; (800144c <Ymodem_Receive+0x234>)
 80013b8:	6013      	str	r3, [r2, #0]
                    Serial_PutByte(ACK);
 80013ba:	2006      	movs	r0, #6
 80013bc:	f7ff f9ec 	bl	8000798 <Serial_PutByte>
 80013c0:	e008      	b.n	80013d4 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(CA);
 80013c2:	2018      	movs	r0, #24
 80013c4:	f7ff f9e8 	bl	8000798 <Serial_PutByte>
                    Serial_PutByte(CA);
 80013c8:	2018      	movs	r0, #24
 80013ca:	f7ff f9e5 	bl	8000798 <Serial_PutByte>
                    result = COM_DATA;
 80013ce:	2304      	movs	r3, #4
 80013d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                packets_received ++;
 80013d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013d6:	3301      	adds	r3, #1
 80013d8:	633b      	str	r3, [r7, #48]	; 0x30
                session_begin = 1;
 80013da:	2301      	movs	r3, #1
 80013dc:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 80013de:	bf00      	nop
          }
          break;
 80013e0:	e01e      	b.n	8001420 <Ymodem_Receive+0x208>
        case HAL_BUSY: /* Abort actually */
          Serial_PutByte(CA);
 80013e2:	2018      	movs	r0, #24
 80013e4:	f7ff f9d8 	bl	8000798 <Serial_PutByte>
          Serial_PutByte(CA);
 80013e8:	2018      	movs	r0, #24
 80013ea:	f7ff f9d5 	bl	8000798 <Serial_PutByte>
          result = COM_ABORT;
 80013ee:	2302      	movs	r3, #2
 80013f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          break;
 80013f4:	e014      	b.n	8001420 <Ymodem_Receive+0x208>
        default:
          if (session_begin > 0)
 80013f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d002      	beq.n	8001402 <Ymodem_Receive+0x1ea>
          {
            errors ++;
 80013fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013fe:	3301      	adds	r3, #1
 8001400:	63bb      	str	r3, [r7, #56]	; 0x38
          }
          if (errors > MAX_ERRORS)
 8001402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001404:	2b05      	cmp	r3, #5
 8001406:	d907      	bls.n	8001418 <Ymodem_Receive+0x200>
          {
            /* Abort communication */
            Serial_PutByte(CA);
 8001408:	2018      	movs	r0, #24
 800140a:	f7ff f9c5 	bl	8000798 <Serial_PutByte>
            Serial_PutByte(CA);
 800140e:	2018      	movs	r0, #24
 8001410:	f7ff f9c2 	bl	8000798 <Serial_PutByte>
            NVIC_SystemReset();
 8001414:	f7ff fdec 	bl	8000ff0 <__NVIC_SystemReset>
          }
          else
          {
            Serial_PutByte(CRC16); /* Ask for a packet */
 8001418:	2043      	movs	r0, #67	; 0x43
 800141a:	f7ff f9bd 	bl	8000798 <Serial_PutByte>
          }
          break;
 800141e:	bf00      	nop
    while ((file_done == 0) && (result == COM_OK))
 8001420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001422:	2b00      	cmp	r3, #0
 8001424:	d104      	bne.n	8001430 <Ymodem_Receive+0x218>
 8001426:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800142a:	2b00      	cmp	r3, #0
 800142c:	f43f af0a 	beq.w	8001244 <Ymodem_Receive+0x2c>
  while ((session_done == 0) && (result == COM_OK))
 8001430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001432:	2b00      	cmp	r3, #0
 8001434:	d104      	bne.n	8001440 <Ymodem_Receive+0x228>
 8001436:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800143a:	2b00      	cmp	r3, #0
 800143c:	f43f aefd 	beq.w	800123a <Ymodem_Receive+0x22>
      }
    }
  }
  return result;
 8001440:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001444:	4618      	mov	r0, r3
 8001446:	3748      	adds	r7, #72	; 0x48
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200004c4 	.word	0x200004c4
 8001450:	08008000 	.word	0x08008000
 8001454:	200000bc 	.word	0x200000bc
 8001458:	200000c0 	.word	0x200000c0
 800145c:	2000007c 	.word	0x2000007c
 8001460:	000f8001 	.word	0x000f8001
 8001464:	2000002c 	.word	0x2000002c

08001468 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800146c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800146e:	e003      	b.n	8001478 <LoopCopyDataInit>

08001470 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001472:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001474:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001476:	3104      	adds	r1, #4

08001478 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001478:	480b      	ldr	r0, [pc, #44]	; (80014a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800147a:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800147c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800147e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001480:	d3f6      	bcc.n	8001470 <CopyDataInit>
  ldr  r2, =_sbss
 8001482:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001484:	e002      	b.n	800148c <LoopFillZerobss>

08001486 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001486:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001488:	f842 3b04 	str.w	r3, [r2], #4

0800148c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800148e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001490:	d3f9      	bcc.n	8001486 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001492:	f7ff fd97 	bl	8000fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001496:	f002 fb21 	bl	8003adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800149a:	f7ff faa7 	bl	80009ec <main>
  bx  lr    
 800149e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014a4:	08003d74 	.word	0x08003d74
  ldr  r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014ac:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80014b0:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80014b4:	200004ec 	.word	0x200004ec

080014b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC_IRQHandler>
	...

080014bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014c0:	4b0e      	ldr	r3, [pc, #56]	; (80014fc <HAL_Init+0x40>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <HAL_Init+0x40>)
 80014c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <HAL_Init+0x40>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <HAL_Init+0x40>)
 80014d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <HAL_Init+0x40>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a07      	ldr	r2, [pc, #28]	; (80014fc <HAL_Init+0x40>)
 80014de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e4:	2003      	movs	r0, #3
 80014e6:	f000 f94d 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 f808 	bl	8001500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f0:	f7ff fc9c 	bl	8000e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40023c00 	.word	0x40023c00

08001500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_InitTick+0x54>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_InitTick+0x58>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001516:	fbb3 f3f1 	udiv	r3, r3, r1
 800151a:	fbb2 f3f3 	udiv	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f000 f965 	bl	80017ee <HAL_SYSTICK_Config>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e00e      	b.n	800154c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d80a      	bhi.n	800154a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001534:	2200      	movs	r2, #0
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	f04f 30ff 	mov.w	r0, #4294967295
 800153c:	f000 f92d 	bl	800179a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001540:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_InitTick+0x5c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	e000      	b.n	800154c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000004 	.word	0x20000004
 8001558:	2000000c 	.word	0x2000000c
 800155c:	20000008 	.word	0x20000008

08001560 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_IncTick+0x20>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_IncTick+0x24>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4413      	add	r3, r2
 8001570:	4a04      	ldr	r2, [pc, #16]	; (8001584 <HAL_IncTick+0x24>)
 8001572:	6013      	str	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	2000000c 	.word	0x2000000c
 8001584:	200004c8 	.word	0x200004c8

08001588 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return uwTick;
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <HAL_GetTick+0x14>)
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	200004c8 	.word	0x200004c8

080015a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015a8:	f7ff ffee 	bl	8001588 <HAL_GetTick>
 80015ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b8:	d005      	beq.n	80015c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <HAL_Delay+0x40>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015c6:	bf00      	nop
 80015c8:	f7ff ffde 	bl	8001588 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d8f7      	bhi.n	80015c8 <HAL_Delay+0x28>
  {
  }
}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	2000000c 	.word	0x2000000c

080015e4 <__NVIC_SetPriorityGrouping>:
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001600:	4013      	ands	r3, r2
 8001602:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800160c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001616:	4a04      	ldr	r2, [pc, #16]	; (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	60d3      	str	r3, [r2, #12]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <__NVIC_GetPriorityGrouping>:
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <__NVIC_GetPriorityGrouping+0x18>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	f003 0307 	and.w	r3, r3, #7
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_EnableIRQ>:
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	db0b      	blt.n	8001672 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	f003 021f 	and.w	r2, r3, #31
 8001660:	4907      	ldr	r1, [pc, #28]	; (8001680 <__NVIC_EnableIRQ+0x38>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	095b      	lsrs	r3, r3, #5
 8001668:	2001      	movs	r0, #1
 800166a:	fa00 f202 	lsl.w	r2, r0, r2
 800166e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000e100 	.word	0xe000e100

08001684 <__NVIC_SetPriority>:
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	; (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	; 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001750:	d301      	bcc.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e00f      	b.n	8001776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <SysTick_Config+0x40>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	210f      	movs	r1, #15
 8001760:	f04f 30ff 	mov.w	r0, #4294967295
 8001764:	f7ff ff8e 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SysTick_Config+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <SysTick_Config+0x40>)
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff29 	bl	80015e4 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ac:	f7ff ff3e 	bl	800162c <__NVIC_GetPriorityGrouping>
 80017b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	6978      	ldr	r0, [r7, #20]
 80017b8:	f7ff ff8e 	bl	80016d8 <NVIC_EncodePriority>
 80017bc:	4602      	mov	r2, r0
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff5d 	bl	8001684 <__NVIC_SetPriority>
}
 80017ca:	bf00      	nop
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	4603      	mov	r3, r0
 80017da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff31 	bl	8001648 <__NVIC_EnableIRQ>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff ffa2 	bl	8001740 <SysTick_Config>
 80017fc:	4603      	mov	r3, r0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d004      	beq.n	8001824 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2280      	movs	r2, #128	; 0x80
 800181e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e00c      	b.n	800183e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2205      	movs	r2, #5
 8001828:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0201 	bic.w	r2, r2, #1
 800183a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800185e:	4b23      	ldr	r3, [pc, #140]	; (80018ec <HAL_FLASH_Program+0xa0>)
 8001860:	7e1b      	ldrb	r3, [r3, #24]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d101      	bne.n	800186a <HAL_FLASH_Program+0x1e>
 8001866:	2302      	movs	r3, #2
 8001868:	e03b      	b.n	80018e2 <HAL_FLASH_Program+0x96>
 800186a:	4b20      	ldr	r3, [pc, #128]	; (80018ec <HAL_FLASH_Program+0xa0>)
 800186c:	2201      	movs	r2, #1
 800186e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001870:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001874:	f000 f914 	bl	8001aa0 <FLASH_WaitForLastOperation>
 8001878:	4603      	mov	r3, r0
 800187a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800187c:	7dfb      	ldrb	r3, [r7, #23]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d12b      	bne.n	80018da <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d105      	bne.n	8001894 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001888:	783b      	ldrb	r3, [r7, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	68b8      	ldr	r0, [r7, #8]
 800188e:	f000 f9bd 	bl	8001c0c <FLASH_Program_Byte>
 8001892:	e016      	b.n	80018c2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d105      	bne.n	80018a6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800189a:	883b      	ldrh	r3, [r7, #0]
 800189c:	4619      	mov	r1, r3
 800189e:	68b8      	ldr	r0, [r7, #8]
 80018a0:	f000 f990 	bl	8001bc4 <FLASH_Program_HalfWord>
 80018a4:	e00d      	b.n	80018c2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d105      	bne.n	80018b8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	4619      	mov	r1, r3
 80018b0:	68b8      	ldr	r0, [r7, #8]
 80018b2:	f000 f965 	bl	8001b80 <FLASH_Program_Word>
 80018b6:	e004      	b.n	80018c2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80018b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80018bc:	68b8      	ldr	r0, [r7, #8]
 80018be:	f000 f92f 	bl	8001b20 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018c6:	f000 f8eb 	bl	8001aa0 <FLASH_WaitForLastOperation>
 80018ca:	4603      	mov	r3, r0
 80018cc:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80018ce:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <HAL_FLASH_Program+0xa4>)
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <HAL_FLASH_Program+0xa4>)
 80018d4:	f023 0301 	bic.w	r3, r3, #1
 80018d8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <HAL_FLASH_Program+0xa0>)
 80018dc:	2200      	movs	r2, #0
 80018de:	761a      	strb	r2, [r3, #24]
  
  return status;
 80018e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200004cc 	.word	0x200004cc
 80018f0:	40023c00 	.word	0x40023c00

080018f4 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80018fe:	4b4b      	ldr	r3, [pc, #300]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d020      	beq.n	800194c <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800190a:	4b49      	ldr	r3, [pc, #292]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b01      	cmp	r3, #1
 8001912:	d107      	bne.n	8001924 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8001914:	4b46      	ldr	r3, [pc, #280]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800191a:	4b45      	ldr	r3, [pc, #276]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 800191c:	f04f 32ff 	mov.w	r2, #4294967295
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	e00b      	b.n	800193c <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001924:	4b42      	ldr	r3, [pc, #264]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d103      	bne.n	8001936 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800192e:	4b40      	ldr	r3, [pc, #256]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	e002      	b.n	800193c <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8001936:	4b3e      	ldr	r3, [pc, #248]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 800193c:	f000 f988 	bl	8001c50 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 f881 	bl	8001a48 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001946:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800194c:	4b37      	ldr	r3, [pc, #220]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d04a      	beq.n	80019ee <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001958:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 800195a:	2201      	movs	r2, #1
 800195c:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800195e:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b01      	cmp	r3, #1
 8001966:	d12d      	bne.n	80019c4 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8001968:	4b31      	ldr	r3, [pc, #196]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	3b01      	subs	r3, #1
 800196e:	4a30      	ldr	r2, [pc, #192]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001970:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8001972:	4b2f      	ldr	r3, [pc, #188]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d015      	beq.n	80019a6 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800197a:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f000 f857 	bl	8001a34 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8001986:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	3301      	adds	r3, #1
 800198c:	4a28      	ldr	r2, [pc, #160]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 800198e:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8001990:	4b27      	ldr	r3, [pc, #156]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8001996:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001998:	7a1b      	ldrb	r3, [r3, #8]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4619      	mov	r1, r3
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 fa40 	bl	8001e24 <FLASH_Erase_Sector>
 80019a4:	e023      	b.n	80019ee <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	4a20      	ldr	r2, [pc, #128]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80019b2:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80019b8:	f000 fa7c 	bl	8001eb4 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f000 f839 	bl	8001a34 <HAL_FLASH_EndOfOperationCallback>
 80019c2:	e014      	b.n	80019ee <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d107      	bne.n	80019de <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80019ce:	f000 fa71 	bl	8001eb4 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80019d2:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 f82c 	bl	8001a34 <HAL_FLASH_EndOfOperationCallback>
 80019dc:	e004      	b.n	80019e8 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f826 	bl	8001a34 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d114      	bne.n	8001a22 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 80019f8:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 80019fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001a02:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8001a04:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 8001a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	4a05      	ldr	r2, [pc, #20]	; (8001a2c <HAL_FLASH_IRQHandler+0x138>)
 8001a16:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <HAL_FLASH_IRQHandler+0x13c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	761a      	strb	r2, [r3, #24]
  }
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023c00 	.word	0x40023c00
 8001a30:	200004cc 	.word	0x200004cc

08001a34 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001a62:	2300      	movs	r3, #0
 8001a64:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a66:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_FLASH_Unlock+0x38>)
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	da0b      	bge.n	8001a86 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a6e:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_FLASH_Unlock+0x38>)
 8001a70:	4a09      	ldr	r2, [pc, #36]	; (8001a98 <HAL_FLASH_Unlock+0x3c>)
 8001a72:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a74:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <HAL_FLASH_Unlock+0x38>)
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <HAL_FLASH_Unlock+0x40>)
 8001a78:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a7a:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_FLASH_Unlock+0x38>)
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	da01      	bge.n	8001a86 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001a86:	79fb      	ldrb	r3, [r7, #7]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	40023c00 	.word	0x40023c00
 8001a98:	45670123 	.word	0x45670123
 8001a9c:	cdef89ab 	.word	0xcdef89ab

08001aa0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001aac:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <FLASH_WaitForLastOperation+0x78>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab2:	f7ff fd69 	bl	8001588 <HAL_GetTick>
 8001ab6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001ab8:	e010      	b.n	8001adc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac0:	d00c      	beq.n	8001adc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d007      	beq.n	8001ad8 <FLASH_WaitForLastOperation+0x38>
 8001ac8:	f7ff fd5e 	bl	8001588 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d201      	bcs.n	8001adc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e019      	b.n	8001b10 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <FLASH_WaitForLastOperation+0x7c>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1e8      	bne.n	8001aba <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <FLASH_WaitForLastOperation+0x7c>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d002      	beq.n	8001afa <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001af4:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <FLASH_WaitForLastOperation+0x7c>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <FLASH_WaitForLastOperation+0x7c>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001b06:	f000 f8a3 	bl	8001c50 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
  
}  
 8001b10:	4618      	mov	r0, r3
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200004cc 	.word	0x200004cc
 8001b1c:	40023c00 	.word	0x40023c00

08001b20 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001b20:	b490      	push	{r4, r7}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001b38:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b3e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001b42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b44:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	4a0c      	ldr	r2, [pc, #48]	; (8001b7c <FLASH_Program_DoubleWord+0x5c>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001b56:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001b5a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	f04f 0400 	mov.w	r4, #0
 8001b66:	0013      	movs	r3, r2
 8001b68:	2400      	movs	r4, #0
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	3204      	adds	r2, #4
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc90      	pop	{r4, r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40023c00 	.word	0x40023c00

08001b80 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	4a0c      	ldr	r2, [pc, #48]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001b90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	4a09      	ldr	r2, [pc, #36]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001b9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ba0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	4a06      	ldr	r2, [pc, #24]	; (8001bc0 <FLASH_Program_Word+0x40>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	601a      	str	r2, [r3, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	4a0c      	ldr	r2, [pc, #48]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	4a09      	ldr	r2, [pc, #36]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001be8:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	4a06      	ldr	r2, [pc, #24]	; (8001c08 <FLASH_Program_HalfWord+0x44>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	801a      	strh	r2, [r3, #0]
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40023c00 	.word	0x40023c00

08001c0c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c26:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	4a06      	ldr	r2, [pc, #24]	; (8001c4c <FLASH_Program_Byte+0x40>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	78fa      	ldrb	r2, [r7, #3]
 8001c3c:	701a      	strb	r2, [r3, #0]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40023c00 	.word	0x40023c00

08001c50 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	f003 0310 	and.w	r3, r3, #16
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d008      	beq.n	8001c72 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001c60:	4b25      	ldr	r3, [pc, #148]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001c62:	69db      	ldr	r3, [r3, #28]
 8001c64:	f043 0310 	orr.w	r3, r3, #16
 8001c68:	4a23      	ldr	r2, [pc, #140]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001c6a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001c6c:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001c6e:	2210      	movs	r2, #16
 8001c70:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	f003 0320 	and.w	r3, r3, #32
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d008      	beq.n	8001c90 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	f043 0308 	orr.w	r3, r3, #8
 8001c86:	4a1c      	ldr	r2, [pc, #112]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001c88:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001c8c:	2220      	movs	r2, #32
 8001c8e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001c90:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d008      	beq.n	8001cae <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001ca6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001caa:	2240      	movs	r2, #64	; 0x40
 8001cac:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d008      	beq.n	8001ccc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	f043 0302 	orr.w	r3, r3, #2
 8001cc2:	4a0d      	ldr	r2, [pc, #52]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001cc4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001cc8:	2280      	movs	r2, #128	; 0x80
 8001cca:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001ccc:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d008      	beq.n	8001cea <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001cd8:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	f043 0320 	orr.w	r3, r3, #32
 8001ce0:	4a05      	ldr	r2, [pc, #20]	; (8001cf8 <FLASH_SetErrorCode+0xa8>)
 8001ce2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001ce4:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <FLASH_SetErrorCode+0xa4>)
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	60da      	str	r2, [r3, #12]
  }
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	40023c00 	.word	0x40023c00
 8001cf8:	200004cc 	.word	0x200004cc

08001cfc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d0e:	4b31      	ldr	r3, [pc, #196]	; (8001dd4 <HAL_FLASHEx_Erase+0xd8>)
 8001d10:	7e1b      	ldrb	r3, [r3, #24]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_FLASHEx_Erase+0x1e>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e058      	b.n	8001dcc <HAL_FLASHEx_Erase+0xd0>
 8001d1a:	4b2e      	ldr	r3, [pc, #184]	; (8001dd4 <HAL_FLASHEx_Erase+0xd8>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d24:	f7ff febc 	bl	8001aa0 <FLASH_WaitForLastOperation>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d148      	bne.n	8001dc4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f04f 32ff 	mov.w	r2, #4294967295
 8001d38:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d115      	bne.n	8001d6e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4610      	mov	r0, r2
 8001d50:	f000 f844 	bl	8001ddc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d54:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d58:	f7ff fea2 	bl	8001aa0 <FLASH_WaitForLastOperation>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001d60:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_FLASHEx_Erase+0xdc>)
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	4a1c      	ldr	r2, [pc, #112]	; (8001dd8 <HAL_FLASHEx_Erase+0xdc>)
 8001d66:	f023 0304 	bic.w	r3, r3, #4
 8001d6a:	6113      	str	r3, [r2, #16]
 8001d6c:	e028      	b.n	8001dc0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	e01c      	b.n	8001db0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	68b8      	ldr	r0, [r7, #8]
 8001d80:	f000 f850 	bl	8001e24 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d84:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d88:	f7ff fe8a 	bl	8001aa0 <FLASH_WaitForLastOperation>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_FLASHEx_Erase+0xdc>)
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_FLASHEx_Erase+0xdc>)
 8001d96:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001d9a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68ba      	ldr	r2, [r7, #8]
 8001da6:	601a      	str	r2, [r3, #0]
          break;
 8001da8:	e00a      	b.n	8001dc0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3301      	adds	r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	4413      	add	r3, r2
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d3da      	bcc.n	8001d76 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001dc0:	f000 f878 	bl	8001eb4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001dc4:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <HAL_FLASHEx_Erase+0xd8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	761a      	strb	r2, [r3, #24]

  return status;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	200004cc 	.word	0x200004cc
 8001dd8:	40023c00 	.word	0x40023c00

08001ddc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001de8:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <FLASH_MassErase+0x44>)
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <FLASH_MassErase+0x44>)
 8001dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001df2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <FLASH_MassErase+0x44>)
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	4a09      	ldr	r2, [pc, #36]	; (8001e20 <FLASH_MassErase+0x44>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001e00:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <FLASH_MassErase+0x44>)
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	021b      	lsls	r3, r3, #8
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	4a05      	ldr	r2, [pc, #20]	; (8001e20 <FLASH_MassErase+0x44>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e10:	6113      	str	r3, [r2, #16]
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40023c00 	.word	0x40023c00

08001e24 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d102      	bne.n	8001e40 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	e010      	b.n	8001e62 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d103      	bne.n	8001e4e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001e46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	e009      	b.n	8001e62 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001e4e:	78fb      	ldrb	r3, [r7, #3]
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d103      	bne.n	8001e5c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001e54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	e002      	b.n	8001e62 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001e5c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e60:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e62:	4b13      	ldr	r3, [pc, #76]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	4a12      	ldr	r2, [pc, #72]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e6c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e70:	691a      	ldr	r2, [r3, #16]
 8001e72:	490f      	ldr	r1, [pc, #60]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	4a0c      	ldr	r2, [pc, #48]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e80:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e88:	691a      	ldr	r2, [r3, #16]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	4a07      	ldr	r2, [pc, #28]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001e98:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	4a04      	ldr	r2, [pc, #16]	; (8001eb0 <FLASH_Erase_Sector+0x8c>)
 8001e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea2:	6113      	str	r3, [r2, #16]
}
 8001ea4:	bf00      	nop
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	40023c00 	.word	0x40023c00

08001eb4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8001eb8:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d017      	beq.n	8001ef4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001ec4:	4b1d      	ldr	r3, [pc, #116]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001eca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ece:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001ed0:	4b1a      	ldr	r3, [pc, #104]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a19      	ldr	r2, [pc, #100]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ed6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	4b17      	ldr	r3, [pc, #92]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a16      	ldr	r2, [pc, #88]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ee2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ee6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ee8:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a13      	ldr	r2, [pc, #76]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001eee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ef2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d017      	beq.n	8001f30 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001f00:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0d      	ldr	r2, [pc, #52]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f0a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0a      	ldr	r2, [pc, #40]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a07      	ldr	r2, [pc, #28]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f22:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a04      	ldr	r2, [pc, #16]	; (8001f3c <FLASH_FlushCaches+0x88>)
 8001f2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f2e:	6013      	str	r3, [r2, #0]
  }
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40023c00 	.word	0x40023c00

08001f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	e16b      	b.n	8002234 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	697a      	ldr	r2, [r7, #20]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	f040 815a 	bne.w	800222e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d00b      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d007      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f8e:	2b11      	cmp	r3, #17
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d130      	bne.n	8001ffc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	f003 0201 	and.w	r2, r3, #1
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b02      	cmp	r3, #2
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0xfc>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b12      	cmp	r3, #18
 800203a:	d123      	bne.n	8002084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	08da      	lsrs	r2, r3, #3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3208      	adds	r2, #8
 8002044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	220f      	movs	r2, #15
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	08da      	lsrs	r2, r3, #3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	3208      	adds	r2, #8
 800207e:	69b9      	ldr	r1, [r7, #24]
 8002080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	2203      	movs	r2, #3
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0203 	and.w	r2, r3, #3
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80b4 	beq.w	800222e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	4b5f      	ldr	r3, [pc, #380]	; (8002248 <HAL_GPIO_Init+0x308>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ce:	4a5e      	ldr	r2, [pc, #376]	; (8002248 <HAL_GPIO_Init+0x308>)
 80020d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d4:	6453      	str	r3, [r2, #68]	; 0x44
 80020d6:	4b5c      	ldr	r3, [pc, #368]	; (8002248 <HAL_GPIO_Init+0x308>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020e2:	4a5a      	ldr	r2, [pc, #360]	; (800224c <HAL_GPIO_Init+0x30c>)
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	3302      	adds	r3, #2
 80020ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	220f      	movs	r2, #15
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a51      	ldr	r2, [pc, #324]	; (8002250 <HAL_GPIO_Init+0x310>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d02b      	beq.n	8002166 <HAL_GPIO_Init+0x226>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a50      	ldr	r2, [pc, #320]	; (8002254 <HAL_GPIO_Init+0x314>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d025      	beq.n	8002162 <HAL_GPIO_Init+0x222>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a4f      	ldr	r2, [pc, #316]	; (8002258 <HAL_GPIO_Init+0x318>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01f      	beq.n	800215e <HAL_GPIO_Init+0x21e>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a4e      	ldr	r2, [pc, #312]	; (800225c <HAL_GPIO_Init+0x31c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d019      	beq.n	800215a <HAL_GPIO_Init+0x21a>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4d      	ldr	r2, [pc, #308]	; (8002260 <HAL_GPIO_Init+0x320>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d013      	beq.n	8002156 <HAL_GPIO_Init+0x216>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a4c      	ldr	r2, [pc, #304]	; (8002264 <HAL_GPIO_Init+0x324>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00d      	beq.n	8002152 <HAL_GPIO_Init+0x212>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a4b      	ldr	r2, [pc, #300]	; (8002268 <HAL_GPIO_Init+0x328>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d007      	beq.n	800214e <HAL_GPIO_Init+0x20e>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a4a      	ldr	r2, [pc, #296]	; (800226c <HAL_GPIO_Init+0x32c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d101      	bne.n	800214a <HAL_GPIO_Init+0x20a>
 8002146:	2307      	movs	r3, #7
 8002148:	e00e      	b.n	8002168 <HAL_GPIO_Init+0x228>
 800214a:	2308      	movs	r3, #8
 800214c:	e00c      	b.n	8002168 <HAL_GPIO_Init+0x228>
 800214e:	2306      	movs	r3, #6
 8002150:	e00a      	b.n	8002168 <HAL_GPIO_Init+0x228>
 8002152:	2305      	movs	r3, #5
 8002154:	e008      	b.n	8002168 <HAL_GPIO_Init+0x228>
 8002156:	2304      	movs	r3, #4
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x228>
 800215a:	2303      	movs	r3, #3
 800215c:	e004      	b.n	8002168 <HAL_GPIO_Init+0x228>
 800215e:	2302      	movs	r3, #2
 8002160:	e002      	b.n	8002168 <HAL_GPIO_Init+0x228>
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <HAL_GPIO_Init+0x228>
 8002166:	2300      	movs	r3, #0
 8002168:	69fa      	ldr	r2, [r7, #28]
 800216a:	f002 0203 	and.w	r2, r2, #3
 800216e:	0092      	lsls	r2, r2, #2
 8002170:	4093      	lsls	r3, r2
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002178:	4934      	ldr	r1, [pc, #208]	; (800224c <HAL_GPIO_Init+0x30c>)
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	089b      	lsrs	r3, r3, #2
 800217e:	3302      	adds	r3, #2
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002186:	4b3a      	ldr	r3, [pc, #232]	; (8002270 <HAL_GPIO_Init+0x330>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	43db      	mvns	r3, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4013      	ands	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021aa:	4a31      	ldr	r2, [pc, #196]	; (8002270 <HAL_GPIO_Init+0x330>)
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021b0:	4b2f      	ldr	r3, [pc, #188]	; (8002270 <HAL_GPIO_Init+0x330>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d003      	beq.n	80021d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021d4:	4a26      	ldr	r2, [pc, #152]	; (8002270 <HAL_GPIO_Init+0x330>)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021da:	4b25      	ldr	r3, [pc, #148]	; (8002270 <HAL_GPIO_Init+0x330>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021fe:	4a1c      	ldr	r2, [pc, #112]	; (8002270 <HAL_GPIO_Init+0x330>)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002204:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <HAL_GPIO_Init+0x330>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <HAL_GPIO_Init+0x330>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3301      	adds	r3, #1
 8002232:	61fb      	str	r3, [r7, #28]
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	2b0f      	cmp	r3, #15
 8002238:	f67f ae90 	bls.w	8001f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800223c:	bf00      	nop
 800223e:	3724      	adds	r7, #36	; 0x24
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40023800 	.word	0x40023800
 800224c:	40013800 	.word	0x40013800
 8002250:	40020000 	.word	0x40020000
 8002254:	40020400 	.word	0x40020400
 8002258:	40020800 	.word	0x40020800
 800225c:	40020c00 	.word	0x40020c00
 8002260:	40021000 	.word	0x40021000
 8002264:	40021400 	.word	0x40021400
 8002268:	40021800 	.word	0x40021800
 800226c:	40021c00 	.word	0x40021c00
 8002270:	40013c00 	.word	0x40013c00

08002274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	807b      	strh	r3, [r7, #2]
 8002280:	4613      	mov	r3, r2
 8002282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002284:	787b      	ldrb	r3, [r7, #1]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002290:	e003      	b.n	800229a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002292:	887b      	ldrh	r3, [r7, #2]
 8002294:	041a      	lsls	r2, r3, #16
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	619a      	str	r2, [r3, #24]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
	...

080022a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e25b      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d075      	beq.n	80023b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022c6:	4ba3      	ldr	r3, [pc, #652]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f003 030c 	and.w	r3, r3, #12
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d00c      	beq.n	80022ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022d2:	4ba0      	ldr	r3, [pc, #640]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d112      	bne.n	8002304 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022de:	4b9d      	ldr	r3, [pc, #628]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022ea:	d10b      	bne.n	8002304 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ec:	4b99      	ldr	r3, [pc, #612]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d05b      	beq.n	80023b0 <HAL_RCC_OscConfig+0x108>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d157      	bne.n	80023b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e236      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230c:	d106      	bne.n	800231c <HAL_RCC_OscConfig+0x74>
 800230e:	4b91      	ldr	r3, [pc, #580]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a90      	ldr	r2, [pc, #576]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	e01d      	b.n	8002358 <HAL_RCC_OscConfig+0xb0>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002324:	d10c      	bne.n	8002340 <HAL_RCC_OscConfig+0x98>
 8002326:	4b8b      	ldr	r3, [pc, #556]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a8a      	ldr	r2, [pc, #552]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800232c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	4b88      	ldr	r3, [pc, #544]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a87      	ldr	r2, [pc, #540]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	e00b      	b.n	8002358 <HAL_RCC_OscConfig+0xb0>
 8002340:	4b84      	ldr	r3, [pc, #528]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a83      	ldr	r2, [pc, #524]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	4b81      	ldr	r3, [pc, #516]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a80      	ldr	r2, [pc, #512]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d013      	beq.n	8002388 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7ff f912 	bl	8001588 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002368:	f7ff f90e 	bl	8001588 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	; 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e1fb      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	4b76      	ldr	r3, [pc, #472]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0xc0>
 8002386:	e014      	b.n	80023b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7ff f8fe 	bl	8001588 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002390:	f7ff f8fa 	bl	8001588 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e1e7      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a2:	4b6c      	ldr	r3, [pc, #432]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0xe8>
 80023ae:	e000      	b.n	80023b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d063      	beq.n	8002486 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023be:	4b65      	ldr	r3, [pc, #404]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00b      	beq.n	80023e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ca:	4b62      	ldr	r3, [pc, #392]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d11c      	bne.n	8002410 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023d6:	4b5f      	ldr	r3, [pc, #380]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d116      	bne.n	8002410 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e2:	4b5c      	ldr	r3, [pc, #368]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_RCC_OscConfig+0x152>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e1bb      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fa:	4b56      	ldr	r3, [pc, #344]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4952      	ldr	r1, [pc, #328]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800240a:	4313      	orrs	r3, r2
 800240c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240e:	e03a      	b.n	8002486 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002418:	4b4f      	ldr	r3, [pc, #316]	; (8002558 <HAL_RCC_OscConfig+0x2b0>)
 800241a:	2201      	movs	r2, #1
 800241c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241e:	f7ff f8b3 	bl	8001588 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002426:	f7ff f8af 	bl	8001588 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e19c      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002438:	4b46      	ldr	r3, [pc, #280]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0f0      	beq.n	8002426 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002444:	4b43      	ldr	r3, [pc, #268]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4940      	ldr	r1, [pc, #256]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002454:	4313      	orrs	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
 8002458:	e015      	b.n	8002486 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245a:	4b3f      	ldr	r3, [pc, #252]	; (8002558 <HAL_RCC_OscConfig+0x2b0>)
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002460:	f7ff f892 	bl	8001588 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002468:	f7ff f88e 	bl	8001588 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e17b      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247a:	4b36      	ldr	r3, [pc, #216]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b00      	cmp	r3, #0
 8002490:	d030      	beq.n	80024f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d016      	beq.n	80024c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249a:	4b30      	ldr	r3, [pc, #192]	; (800255c <HAL_RCC_OscConfig+0x2b4>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a0:	f7ff f872 	bl	8001588 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024a8:	f7ff f86e 	bl	8001588 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e15b      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ba:	4b26      	ldr	r3, [pc, #152]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCC_OscConfig+0x200>
 80024c6:	e015      	b.n	80024f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024c8:	4b24      	ldr	r3, [pc, #144]	; (800255c <HAL_RCC_OscConfig+0x2b4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ce:	f7ff f85b 	bl	8001588 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024d6:	f7ff f857 	bl	8001588 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e144      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024e8:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 80024ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1f0      	bne.n	80024d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80a0 	beq.w	8002642 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10f      	bne.n	8002532 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
 8002516:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	4a0e      	ldr	r2, [pc, #56]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 800251c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002520:	6413      	str	r3, [r2, #64]	; 0x40
 8002522:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <HAL_RCC_OscConfig+0x2ac>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252e:	2301      	movs	r3, #1
 8002530:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b0b      	ldr	r3, [pc, #44]	; (8002560 <HAL_RCC_OscConfig+0x2b8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d121      	bne.n	8002582 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253e:	4b08      	ldr	r3, [pc, #32]	; (8002560 <HAL_RCC_OscConfig+0x2b8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a07      	ldr	r2, [pc, #28]	; (8002560 <HAL_RCC_OscConfig+0x2b8>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254a:	f7ff f81d 	bl	8001588 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	e011      	b.n	8002576 <HAL_RCC_OscConfig+0x2ce>
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	42470000 	.word	0x42470000
 800255c:	42470e80 	.word	0x42470e80
 8002560:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002564:	f7ff f810 	bl	8001588 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e0fd      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002576:	4b81      	ldr	r3, [pc, #516]	; (800277c <HAL_RCC_OscConfig+0x4d4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d106      	bne.n	8002598 <HAL_RCC_OscConfig+0x2f0>
 800258a:	4b7d      	ldr	r3, [pc, #500]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 800258c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258e:	4a7c      	ldr	r2, [pc, #496]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6713      	str	r3, [r2, #112]	; 0x70
 8002596:	e01c      	b.n	80025d2 <HAL_RCC_OscConfig+0x32a>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b05      	cmp	r3, #5
 800259e:	d10c      	bne.n	80025ba <HAL_RCC_OscConfig+0x312>
 80025a0:	4b77      	ldr	r3, [pc, #476]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	4a76      	ldr	r2, [pc, #472]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025a6:	f043 0304 	orr.w	r3, r3, #4
 80025aa:	6713      	str	r3, [r2, #112]	; 0x70
 80025ac:	4b74      	ldr	r3, [pc, #464]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b0:	4a73      	ldr	r2, [pc, #460]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6713      	str	r3, [r2, #112]	; 0x70
 80025b8:	e00b      	b.n	80025d2 <HAL_RCC_OscConfig+0x32a>
 80025ba:	4b71      	ldr	r3, [pc, #452]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025be:	4a70      	ldr	r2, [pc, #448]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025c0:	f023 0301 	bic.w	r3, r3, #1
 80025c4:	6713      	str	r3, [r2, #112]	; 0x70
 80025c6:	4b6e      	ldr	r3, [pc, #440]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ca:	4a6d      	ldr	r2, [pc, #436]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025cc:	f023 0304 	bic.w	r3, r3, #4
 80025d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d015      	beq.n	8002606 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025da:	f7fe ffd5 	bl	8001588 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e0:	e00a      	b.n	80025f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e2:	f7fe ffd1 	bl	8001588 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e0bc      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f8:	4b61      	ldr	r3, [pc, #388]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0ee      	beq.n	80025e2 <HAL_RCC_OscConfig+0x33a>
 8002604:	e014      	b.n	8002630 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002606:	f7fe ffbf 	bl	8001588 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800260c:	e00a      	b.n	8002624 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800260e:	f7fe ffbb 	bl	8001588 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f241 3288 	movw	r2, #5000	; 0x1388
 800261c:	4293      	cmp	r3, r2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e0a6      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002624:	4b56      	ldr	r3, [pc, #344]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1ee      	bne.n	800260e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002630:	7dfb      	ldrb	r3, [r7, #23]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d105      	bne.n	8002642 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002636:	4b52      	ldr	r3, [pc, #328]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	4a51      	ldr	r2, [pc, #324]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 800263c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002640:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 8092 	beq.w	8002770 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800264c:	4b4c      	ldr	r3, [pc, #304]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 030c 	and.w	r3, r3, #12
 8002654:	2b08      	cmp	r3, #8
 8002656:	d05c      	beq.n	8002712 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	2b02      	cmp	r3, #2
 800265e:	d141      	bne.n	80026e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002660:	4b48      	ldr	r3, [pc, #288]	; (8002784 <HAL_RCC_OscConfig+0x4dc>)
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7fe ff8f 	bl	8001588 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266e:	f7fe ff8b 	bl	8001588 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e078      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002680:	4b3f      	ldr	r3, [pc, #252]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1f0      	bne.n	800266e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69da      	ldr	r2, [r3, #28]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	431a      	orrs	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	019b      	lsls	r3, r3, #6
 800269c:	431a      	orrs	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a2:	085b      	lsrs	r3, r3, #1
 80026a4:	3b01      	subs	r3, #1
 80026a6:	041b      	lsls	r3, r3, #16
 80026a8:	431a      	orrs	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	061b      	lsls	r3, r3, #24
 80026b0:	4933      	ldr	r1, [pc, #204]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b6:	4b33      	ldr	r3, [pc, #204]	; (8002784 <HAL_RCC_OscConfig+0x4dc>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7fe ff64 	bl	8001588 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c4:	f7fe ff60 	bl	8001588 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e04d      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026d6:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d0f0      	beq.n	80026c4 <HAL_RCC_OscConfig+0x41c>
 80026e2:	e045      	b.n	8002770 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026e4:	4b27      	ldr	r3, [pc, #156]	; (8002784 <HAL_RCC_OscConfig+0x4dc>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ea:	f7fe ff4d 	bl	8001588 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026f2:	f7fe ff49 	bl	8001588 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e036      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002704:	4b1e      	ldr	r3, [pc, #120]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1f0      	bne.n	80026f2 <HAL_RCC_OscConfig+0x44a>
 8002710:	e02e      	b.n	8002770 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e029      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800271e:	4b18      	ldr	r3, [pc, #96]	; (8002780 <HAL_RCC_OscConfig+0x4d8>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	429a      	cmp	r2, r3
 8002730:	d11c      	bne.n	800276c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d115      	bne.n	800276c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002746:	4013      	ands	r3, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800274c:	4293      	cmp	r3, r2
 800274e:	d10d      	bne.n	800276c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800275a:	429a      	cmp	r2, r3
 800275c:	d106      	bne.n	800276c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002768:	429a      	cmp	r2, r3
 800276a:	d001      	beq.n	8002770 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40007000 	.word	0x40007000
 8002780:	40023800 	.word	0x40023800
 8002784:	42470060 	.word	0x42470060

08002788 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e0cc      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800279c:	4b68      	ldr	r3, [pc, #416]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 030f 	and.w	r3, r3, #15
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d90c      	bls.n	80027c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027aa:	4b65      	ldr	r3, [pc, #404]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b2:	4b63      	ldr	r3, [pc, #396]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0b8      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d020      	beq.n	8002812 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027dc:	4b59      	ldr	r3, [pc, #356]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a58      	ldr	r2, [pc, #352]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80027e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d005      	beq.n	8002800 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027f4:	4b53      	ldr	r3, [pc, #332]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	4a52      	ldr	r2, [pc, #328]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80027fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002800:	4b50      	ldr	r3, [pc, #320]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	494d      	ldr	r1, [pc, #308]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 800280e:	4313      	orrs	r3, r2
 8002810:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d044      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d107      	bne.n	8002836 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002826:	4b47      	ldr	r3, [pc, #284]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d119      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e07f      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b02      	cmp	r3, #2
 800283c:	d003      	beq.n	8002846 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002842:	2b03      	cmp	r3, #3
 8002844:	d107      	bne.n	8002856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002846:	4b3f      	ldr	r3, [pc, #252]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e06f      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002856:	4b3b      	ldr	r3, [pc, #236]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e067      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002866:	4b37      	ldr	r3, [pc, #220]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f023 0203 	bic.w	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	4934      	ldr	r1, [pc, #208]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002874:	4313      	orrs	r3, r2
 8002876:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002878:	f7fe fe86 	bl	8001588 <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287e:	e00a      	b.n	8002896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002880:	f7fe fe82 	bl	8001588 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f241 3288 	movw	r2, #5000	; 0x1388
 800288e:	4293      	cmp	r3, r2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e04f      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002896:	4b2b      	ldr	r3, [pc, #172]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 020c 	and.w	r2, r3, #12
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d1eb      	bne.n	8002880 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028a8:	4b25      	ldr	r3, [pc, #148]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 030f 	and.w	r3, r3, #15
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d20c      	bcs.n	80028d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b6:	4b22      	ldr	r3, [pc, #136]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	b2d2      	uxtb	r2, r2
 80028bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028be:	4b20      	ldr	r3, [pc, #128]	; (8002940 <HAL_RCC_ClockConfig+0x1b8>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d001      	beq.n	80028d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e032      	b.n	8002936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028dc:	4b19      	ldr	r3, [pc, #100]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	4916      	ldr	r1, [pc, #88]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d009      	beq.n	800290e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	490e      	ldr	r1, [pc, #56]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 800290a:	4313      	orrs	r3, r2
 800290c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800290e:	f000 f821 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8002912:	4601      	mov	r1, r0
 8002914:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	4a0a      	ldr	r2, [pc, #40]	; (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 8002920:	5cd3      	ldrb	r3, [r2, r3]
 8002922:	fa21 f303 	lsr.w	r3, r1, r3
 8002926:	4a09      	ldr	r2, [pc, #36]	; (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002928:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800292a:	4b09      	ldr	r3, [pc, #36]	; (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7fe fde6 	bl	8001500 <HAL_InitTick>

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40023c00 	.word	0x40023c00
 8002944:	40023800 	.word	0x40023800
 8002948:	08003d4c 	.word	0x08003d4c
 800294c:	20000004 	.word	0x20000004
 8002950:	20000008 	.word	0x20000008

08002954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	2300      	movs	r3, #0
 8002964:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800296a:	4b50      	ldr	r3, [pc, #320]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b04      	cmp	r3, #4
 8002974:	d007      	beq.n	8002986 <HAL_RCC_GetSysClockFreq+0x32>
 8002976:	2b08      	cmp	r3, #8
 8002978:	d008      	beq.n	800298c <HAL_RCC_GetSysClockFreq+0x38>
 800297a:	2b00      	cmp	r3, #0
 800297c:	f040 808d 	bne.w	8002a9a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002980:	4b4b      	ldr	r3, [pc, #300]	; (8002ab0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002982:	60bb      	str	r3, [r7, #8]
       break;
 8002984:	e08c      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002986:	4b4b      	ldr	r3, [pc, #300]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002988:	60bb      	str	r3, [r7, #8]
      break;
 800298a:	e089      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800298c:	4b47      	ldr	r3, [pc, #284]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002994:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002996:	4b45      	ldr	r3, [pc, #276]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d023      	beq.n	80029ea <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a2:	4b42      	ldr	r3, [pc, #264]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	099b      	lsrs	r3, r3, #6
 80029a8:	f04f 0400 	mov.w	r4, #0
 80029ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	ea03 0501 	and.w	r5, r3, r1
 80029b8:	ea04 0602 	and.w	r6, r4, r2
 80029bc:	4a3d      	ldr	r2, [pc, #244]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x160>)
 80029be:	fb02 f106 	mul.w	r1, r2, r6
 80029c2:	2200      	movs	r2, #0
 80029c4:	fb02 f205 	mul.w	r2, r2, r5
 80029c8:	440a      	add	r2, r1
 80029ca:	493a      	ldr	r1, [pc, #232]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x160>)
 80029cc:	fba5 0101 	umull	r0, r1, r5, r1
 80029d0:	1853      	adds	r3, r2, r1
 80029d2:	4619      	mov	r1, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f04f 0400 	mov.w	r4, #0
 80029da:	461a      	mov	r2, r3
 80029dc:	4623      	mov	r3, r4
 80029de:	f7fd fbf3 	bl	80001c8 <__aeabi_uldivmod>
 80029e2:	4603      	mov	r3, r0
 80029e4:	460c      	mov	r4, r1
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	e049      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ea:	4b30      	ldr	r3, [pc, #192]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	099b      	lsrs	r3, r3, #6
 80029f0:	f04f 0400 	mov.w	r4, #0
 80029f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	ea03 0501 	and.w	r5, r3, r1
 8002a00:	ea04 0602 	and.w	r6, r4, r2
 8002a04:	4629      	mov	r1, r5
 8002a06:	4632      	mov	r2, r6
 8002a08:	f04f 0300 	mov.w	r3, #0
 8002a0c:	f04f 0400 	mov.w	r4, #0
 8002a10:	0154      	lsls	r4, r2, #5
 8002a12:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a16:	014b      	lsls	r3, r1, #5
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4622      	mov	r2, r4
 8002a1c:	1b49      	subs	r1, r1, r5
 8002a1e:	eb62 0206 	sbc.w	r2, r2, r6
 8002a22:	f04f 0300 	mov.w	r3, #0
 8002a26:	f04f 0400 	mov.w	r4, #0
 8002a2a:	0194      	lsls	r4, r2, #6
 8002a2c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a30:	018b      	lsls	r3, r1, #6
 8002a32:	1a5b      	subs	r3, r3, r1
 8002a34:	eb64 0402 	sbc.w	r4, r4, r2
 8002a38:	f04f 0100 	mov.w	r1, #0
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	00e2      	lsls	r2, r4, #3
 8002a42:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a46:	00d9      	lsls	r1, r3, #3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4614      	mov	r4, r2
 8002a4c:	195b      	adds	r3, r3, r5
 8002a4e:	eb44 0406 	adc.w	r4, r4, r6
 8002a52:	f04f 0100 	mov.w	r1, #0
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	02a2      	lsls	r2, r4, #10
 8002a5c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a60:	0299      	lsls	r1, r3, #10
 8002a62:	460b      	mov	r3, r1
 8002a64:	4614      	mov	r4, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	4621      	mov	r1, r4
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f04f 0400 	mov.w	r4, #0
 8002a70:	461a      	mov	r2, r3
 8002a72:	4623      	mov	r3, r4
 8002a74:	f7fd fba8 	bl	80001c8 <__aeabi_uldivmod>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	460c      	mov	r4, r1
 8002a7c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <HAL_RCC_GetSysClockFreq+0x158>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	0c1b      	lsrs	r3, r3, #16
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a96:	60bb      	str	r3, [r7, #8]
      break;
 8002a98:	e002      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a9a:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002a9c:	60bb      	str	r3, [r7, #8]
      break;
 8002a9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aa0:	68bb      	ldr	r3, [r7, #8]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3714      	adds	r7, #20
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	00f42400 	.word	0x00f42400
 8002ab4:	017d7840 	.word	0x017d7840

08002ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002abc:	4b03      	ldr	r3, [pc, #12]	; (8002acc <HAL_RCC_GetHCLKFreq+0x14>)
 8002abe:	681b      	ldr	r3, [r3, #0]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000004 	.word	0x20000004

08002ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ad4:	f7ff fff0 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002ad8:	4601      	mov	r1, r0
 8002ada:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	0a9b      	lsrs	r3, r3, #10
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4a03      	ldr	r2, [pc, #12]	; (8002af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ae6:	5cd3      	ldrb	r3, [r2, r3]
 8002ae8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40023800 	.word	0x40023800
 8002af4:	08003d5c 	.word	0x08003d5c

08002af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002afc:	f7ff ffdc 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002b00:	4601      	mov	r1, r0
 8002b02:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	0b5b      	lsrs	r3, r3, #13
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	4a03      	ldr	r2, [pc, #12]	; (8002b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	08003d5c 	.word	0x08003d5c

08002b20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e03f      	b.n	8002bb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d106      	bne.n	8002b4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7fe f9a6 	bl	8000e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2224      	movs	r2, #36	; 0x24
 8002b50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 fc3d 	bl	80033e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	695a      	ldr	r2, [r3, #20]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2220      	movs	r2, #32
 8002bac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b088      	sub	sp, #32
 8002bbe:	af02      	add	r7, sp, #8
 8002bc0:	60f8      	str	r0, [r7, #12]
 8002bc2:	60b9      	str	r1, [r7, #8]
 8002bc4:	603b      	str	r3, [r7, #0]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b20      	cmp	r3, #32
 8002bd8:	f040 8083 	bne.w	8002ce2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <HAL_UART_Transmit+0x2e>
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e07b      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_UART_Transmit+0x40>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e074      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2221      	movs	r2, #33	; 0x21
 8002c0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002c10:	f7fe fcba 	bl	8001588 <HAL_GetTick>
 8002c14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	88fa      	ldrh	r2, [r7, #6]
 8002c1a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	88fa      	ldrh	r2, [r7, #6]
 8002c20:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002c2a:	e042      	b.n	8002cb2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c42:	d122      	bne.n	8002c8a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2180      	movs	r1, #128	; 0x80
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fa5c 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e042      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	461a      	mov	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c70:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d103      	bne.n	8002c82 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	e017      	b.n	8002cb2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3301      	adds	r3, #1
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	e013      	b.n	8002cb2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	2200      	movs	r2, #0
 8002c92:	2180      	movs	r1, #128	; 0x80
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 fa39 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e01f      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	60ba      	str	r2, [r7, #8]
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1b7      	bne.n	8002c2c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2140      	movs	r1, #64	; 0x40
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fa20 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e006      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e000      	b.n	8002ce4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
  }
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	603b      	str	r3, [r7, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	f040 8090 	bne.w	8002e2e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <HAL_UART_Receive+0x2e>
 8002d14:	88fb      	ldrh	r3, [r7, #6]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e088      	b.n	8002e30 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_UART_Receive+0x40>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e081      	b.n	8002e30 <HAL_UART_Receive+0x144>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2222      	movs	r2, #34	; 0x22
 8002d3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002d42:	f7fe fc21 	bl	8001588 <HAL_GetTick>
 8002d46:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	88fa      	ldrh	r2, [r7, #6]
 8002d4c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	88fa      	ldrh	r2, [r7, #6]
 8002d52:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d5c:	e05c      	b.n	8002e18 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d74:	d12b      	bne.n	8002dce <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	2120      	movs	r1, #32
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 f9c3 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e04f      	b.n	8002e30 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10c      	bne.n	8002db6 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	3302      	adds	r3, #2
 8002db2:	60bb      	str	r3, [r7, #8]
 8002db4:	e030      	b.n	8002e18 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	e024      	b.n	8002e18 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	9300      	str	r3, [sp, #0]
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2120      	movs	r1, #32
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f000 f997 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e023      	b.n	8002e30 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d108      	bne.n	8002e02 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6859      	ldr	r1, [r3, #4]
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	60ba      	str	r2, [r7, #8]
 8002dfc:	b2ca      	uxtb	r2, r1
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e00a      	b.n	8002e18 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1c59      	adds	r1, r3, #1
 8002e0e:	60b9      	str	r1, [r7, #8]
 8002e10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d19d      	bne.n	8002d5e <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2220      	movs	r2, #32
 8002e26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8002e2e:	2302      	movs	r3, #2
  }
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	4613      	mov	r3, r2
 8002e44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d140      	bne.n	8002ed4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d002      	beq.n	8002e5e <HAL_UART_Receive_IT+0x26>
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e039      	b.n	8002ed6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_UART_Receive_IT+0x38>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e032      	b.n	8002ed6 <HAL_UART_Receive_IT+0x9e>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	88fa      	ldrh	r2, [r7, #6]
 8002e82:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	88fa      	ldrh	r2, [r7, #6]
 8002e88:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2222      	movs	r2, #34	; 0x22
 8002e94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0220 	orr.w	r2, r2, #32
 8002ece:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b088      	sub	sp, #32
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10d      	bne.n	8002f36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d008      	beq.n	8002f36 <HAL_UART_IRQHandler+0x52>
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d003      	beq.n	8002f36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f9d6 	bl	80032e0 <UART_Receive_IT>
      return;
 8002f34:	e0d1      	b.n	80030da <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 80b0 	beq.w	800309e <HAL_UART_IRQHandler+0x1ba>
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d105      	bne.n	8002f54 <HAL_UART_IRQHandler+0x70>
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 80a5 	beq.w	800309e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_UART_IRQHandler+0x90>
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f6c:	f043 0201 	orr.w	r2, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00a      	beq.n	8002f94 <HAL_UART_IRQHandler+0xb0>
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f8c:	f043 0202 	orr.w	r2, r3, #2
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00a      	beq.n	8002fb4 <HAL_UART_IRQHandler+0xd0>
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fac:	f043 0204 	orr.w	r2, r3, #4
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00f      	beq.n	8002fde <HAL_UART_IRQHandler+0xfa>
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d104      	bne.n	8002fd2 <HAL_UART_IRQHandler+0xee>
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d005      	beq.n	8002fde <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd6:	f043 0208 	orr.w	r2, r3, #8
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d078      	beq.n	80030d8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	f003 0320 	and.w	r3, r3, #32
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <HAL_UART_IRQHandler+0x11c>
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f970 	bl	80032e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800300a:	2b40      	cmp	r3, #64	; 0x40
 800300c:	bf0c      	ite	eq
 800300e:	2301      	moveq	r3, #1
 8003010:	2300      	movne	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d102      	bne.n	8003028 <HAL_UART_IRQHandler+0x144>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d031      	beq.n	800308c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f8b9 	bl	80031a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003038:	2b40      	cmp	r3, #64	; 0x40
 800303a:	d123      	bne.n	8003084 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	695a      	ldr	r2, [r3, #20]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800304a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003050:	2b00      	cmp	r3, #0
 8003052:	d013      	beq.n	800307c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003058:	4a21      	ldr	r2, [pc, #132]	; (80030e0 <HAL_UART_IRQHandler+0x1fc>)
 800305a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003060:	4618      	mov	r0, r3
 8003062:	f7fe fbd0 	bl	8001806 <HAL_DMA_Abort_IT>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d016      	beq.n	800309a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003076:	4610      	mov	r0, r2
 8003078:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800307a:	e00e      	b.n	800309a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f83b 	bl	80030f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003082:	e00a      	b.n	800309a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 f837 	bl	80030f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800308a:	e006      	b.n	800309a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f833 	bl	80030f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003098:	e01e      	b.n	80030d8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800309a:	bf00      	nop
    return;
 800309c:	e01c      	b.n	80030d8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d008      	beq.n	80030ba <HAL_UART_IRQHandler+0x1d6>
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f8a6 	bl	8003204 <UART_Transmit_IT>
    return;
 80030b8:	e00f      	b.n	80030da <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_UART_IRQHandler+0x1f6>
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f8ee 	bl	80032b0 <UART_EndTransmit_IT>
    return;
 80030d4:	bf00      	nop
 80030d6:	e000      	b.n	80030da <HAL_UART_IRQHandler+0x1f6>
    return;
 80030d8:	bf00      	nop
  }
}
 80030da:	3720      	adds	r7, #32
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	080031dd 	.word	0x080031dd

080030e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800311c:	e02c      	b.n	8003178 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003124:	d028      	beq.n	8003178 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d007      	beq.n	800313c <UART_WaitOnFlagUntilTimeout+0x30>
 800312c:	f7fe fa2c 	bl	8001588 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	429a      	cmp	r2, r3
 800313a:	d21d      	bcs.n	8003178 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800314a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	695a      	ldr	r2, [r3, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0201 	bic.w	r2, r2, #1
 800315a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e00f      	b.n	8003198 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	4013      	ands	r3, r2
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	429a      	cmp	r2, r3
 8003186:	bf0c      	ite	eq
 8003188:	2301      	moveq	r3, #1
 800318a:	2300      	movne	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	461a      	mov	r2, r3
 8003190:	79fb      	ldrb	r3, [r7, #7]
 8003192:	429a      	cmp	r2, r3
 8003194:	d0c3      	beq.n	800311e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80031b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0201 	bic.w	r2, r2, #1
 80031c6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f7ff ff7e 	bl	80030f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031fc:	bf00      	nop
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b21      	cmp	r3, #33	; 0x21
 8003216:	d144      	bne.n	80032a2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003220:	d11a      	bne.n	8003258 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	461a      	mov	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003236:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	1c9a      	adds	r2, r3, #2
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	621a      	str	r2, [r3, #32]
 800324a:	e00e      	b.n	800326a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	621a      	str	r2, [r3, #32]
 8003256:	e008      	b.n	800326a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	1c59      	adds	r1, r3, #1
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6211      	str	r1, [r2, #32]
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29b      	uxth	r3, r3
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	4619      	mov	r1, r3
 8003278:	84d1      	strh	r1, [r2, #38]	; 0x26
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10f      	bne.n	800329e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800328c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800329c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	e000      	b.n	80032a4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80032a2:	2302      	movs	r3, #2
  }
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff ff07 	bl	80030e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b22      	cmp	r3, #34	; 0x22
 80032f2:	d171      	bne.n	80033d8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032fc:	d123      	bne.n	8003346 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003302:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10e      	bne.n	800332a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	b29b      	uxth	r3, r3
 8003314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003318:	b29a      	uxth	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003322:	1c9a      	adds	r2, r3, #2
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	629a      	str	r2, [r3, #40]	; 0x28
 8003328:	e029      	b.n	800337e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	b29b      	uxth	r3, r3
 8003332:	b2db      	uxtb	r3, r3
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	629a      	str	r2, [r3, #40]	; 0x28
 8003344:	e01b      	b.n	800337e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10a      	bne.n	8003364 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6858      	ldr	r0, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003358:	1c59      	adds	r1, r3, #1
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6291      	str	r1, [r2, #40]	; 0x28
 800335e:	b2c2      	uxtb	r2, r0
 8003360:	701a      	strb	r2, [r3, #0]
 8003362:	e00c      	b.n	800337e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	b2da      	uxtb	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003370:	1c58      	adds	r0, r3, #1
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	6288      	str	r0, [r1, #40]	; 0x28
 8003376:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29b      	uxth	r3, r3
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	4619      	mov	r1, r3
 800338c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800338e:	2b00      	cmp	r3, #0
 8003390:	d120      	bne.n	80033d4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 0220 	bic.w	r2, r2, #32
 80033a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0201 	bic.w	r2, r2, #1
 80033c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7fd fc50 	bl	8000c70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e002      	b.n	80033da <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	431a      	orrs	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	4313      	orrs	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003426:	f023 030c 	bic.w	r3, r3, #12
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	68f9      	ldr	r1, [r7, #12]
 8003430:	430b      	orrs	r3, r1
 8003432:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003452:	f040 818b 	bne.w	800376c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4ac1      	ldr	r2, [pc, #772]	; (8003760 <UART_SetConfig+0x37c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d005      	beq.n	800346c <UART_SetConfig+0x88>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4abf      	ldr	r2, [pc, #764]	; (8003764 <UART_SetConfig+0x380>)
 8003466:	4293      	cmp	r3, r2
 8003468:	f040 80bd 	bne.w	80035e6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800346c:	f7ff fb44 	bl	8002af8 <HAL_RCC_GetPCLK2Freq>
 8003470:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	461d      	mov	r5, r3
 8003476:	f04f 0600 	mov.w	r6, #0
 800347a:	46a8      	mov	r8, r5
 800347c:	46b1      	mov	r9, r6
 800347e:	eb18 0308 	adds.w	r3, r8, r8
 8003482:	eb49 0409 	adc.w	r4, r9, r9
 8003486:	4698      	mov	r8, r3
 8003488:	46a1      	mov	r9, r4
 800348a:	eb18 0805 	adds.w	r8, r8, r5
 800348e:	eb49 0906 	adc.w	r9, r9, r6
 8003492:	f04f 0100 	mov.w	r1, #0
 8003496:	f04f 0200 	mov.w	r2, #0
 800349a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800349e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80034a2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80034a6:	4688      	mov	r8, r1
 80034a8:	4691      	mov	r9, r2
 80034aa:	eb18 0005 	adds.w	r0, r8, r5
 80034ae:	eb49 0106 	adc.w	r1, r9, r6
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	461d      	mov	r5, r3
 80034b8:	f04f 0600 	mov.w	r6, #0
 80034bc:	196b      	adds	r3, r5, r5
 80034be:	eb46 0406 	adc.w	r4, r6, r6
 80034c2:	461a      	mov	r2, r3
 80034c4:	4623      	mov	r3, r4
 80034c6:	f7fc fe7f 	bl	80001c8 <__aeabi_uldivmod>
 80034ca:	4603      	mov	r3, r0
 80034cc:	460c      	mov	r4, r1
 80034ce:	461a      	mov	r2, r3
 80034d0:	4ba5      	ldr	r3, [pc, #660]	; (8003768 <UART_SetConfig+0x384>)
 80034d2:	fba3 2302 	umull	r2, r3, r3, r2
 80034d6:	095b      	lsrs	r3, r3, #5
 80034d8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	461d      	mov	r5, r3
 80034e0:	f04f 0600 	mov.w	r6, #0
 80034e4:	46a9      	mov	r9, r5
 80034e6:	46b2      	mov	sl, r6
 80034e8:	eb19 0309 	adds.w	r3, r9, r9
 80034ec:	eb4a 040a 	adc.w	r4, sl, sl
 80034f0:	4699      	mov	r9, r3
 80034f2:	46a2      	mov	sl, r4
 80034f4:	eb19 0905 	adds.w	r9, r9, r5
 80034f8:	eb4a 0a06 	adc.w	sl, sl, r6
 80034fc:	f04f 0100 	mov.w	r1, #0
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003508:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800350c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003510:	4689      	mov	r9, r1
 8003512:	4692      	mov	sl, r2
 8003514:	eb19 0005 	adds.w	r0, r9, r5
 8003518:	eb4a 0106 	adc.w	r1, sl, r6
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	461d      	mov	r5, r3
 8003522:	f04f 0600 	mov.w	r6, #0
 8003526:	196b      	adds	r3, r5, r5
 8003528:	eb46 0406 	adc.w	r4, r6, r6
 800352c:	461a      	mov	r2, r3
 800352e:	4623      	mov	r3, r4
 8003530:	f7fc fe4a 	bl	80001c8 <__aeabi_uldivmod>
 8003534:	4603      	mov	r3, r0
 8003536:	460c      	mov	r4, r1
 8003538:	461a      	mov	r2, r3
 800353a:	4b8b      	ldr	r3, [pc, #556]	; (8003768 <UART_SetConfig+0x384>)
 800353c:	fba3 1302 	umull	r1, r3, r3, r2
 8003540:	095b      	lsrs	r3, r3, #5
 8003542:	2164      	movs	r1, #100	; 0x64
 8003544:	fb01 f303 	mul.w	r3, r1, r3
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	3332      	adds	r3, #50	; 0x32
 800354e:	4a86      	ldr	r2, [pc, #536]	; (8003768 <UART_SetConfig+0x384>)
 8003550:	fba2 2303 	umull	r2, r3, r2, r3
 8003554:	095b      	lsrs	r3, r3, #5
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800355c:	4498      	add	r8, r3
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	461d      	mov	r5, r3
 8003562:	f04f 0600 	mov.w	r6, #0
 8003566:	46a9      	mov	r9, r5
 8003568:	46b2      	mov	sl, r6
 800356a:	eb19 0309 	adds.w	r3, r9, r9
 800356e:	eb4a 040a 	adc.w	r4, sl, sl
 8003572:	4699      	mov	r9, r3
 8003574:	46a2      	mov	sl, r4
 8003576:	eb19 0905 	adds.w	r9, r9, r5
 800357a:	eb4a 0a06 	adc.w	sl, sl, r6
 800357e:	f04f 0100 	mov.w	r1, #0
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800358a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800358e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003592:	4689      	mov	r9, r1
 8003594:	4692      	mov	sl, r2
 8003596:	eb19 0005 	adds.w	r0, r9, r5
 800359a:	eb4a 0106 	adc.w	r1, sl, r6
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	461d      	mov	r5, r3
 80035a4:	f04f 0600 	mov.w	r6, #0
 80035a8:	196b      	adds	r3, r5, r5
 80035aa:	eb46 0406 	adc.w	r4, r6, r6
 80035ae:	461a      	mov	r2, r3
 80035b0:	4623      	mov	r3, r4
 80035b2:	f7fc fe09 	bl	80001c8 <__aeabi_uldivmod>
 80035b6:	4603      	mov	r3, r0
 80035b8:	460c      	mov	r4, r1
 80035ba:	461a      	mov	r2, r3
 80035bc:	4b6a      	ldr	r3, [pc, #424]	; (8003768 <UART_SetConfig+0x384>)
 80035be:	fba3 1302 	umull	r1, r3, r3, r2
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	2164      	movs	r1, #100	; 0x64
 80035c6:	fb01 f303 	mul.w	r3, r1, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	3332      	adds	r3, #50	; 0x32
 80035d0:	4a65      	ldr	r2, [pc, #404]	; (8003768 <UART_SetConfig+0x384>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	f003 0207 	and.w	r2, r3, #7
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4442      	add	r2, r8
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	e26f      	b.n	8003ac6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035e6:	f7ff fa73 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 80035ea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	461d      	mov	r5, r3
 80035f0:	f04f 0600 	mov.w	r6, #0
 80035f4:	46a8      	mov	r8, r5
 80035f6:	46b1      	mov	r9, r6
 80035f8:	eb18 0308 	adds.w	r3, r8, r8
 80035fc:	eb49 0409 	adc.w	r4, r9, r9
 8003600:	4698      	mov	r8, r3
 8003602:	46a1      	mov	r9, r4
 8003604:	eb18 0805 	adds.w	r8, r8, r5
 8003608:	eb49 0906 	adc.w	r9, r9, r6
 800360c:	f04f 0100 	mov.w	r1, #0
 8003610:	f04f 0200 	mov.w	r2, #0
 8003614:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003618:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800361c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003620:	4688      	mov	r8, r1
 8003622:	4691      	mov	r9, r2
 8003624:	eb18 0005 	adds.w	r0, r8, r5
 8003628:	eb49 0106 	adc.w	r1, r9, r6
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	461d      	mov	r5, r3
 8003632:	f04f 0600 	mov.w	r6, #0
 8003636:	196b      	adds	r3, r5, r5
 8003638:	eb46 0406 	adc.w	r4, r6, r6
 800363c:	461a      	mov	r2, r3
 800363e:	4623      	mov	r3, r4
 8003640:	f7fc fdc2 	bl	80001c8 <__aeabi_uldivmod>
 8003644:	4603      	mov	r3, r0
 8003646:	460c      	mov	r4, r1
 8003648:	461a      	mov	r2, r3
 800364a:	4b47      	ldr	r3, [pc, #284]	; (8003768 <UART_SetConfig+0x384>)
 800364c:	fba3 2302 	umull	r2, r3, r3, r2
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	461d      	mov	r5, r3
 800365a:	f04f 0600 	mov.w	r6, #0
 800365e:	46a9      	mov	r9, r5
 8003660:	46b2      	mov	sl, r6
 8003662:	eb19 0309 	adds.w	r3, r9, r9
 8003666:	eb4a 040a 	adc.w	r4, sl, sl
 800366a:	4699      	mov	r9, r3
 800366c:	46a2      	mov	sl, r4
 800366e:	eb19 0905 	adds.w	r9, r9, r5
 8003672:	eb4a 0a06 	adc.w	sl, sl, r6
 8003676:	f04f 0100 	mov.w	r1, #0
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003682:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003686:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800368a:	4689      	mov	r9, r1
 800368c:	4692      	mov	sl, r2
 800368e:	eb19 0005 	adds.w	r0, r9, r5
 8003692:	eb4a 0106 	adc.w	r1, sl, r6
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	461d      	mov	r5, r3
 800369c:	f04f 0600 	mov.w	r6, #0
 80036a0:	196b      	adds	r3, r5, r5
 80036a2:	eb46 0406 	adc.w	r4, r6, r6
 80036a6:	461a      	mov	r2, r3
 80036a8:	4623      	mov	r3, r4
 80036aa:	f7fc fd8d 	bl	80001c8 <__aeabi_uldivmod>
 80036ae:	4603      	mov	r3, r0
 80036b0:	460c      	mov	r4, r1
 80036b2:	461a      	mov	r2, r3
 80036b4:	4b2c      	ldr	r3, [pc, #176]	; (8003768 <UART_SetConfig+0x384>)
 80036b6:	fba3 1302 	umull	r1, r3, r3, r2
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	2164      	movs	r1, #100	; 0x64
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	3332      	adds	r3, #50	; 0x32
 80036c8:	4a27      	ldr	r2, [pc, #156]	; (8003768 <UART_SetConfig+0x384>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036d6:	4498      	add	r8, r3
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	461d      	mov	r5, r3
 80036dc:	f04f 0600 	mov.w	r6, #0
 80036e0:	46a9      	mov	r9, r5
 80036e2:	46b2      	mov	sl, r6
 80036e4:	eb19 0309 	adds.w	r3, r9, r9
 80036e8:	eb4a 040a 	adc.w	r4, sl, sl
 80036ec:	4699      	mov	r9, r3
 80036ee:	46a2      	mov	sl, r4
 80036f0:	eb19 0905 	adds.w	r9, r9, r5
 80036f4:	eb4a 0a06 	adc.w	sl, sl, r6
 80036f8:	f04f 0100 	mov.w	r1, #0
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003704:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003708:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800370c:	4689      	mov	r9, r1
 800370e:	4692      	mov	sl, r2
 8003710:	eb19 0005 	adds.w	r0, r9, r5
 8003714:	eb4a 0106 	adc.w	r1, sl, r6
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	461d      	mov	r5, r3
 800371e:	f04f 0600 	mov.w	r6, #0
 8003722:	196b      	adds	r3, r5, r5
 8003724:	eb46 0406 	adc.w	r4, r6, r6
 8003728:	461a      	mov	r2, r3
 800372a:	4623      	mov	r3, r4
 800372c:	f7fc fd4c 	bl	80001c8 <__aeabi_uldivmod>
 8003730:	4603      	mov	r3, r0
 8003732:	460c      	mov	r4, r1
 8003734:	461a      	mov	r2, r3
 8003736:	4b0c      	ldr	r3, [pc, #48]	; (8003768 <UART_SetConfig+0x384>)
 8003738:	fba3 1302 	umull	r1, r3, r3, r2
 800373c:	095b      	lsrs	r3, r3, #5
 800373e:	2164      	movs	r1, #100	; 0x64
 8003740:	fb01 f303 	mul.w	r3, r1, r3
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	3332      	adds	r3, #50	; 0x32
 800374a:	4a07      	ldr	r2, [pc, #28]	; (8003768 <UART_SetConfig+0x384>)
 800374c:	fba2 2303 	umull	r2, r3, r2, r3
 8003750:	095b      	lsrs	r3, r3, #5
 8003752:	f003 0207 	and.w	r2, r3, #7
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4442      	add	r2, r8
 800375c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800375e:	e1b2      	b.n	8003ac6 <UART_SetConfig+0x6e2>
 8003760:	40011000 	.word	0x40011000
 8003764:	40011400 	.word	0x40011400
 8003768:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4ad7      	ldr	r2, [pc, #860]	; (8003ad0 <UART_SetConfig+0x6ec>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d005      	beq.n	8003782 <UART_SetConfig+0x39e>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4ad6      	ldr	r2, [pc, #856]	; (8003ad4 <UART_SetConfig+0x6f0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	f040 80d1 	bne.w	8003924 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003782:	f7ff f9b9 	bl	8002af8 <HAL_RCC_GetPCLK2Freq>
 8003786:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	469a      	mov	sl, r3
 800378c:	f04f 0b00 	mov.w	fp, #0
 8003790:	46d0      	mov	r8, sl
 8003792:	46d9      	mov	r9, fp
 8003794:	eb18 0308 	adds.w	r3, r8, r8
 8003798:	eb49 0409 	adc.w	r4, r9, r9
 800379c:	4698      	mov	r8, r3
 800379e:	46a1      	mov	r9, r4
 80037a0:	eb18 080a 	adds.w	r8, r8, sl
 80037a4:	eb49 090b 	adc.w	r9, r9, fp
 80037a8:	f04f 0100 	mov.w	r1, #0
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80037b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80037b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80037bc:	4688      	mov	r8, r1
 80037be:	4691      	mov	r9, r2
 80037c0:	eb1a 0508 	adds.w	r5, sl, r8
 80037c4:	eb4b 0609 	adc.w	r6, fp, r9
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	4619      	mov	r1, r3
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	f04f 0300 	mov.w	r3, #0
 80037d6:	f04f 0400 	mov.w	r4, #0
 80037da:	0094      	lsls	r4, r2, #2
 80037dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80037e0:	008b      	lsls	r3, r1, #2
 80037e2:	461a      	mov	r2, r3
 80037e4:	4623      	mov	r3, r4
 80037e6:	4628      	mov	r0, r5
 80037e8:	4631      	mov	r1, r6
 80037ea:	f7fc fced 	bl	80001c8 <__aeabi_uldivmod>
 80037ee:	4603      	mov	r3, r0
 80037f0:	460c      	mov	r4, r1
 80037f2:	461a      	mov	r2, r3
 80037f4:	4bb8      	ldr	r3, [pc, #736]	; (8003ad8 <UART_SetConfig+0x6f4>)
 80037f6:	fba3 2302 	umull	r2, r3, r3, r2
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	469b      	mov	fp, r3
 8003804:	f04f 0c00 	mov.w	ip, #0
 8003808:	46d9      	mov	r9, fp
 800380a:	46e2      	mov	sl, ip
 800380c:	eb19 0309 	adds.w	r3, r9, r9
 8003810:	eb4a 040a 	adc.w	r4, sl, sl
 8003814:	4699      	mov	r9, r3
 8003816:	46a2      	mov	sl, r4
 8003818:	eb19 090b 	adds.w	r9, r9, fp
 800381c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003820:	f04f 0100 	mov.w	r1, #0
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800382c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003830:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003834:	4689      	mov	r9, r1
 8003836:	4692      	mov	sl, r2
 8003838:	eb1b 0509 	adds.w	r5, fp, r9
 800383c:	eb4c 060a 	adc.w	r6, ip, sl
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	4619      	mov	r1, r3
 8003846:	f04f 0200 	mov.w	r2, #0
 800384a:	f04f 0300 	mov.w	r3, #0
 800384e:	f04f 0400 	mov.w	r4, #0
 8003852:	0094      	lsls	r4, r2, #2
 8003854:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003858:	008b      	lsls	r3, r1, #2
 800385a:	461a      	mov	r2, r3
 800385c:	4623      	mov	r3, r4
 800385e:	4628      	mov	r0, r5
 8003860:	4631      	mov	r1, r6
 8003862:	f7fc fcb1 	bl	80001c8 <__aeabi_uldivmod>
 8003866:	4603      	mov	r3, r0
 8003868:	460c      	mov	r4, r1
 800386a:	461a      	mov	r2, r3
 800386c:	4b9a      	ldr	r3, [pc, #616]	; (8003ad8 <UART_SetConfig+0x6f4>)
 800386e:	fba3 1302 	umull	r1, r3, r3, r2
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	2164      	movs	r1, #100	; 0x64
 8003876:	fb01 f303 	mul.w	r3, r1, r3
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	011b      	lsls	r3, r3, #4
 800387e:	3332      	adds	r3, #50	; 0x32
 8003880:	4a95      	ldr	r2, [pc, #596]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800388c:	4498      	add	r8, r3
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	469b      	mov	fp, r3
 8003892:	f04f 0c00 	mov.w	ip, #0
 8003896:	46d9      	mov	r9, fp
 8003898:	46e2      	mov	sl, ip
 800389a:	eb19 0309 	adds.w	r3, r9, r9
 800389e:	eb4a 040a 	adc.w	r4, sl, sl
 80038a2:	4699      	mov	r9, r3
 80038a4:	46a2      	mov	sl, r4
 80038a6:	eb19 090b 	adds.w	r9, r9, fp
 80038aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80038ae:	f04f 0100 	mov.w	r1, #0
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038c2:	4689      	mov	r9, r1
 80038c4:	4692      	mov	sl, r2
 80038c6:	eb1b 0509 	adds.w	r5, fp, r9
 80038ca:	eb4c 060a 	adc.w	r6, ip, sl
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	4619      	mov	r1, r3
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	f04f 0300 	mov.w	r3, #0
 80038dc:	f04f 0400 	mov.w	r4, #0
 80038e0:	0094      	lsls	r4, r2, #2
 80038e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80038e6:	008b      	lsls	r3, r1, #2
 80038e8:	461a      	mov	r2, r3
 80038ea:	4623      	mov	r3, r4
 80038ec:	4628      	mov	r0, r5
 80038ee:	4631      	mov	r1, r6
 80038f0:	f7fc fc6a 	bl	80001c8 <__aeabi_uldivmod>
 80038f4:	4603      	mov	r3, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	461a      	mov	r2, r3
 80038fa:	4b77      	ldr	r3, [pc, #476]	; (8003ad8 <UART_SetConfig+0x6f4>)
 80038fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	2164      	movs	r1, #100	; 0x64
 8003904:	fb01 f303 	mul.w	r3, r1, r3
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	3332      	adds	r3, #50	; 0x32
 800390e:	4a72      	ldr	r2, [pc, #456]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	095b      	lsrs	r3, r3, #5
 8003916:	f003 020f 	and.w	r2, r3, #15
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4442      	add	r2, r8
 8003920:	609a      	str	r2, [r3, #8]
 8003922:	e0d0      	b.n	8003ac6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003924:	f7ff f8d4 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 8003928:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	469a      	mov	sl, r3
 800392e:	f04f 0b00 	mov.w	fp, #0
 8003932:	46d0      	mov	r8, sl
 8003934:	46d9      	mov	r9, fp
 8003936:	eb18 0308 	adds.w	r3, r8, r8
 800393a:	eb49 0409 	adc.w	r4, r9, r9
 800393e:	4698      	mov	r8, r3
 8003940:	46a1      	mov	r9, r4
 8003942:	eb18 080a 	adds.w	r8, r8, sl
 8003946:	eb49 090b 	adc.w	r9, r9, fp
 800394a:	f04f 0100 	mov.w	r1, #0
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003956:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800395a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800395e:	4688      	mov	r8, r1
 8003960:	4691      	mov	r9, r2
 8003962:	eb1a 0508 	adds.w	r5, sl, r8
 8003966:	eb4b 0609 	adc.w	r6, fp, r9
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	4619      	mov	r1, r3
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	f04f 0300 	mov.w	r3, #0
 8003978:	f04f 0400 	mov.w	r4, #0
 800397c:	0094      	lsls	r4, r2, #2
 800397e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003982:	008b      	lsls	r3, r1, #2
 8003984:	461a      	mov	r2, r3
 8003986:	4623      	mov	r3, r4
 8003988:	4628      	mov	r0, r5
 800398a:	4631      	mov	r1, r6
 800398c:	f7fc fc1c 	bl	80001c8 <__aeabi_uldivmod>
 8003990:	4603      	mov	r3, r0
 8003992:	460c      	mov	r4, r1
 8003994:	461a      	mov	r2, r3
 8003996:	4b50      	ldr	r3, [pc, #320]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003998:	fba3 2302 	umull	r2, r3, r3, r2
 800399c:	095b      	lsrs	r3, r3, #5
 800399e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	469b      	mov	fp, r3
 80039a6:	f04f 0c00 	mov.w	ip, #0
 80039aa:	46d9      	mov	r9, fp
 80039ac:	46e2      	mov	sl, ip
 80039ae:	eb19 0309 	adds.w	r3, r9, r9
 80039b2:	eb4a 040a 	adc.w	r4, sl, sl
 80039b6:	4699      	mov	r9, r3
 80039b8:	46a2      	mov	sl, r4
 80039ba:	eb19 090b 	adds.w	r9, r9, fp
 80039be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80039c2:	f04f 0100 	mov.w	r1, #0
 80039c6:	f04f 0200 	mov.w	r2, #0
 80039ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80039d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80039d6:	4689      	mov	r9, r1
 80039d8:	4692      	mov	sl, r2
 80039da:	eb1b 0509 	adds.w	r5, fp, r9
 80039de:	eb4c 060a 	adc.w	r6, ip, sl
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	4619      	mov	r1, r3
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	f04f 0400 	mov.w	r4, #0
 80039f4:	0094      	lsls	r4, r2, #2
 80039f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80039fa:	008b      	lsls	r3, r1, #2
 80039fc:	461a      	mov	r2, r3
 80039fe:	4623      	mov	r3, r4
 8003a00:	4628      	mov	r0, r5
 8003a02:	4631      	mov	r1, r6
 8003a04:	f7fc fbe0 	bl	80001c8 <__aeabi_uldivmod>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	460c      	mov	r4, r1
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b32      	ldr	r3, [pc, #200]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003a10:	fba3 1302 	umull	r1, r3, r3, r2
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	2164      	movs	r1, #100	; 0x64
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	3332      	adds	r3, #50	; 0x32
 8003a22:	4a2d      	ldr	r2, [pc, #180]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a2e:	4498      	add	r8, r3
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	469b      	mov	fp, r3
 8003a34:	f04f 0c00 	mov.w	ip, #0
 8003a38:	46d9      	mov	r9, fp
 8003a3a:	46e2      	mov	sl, ip
 8003a3c:	eb19 0309 	adds.w	r3, r9, r9
 8003a40:	eb4a 040a 	adc.w	r4, sl, sl
 8003a44:	4699      	mov	r9, r3
 8003a46:	46a2      	mov	sl, r4
 8003a48:	eb19 090b 	adds.w	r9, r9, fp
 8003a4c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003a50:	f04f 0100 	mov.w	r1, #0
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a5c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a60:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a64:	4689      	mov	r9, r1
 8003a66:	4692      	mov	sl, r2
 8003a68:	eb1b 0509 	adds.w	r5, fp, r9
 8003a6c:	eb4c 060a 	adc.w	r6, ip, sl
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	4619      	mov	r1, r3
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	f04f 0400 	mov.w	r4, #0
 8003a82:	0094      	lsls	r4, r2, #2
 8003a84:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003a88:	008b      	lsls	r3, r1, #2
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4623      	mov	r3, r4
 8003a8e:	4628      	mov	r0, r5
 8003a90:	4631      	mov	r1, r6
 8003a92:	f7fc fb99 	bl	80001c8 <__aeabi_uldivmod>
 8003a96:	4603      	mov	r3, r0
 8003a98:	460c      	mov	r4, r1
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003a9e:	fba3 1302 	umull	r1, r3, r3, r2
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	2164      	movs	r1, #100	; 0x64
 8003aa6:	fb01 f303 	mul.w	r3, r1, r3
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	3332      	adds	r3, #50	; 0x32
 8003ab0:	4a09      	ldr	r2, [pc, #36]	; (8003ad8 <UART_SetConfig+0x6f4>)
 8003ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	f003 020f 	and.w	r2, r3, #15
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4442      	add	r2, r8
 8003ac2:	609a      	str	r2, [r3, #8]
}
 8003ac4:	e7ff      	b.n	8003ac6 <UART_SetConfig+0x6e2>
 8003ac6:	bf00      	nop
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ad0:	40011000 	.word	0x40011000
 8003ad4:	40011400 	.word	0x40011400
 8003ad8:	51eb851f 	.word	0x51eb851f

08003adc <__libc_init_array>:
 8003adc:	b570      	push	{r4, r5, r6, lr}
 8003ade:	4e0d      	ldr	r6, [pc, #52]	; (8003b14 <__libc_init_array+0x38>)
 8003ae0:	4c0d      	ldr	r4, [pc, #52]	; (8003b18 <__libc_init_array+0x3c>)
 8003ae2:	1ba4      	subs	r4, r4, r6
 8003ae4:	10a4      	asrs	r4, r4, #2
 8003ae6:	2500      	movs	r5, #0
 8003ae8:	42a5      	cmp	r5, r4
 8003aea:	d109      	bne.n	8003b00 <__libc_init_array+0x24>
 8003aec:	4e0b      	ldr	r6, [pc, #44]	; (8003b1c <__libc_init_array+0x40>)
 8003aee:	4c0c      	ldr	r4, [pc, #48]	; (8003b20 <__libc_init_array+0x44>)
 8003af0:	f000 f820 	bl	8003b34 <_init>
 8003af4:	1ba4      	subs	r4, r4, r6
 8003af6:	10a4      	asrs	r4, r4, #2
 8003af8:	2500      	movs	r5, #0
 8003afa:	42a5      	cmp	r5, r4
 8003afc:	d105      	bne.n	8003b0a <__libc_init_array+0x2e>
 8003afe:	bd70      	pop	{r4, r5, r6, pc}
 8003b00:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b04:	4798      	blx	r3
 8003b06:	3501      	adds	r5, #1
 8003b08:	e7ee      	b.n	8003ae8 <__libc_init_array+0xc>
 8003b0a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b0e:	4798      	blx	r3
 8003b10:	3501      	adds	r5, #1
 8003b12:	e7f2      	b.n	8003afa <__libc_init_array+0x1e>
 8003b14:	08003d6c 	.word	0x08003d6c
 8003b18:	08003d6c 	.word	0x08003d6c
 8003b1c:	08003d6c 	.word	0x08003d6c
 8003b20:	08003d70 	.word	0x08003d70

08003b24 <memset>:
 8003b24:	4402      	add	r2, r0
 8003b26:	4603      	mov	r3, r0
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d100      	bne.n	8003b2e <memset+0xa>
 8003b2c:	4770      	bx	lr
 8003b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b32:	e7f9      	b.n	8003b28 <memset+0x4>

08003b34 <_init>:
 8003b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b36:	bf00      	nop
 8003b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3a:	bc08      	pop	{r3}
 8003b3c:	469e      	mov	lr, r3
 8003b3e:	4770      	bx	lr

08003b40 <_fini>:
 8003b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b42:	bf00      	nop
 8003b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b46:	bc08      	pop	{r3}
 8003b48:	469e      	mov	lr, r3
 8003b4a:	4770      	bx	lr
