// Seed: 389209541
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output wor id_11,
    input logic id_12,
    output logic id_13,
    input id_14,
    input id_15,
    input logic id_16,
    input id_17,
    output logic id_18,
    output logic id_19,
    output id_20,
    input id_21,
    input logic id_22,
    input id_23,
    input logic id_24,
    output logic id_25,
    input id_26,
    output logic id_27,
    input id_28,
    input logic id_29,
    input id_30,
    output id_31,
    output logic id_32
    , id_35,
    output id_33,
    output id_34
);
  logic id_36;
  assign id_3 = 1 ? 1 : id_26;
  logic id_37;
  logic id_38;
  type_2 id_39 (
      .id_0(id_1),
      .id_1(id_22),
      .id_2(id_5),
      .id_3(id_36),
      .id_4(1),
      .id_5(1)
  );
  assign id_11[1 : 1] = id_35;
  always @(posedge 1'b0) begin
    id_38 = 1;
  end
endmodule
