{"hierarchy":{"top_level":3,"1":{"insts":{"K3":2,"K0":2}},"3":{"insts":{"C0":5,"V2":9,"R3":4,"C1":5,"V1":8,"R2":4,"R1":4,"R0":4,"V0":8,"I5":1,"I4":1,"M1":6,"M0":6,"I1":7}}},"modelMap":{"vsource":[9,8],"resistor":[4],"nmos180":[6],"isource":[7],"transformer":[2],"capacitor":[5],"ideal_balun":[1]},"cellviews":[["ECE6720","ideal_balun","schematic"],["ECE6720","xfmr","spectre"],["MyOwnECE6720","diffpair","schematic"],["ECE6720","res","spectre"],["ECE6720","cap","spectre"],["ECE6720","nmos","spectre"],["ECE6720","idc","spectre"],["ECE6720","vdc","spectre"],["ECE6720","vsin","spectre"]]}
