digraph "" {
	NextState -> StepCounter	 [weight=2.0];
	NextState -> CurrentState	 [weight=1.0];
	Write -> Wea	 [weight=1.0];
	Write -> CPU_rd_apply_reg	 [weight=1.0];
	Reg_apply_0 -> NextState	 [weight=5.0];
	StepCounter -> NextState	 [weight=4.0];
	StepCounter -> Write	 [weight=8.0];
	StepCounter -> StepCounter	 [weight=2.0];
	StepCounter -> Read	 [weight=8.0];
	StepCounter -> Pipeline	 [weight=8.0];
	CurrentState -> NextState	 [weight=14.0];
	CurrentState -> StepCounter	 [weight=2.0];
	CurrentState -> CPU_rd_apply_reg	 [weight=1.0];
	CurrentState -> Addra	 [weight=4.0];
	CurrentState -> Reg_next_1	 [weight=2.0];
	CurrentState -> Reg_next_0	 [weight=2.0];
	CurrentState -> CurrentState_reg	 [weight=2.0];
	CurrentState -> Dina	 [weight=4.0];
	CurrentState -> CPU_rd_dout	 [weight=1.0];
	CPU_rd_apply_reg -> CPU_rd_grant	 [weight=1.0];
	CPU_rd_apply_reg -> NextState	 [weight=6.0];
	Reg_data_0 -> Dina	 [weight=1.0];
	Reg_data_1 -> Dina	 [weight=1.0];
	Read -> DoutaReg	 [weight=1.0];
	CPU_rd_apply -> CPU_rd_apply_dl1	 [weight=1.0];
	Reset -> StepCounter	 [weight=3.0];
	Reset -> CurrentState	 [weight=2.0];
	Reset -> CPU_rd_apply_reg	 [weight=3.0];
	Reset -> CPU_rd_apply_dl2	 [weight=2.0];
	Reset -> CPU_rd_apply_dl1	 [weight=2.0];
	Reset -> CurrentState_reg	 [weight=2.0];
	Reset -> Dina	 [weight=5.0];
	Reset -> CPU_rd_dout	 [weight=2.0];
	Reset -> DoutaReg	 [weight=2.0];
	StateMAC1 -> Reg_next_1	 [weight=2.0];
	Pipeline -> Reg_next_1	 [weight=1.0];
	Pipeline -> Reg_next_0	 [weight=1.0];
	Pipeline -> CPU_rd_dout	 [weight=1.0];
	Douta -> Dina	 [weight=2.0];
	Douta -> CPU_rd_dout	 [weight=1.0];
	Douta -> DoutaReg	 [weight=1.0];
	CPU_rd_apply_dl2 -> CPU_rd_apply_reg	 [weight=2.0];
	CPU_rd_apply_dl1 -> CPU_rd_apply_reg	 [weight=2.0];
	CPU_rd_apply_dl1 -> CPU_rd_apply_dl2	 [weight=1.0];
	StateMAC0 -> Reg_next_0	 [weight=2.0];
	CurrentState_reg -> NextState	 [weight=3.0];
	StateCPU -> CPU_rd_apply_reg	 [weight=1.0];
	StateCPU -> CurrentState_reg	 [weight=1.0];
	StateCPU -> CPU_rd_dout	 [weight=1.0];
	Reg_addr_1 -> Addra	 [weight=1.0];
	Reg_addr_0 -> Addra	 [weight=1.0];
	CPU_rd_addr -> Addra	 [weight=1.0];
	Reg_apply_1 -> NextState	 [weight=5.0];
}
