#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01233f58 .scope module, "W_REG" "W_REG" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "RegWrite_M"
    .port_info 3 /INPUT 1 "MemtoReg_M"
    .port_info 4 /INPUT 2 "WriteSel_M"
    .port_info 5 /INPUT 32 "ReadData_M"
    .port_info 6 /INPUT 32 "ALUOut_M"
    .port_info 7 /INPUT 5 "WriteReg_M"
    .port_info 8 /INPUT 32 "PC_M"
    .port_info 9 /INPUT 32 "SignImm_M"
    .port_info 10 /INPUT 32 "Instr_M"
    .port_info 11 /OUTPUT 1 "RegWrite_W"
    .port_info 12 /OUTPUT 1 "MemtoReg_W"
    .port_info 13 /OUTPUT 2 "WriteSel_W"
    .port_info 14 /OUTPUT 32 "ReadData_W"
    .port_info 15 /OUTPUT 32 "ALUOut_W"
    .port_info 16 /OUTPUT 5 "WriteReg_W"
    .port_info 17 /OUTPUT 32 "SignImm_W"
    .port_info 18 /OUTPUT 32 "PC_W"
    .port_info 19 /OUTPUT 32 "Instr_W"
o01163fec .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v01234028_0 .net "ALUOut_M", 31 0, o01163fec;  0 drivers
v0123bc50_0 .var "ALUOut_W", 31 0;
o0116401c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0123bca8_0 .net "Instr_M", 31 0, o0116401c;  0 drivers
v0123bd00_0 .var "Instr_W", 31 0;
o0116404c .functor BUFZ 1, C4<z>; HiZ drive
v0123bd58_0 .net "MemtoReg_M", 0 0, o0116404c;  0 drivers
v0123bdb0_0 .var "MemtoReg_W", 0 0;
o0116407c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0123be08_0 .net "PC_M", 31 0, o0116407c;  0 drivers
v0123be60_0 .var "PC_W", 31 0;
o011640ac .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0123beb8_0 .net "ReadData_M", 31 0, o011640ac;  0 drivers
v0123bf10_0 .var "ReadData_W", 31 0;
o011640dc .functor BUFZ 1, C4<z>; HiZ drive
v0123bf68_0 .net "RegWrite_M", 0 0, o011640dc;  0 drivers
v01161048_0 .var "RegWrite_W", 0 0;
o0116410c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v011610a0_0 .net "SignImm_M", 31 0, o0116410c;  0 drivers
v011610f8_0 .var "SignImm_W", 31 0;
o0116413c .functor BUFZ 5, C4<zzzzz>; HiZ drive
v01161150_0 .net "WriteReg_M", 4 0, o0116413c;  0 drivers
v01161598_0 .var "WriteReg_W", 4 0;
o0116416c .functor BUFZ 2, C4<zz>; HiZ drive
v01161648_0 .net "WriteSel_M", 1 0, o0116416c;  0 drivers
v011615f0_0 .var "WriteSel_W", 1 0;
o0116419c .functor BUFZ 1, C4<z>; HiZ drive
v01161388_0 .net "clk", 0 0, o0116419c;  0 drivers
o011641b4 .functor BUFZ 1, C4<z>; HiZ drive
v011612d8_0 .net "reset", 0 0, o011641b4;  0 drivers
E_0123cc90 .event posedge, v01161388_0;
    .scope S_01233f58;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01161048_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0123bdb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v011615f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bc50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v01161598_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v011610f8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123be60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bd00_0, 0;
    %end;
    .thread T_0;
    .scope S_01233f58;
T_1 ;
    %wait E_0123cc90;
    %load/vec4 v011612d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01161048_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0123bdb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v011615f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bc50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v01161598_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v011610f8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123be60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0123bd00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0123bf68_0;
    %assign/vec4 v01161048_0, 0;
    %load/vec4 v0123bd58_0;
    %assign/vec4 v0123bdb0_0, 0;
    %load/vec4 v01161648_0;
    %assign/vec4 v011615f0_0, 0;
    %load/vec4 v0123beb8_0;
    %assign/vec4 v0123bf10_0, 0;
    %load/vec4 v01234028_0;
    %assign/vec4 v0123bc50_0, 0;
    %load/vec4 v01161150_0;
    %assign/vec4 v01161598_0, 0;
    %load/vec4 v011610a0_0;
    %assign/vec4 v011610f8_0, 0;
    %load/vec4 v0123be08_0;
    %assign/vec4 v0123be60_0, 0;
    %load/vec4 v0123bca8_0;
    %assign/vec4 v0123bd00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "W_REG.v";
