<module name="SL1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SL_IDVER" acronym="SL_IDVER" offset="0x0" width="32" description="CPGMAC_SL revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="CPGMAC_SL revision Value" range="" rwaccess="R"/>
  </register>
  <register id="SL_MACCONTROL" acronym="SL_MACCONTROL" offset="0x4" width="32" description="CPGMAC_SL MAC control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0x0" description="RX Copy MAC Control Frames Enable - Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in theSL_MACCONTROL register, regardless of the value of RX_CMF_EN. Frames transferred to memory due to RX_CMF_EN will have the control bit set in their EOP buffer descriptor. 0 - MAC control frames are filtered (but acted upon if enabled). 1 - MAC control frames are transferred to memory." range="" rwaccess="RW"/>
    <bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0x0" description="RX Copy Short Frames Enable - Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to RX_CSF_EN will have the fragment or undersized bit set in their receive footer. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors. 0 - Short frames are filtered 1 - Short frames are transferred to memory." range="" rwaccess="RW"/>
    <bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0x0" description="RX Copy Error Frames Enable - Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame receive footer. Frames containing errors will be filtered when RX_CEF _EN is not set. 0 - Frames containing errors are filtered. 1 - Frames containing errors are transferred to memory." range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_LIM_EN" width="1" begin="21" end="21" resetval="0x0" description="Transmit Short Gap Limit Enable When set this bit limits the number of short gap packets transmitted to 100ppm. Each time a short gap packet is sent, a counter is loaded with 10,000 and decremented on each wireside clock. Another short gap packet will not be sent out until the counter decrements to zero. This mode is included to preclude the host from filling up the FIFO and sending every packet out with short gap which would violate the maximum number of packets per second allowed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EXT_EN" width="1" begin="18" end="18" resetval="0x0" description="Control Enable - Enables the fullduplex and gigabit mode to be selected from the FULLDUPLEX_IN and GIG_IN input signals and not from the FULLDUPLEX and GIG bits in this register. The FULLDUPLEX_MODE bit reflects the actual fullduplex mode selected 0 - Use this setting for RMII/GMII mode . 1 - Use this setting for RGMII mode" range="" rwaccess="RW"/>
    <bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0x0" description="Gigabit Mode Force - This bit is used to force the CPGMAC_SL into gigabit mode if the input GMII_MTCLK has been stopped by the PHY." range="" rwaccess="RW"/>
    <bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0x0" description="Interface Control B (NOT FUNCTIONAL) 0 - 10Mbps operation 1 - 100Mbps operation" range="" rwaccess="RW"/>
    <bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0x0" description="Interface Control A 0 - 10Mbps operation 1 - 100Mbps operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0x0" description="Command Idle 0 - Idle not commanded 1 - Idle Commanded (read IDLE in SL_MACSTATUS)" range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_EN" width="1" begin="10" end="10" resetval="0x0" description="Transmit Short Gap Enable 0 - Transmit with a short IPG is disabled 1 - Transmit with a short IPG (when TX_SHORT_GAP input is asserted) is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GIG" width="1" begin="7" end="7" resetval="0x0" description="Gigabit Mode - 0 - 10/100 mode 1 - Gigabit mode (full duplex only) The GIG_OUT output is the value of this bit." range="" rwaccess="RW"/>
    <bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0x0" description="Transmit Pacing Enable 0 - Transmit Pacing Disabled 1 - Transmit Pacing Enabled" range="" rwaccess="RW"/>
    <bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0x0" description="GMII Enable - 0 - GMII RX and TX held in reset. 1 - GMII RX and TX released from reset." range="" rwaccess="RW"/>
    <bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0x0" description="Transmit Flow Control Enable - Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_MBP_Enable bits determine whether or not received pause frames are transferred to memory. 0 - Transmit Flow Control Disabled. Full-duplex mode - Incoming pause frames are not acted upon. 1 - Transmit Flow Control Enabled . Full-duplex mode - Incoming pause frames are acted upon." range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0x0" description="Receive Flow Control Enable - 0 - Receive Flow Control Disabled Half-duplex mode - No flow control generated collisions are sent. Full-duplex mode - No outgoing pause frames are sent. 1 - Receive Flow Control Enabled Half-duplex mode - Collisions are initiated when receive flow control is triggered. Full-duplex mode - Outgoing pause frames are sent when receive flow control is triggered." range="" rwaccess="RW"/>
    <bitfield id="MTEST" width="1" begin="2" end="2" resetval="0x0" description="Manufacturing Test mode - This bit must be set to allow writes to theSL_BOFFTEST and SL_RX_PAUSE/SL_TX_PAUSE registers." range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0x0" description="Loop Back Mode - Loopback mode forces internal fullduplex mode regardless of whether the FULLDUPLEX bit is set or not. The LOOPBACK bit should be changed only when GMII_EN is deasserted. 0 - Not looped back 1 - Loop Back Mode enabled" range="" rwaccess="RW"/>
    <bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0x0" description="Full Duplex mode - Gigabit mode forces fullduplex mode regardless of whether the FULLDUPLEX bit is set or not. The FULLDUPLEX_OUT output is the value of this register bit 0 - half duplex mode 1 - full duplex mode" range="" rwaccess="RW"/>
  </register>
  <register id="SL_MACSTATUS" acronym="SL_MACSTATUS" offset="0x8" width="32" description="CPGMAC_SL MAC status register">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="CPGMAC_SL IDLE - The CPGMAC_SL is in the idle state (valid after an idle command) 0 - The CPGMAC_SL is not in the idle state. 1 - The CPGMAC_SL is in the idle state." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="26" begin="30" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0x0" description="External GIG - This is the value of the EXT_GIG input bit." range="" rwaccess="R"/>
    <bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="External Fullduplex - This is the value of the EXT_FULLDUPLEX input bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0x0" description="Receive Flow Control Active - When asserted, indicates that receive flow control is enabled and triggered." range="" rwaccess="R"/>
    <bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0x0" description="Transmit Flow Control Active - When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete." range="" rwaccess="R"/>
  </register>
  <register id="SL_SOFT_RESET" acronym="SL_SOFT_RESET" offset="0xC" width="32" description="CPGMAC_SL soft reset register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset - Writing a one to this bit causes the CPGMAC_SL logic to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred." range="" rwaccess="RW"/>
  </register>
  <register id="SL_RX_MAXLEN" acronym="SL_RX_MAXLEN" offset="0x10" width="32" description="CPGMAC_SL RX Maximum length register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="RX Maximum Frame Length - This field determines the maximum length of a received frame. The reset value is 1518 (dec). Frames with byte counts greater than rx_maxlen are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 16,383." range="" rwaccess="RW"/>
  </register>
  <register id="SL_BOFFTEST" acronym="SL_BOFFTEST" offset="0x14" width="32" description="CPGMAC_SL backoff test register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PACEVAL" width="5" begin="30" end="26" resetval="0x0" description="Pacing Register Current Value. A non-zero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes PACEVAL to loaded with decimal 31, good frame transmissions (with no collisions or deferrals) cause PACEVAL to be decremented down to zero. When PACEVAL is nonzero, the transmitter delays 4 IPGs between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. Transmit pacing helps reduce 'capture' effects improving overall network bandwidth." range="" rwaccess="RW"/>
    <bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0x0" description="Backoff Random Number Generator - This field allows the Backoff Random Number Generator to be read (or written in test mode only). This field can be written only when mtest has previously been set. Reading this field returns the generator's current value. The value is reset to zero and begins counting on the clock after the deassertion of reset." range="" rwaccess="RW"/>
    <bitfield id="COLL_COUNT" width="4" begin="15" end="12" resetval="0x0" description="Collision Count - The number of collisions the current frame has experienced." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BACKOFF" width="10" begin="9" end="0" resetval="0x0" description="Backoff Count - This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision." range="" rwaccess="R"/>
  </register>
  <register id="SL_RX_PAUSE" acronym="SL_RX_PAUSE" offset="0x18" width="32" description="CPGMAC_SL receive pause timer register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value - This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with 0xFF00 when the CPGMAC_SL sends an outgoing pause frame (with pause time of 0xFFFF). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated." range="" rwaccess="R"/>
  </register>
  <register id="SL_TX_PAUSE" acronym="SL_TX_PAUSE" offset="0x1C" width="32" description="CPGMAC_SL transmit pause timer register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="TX Pause Timer Value - This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time CPGMAC_SL transmit frames are again enabled." range="" rwaccess="R"/>
  </register>
  <register id="SL_EMCONTROL" acronym="SL_EMCONTROL" offset="0x20" width="32" description="CPGMAC_SL emulation control register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit. Emulation soft bit. This bit is used in conjunction with FREE bit to determine the emulation suspend mode. This bit has no effect if FREE = 1." range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit. Emulation free bit. This bit is used in conjunction with SOFT bit to determine the emulation suspend mode." range="" rwaccess="RW"/>
  </register>
  <register id="SL_RX_PRI_MAP" acronym="SL_RX_PRI_MAP" offset="0x24" width="32" description="CPGMAC_SL RX packet priority to header priority mapping register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7 - A packet priority of 0x7 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6 - A packet priority of 0x6 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5 - A packet priority of 0x5 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4 - A packet priority of 0x4 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3 - A packet priority of 0x3 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2 - A packet priority of 0x2 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1 - A packet priority of 0x1 is mapped (changed) to this value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0 - A packet priority of 0x0 is mapped (changed) to this value." range="" rwaccess="RW"/>
  </register>
  <register id="SL_TX_GAP" acronym="SL_TX_GAP" offset="0x28" width="32" description="Transmit inter-packet gap register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_GAP" width="9" begin="8" end="0" resetval="0xC" description="Transmit Inter-Packet Gap" range="" rwaccess="RW"/>
  </register>
</module>
