-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\VSD_6ph_30deg_HDL\VSD_6ph_ip_src_uz_vsd_6ph_30deg.vhd
-- Created: 2022-08-10 09:37:19
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- alpha                         ce_out        1e-08
-- beta                          ce_out        1e-08
-- x1                            ce_out        1e-08
-- y1                            ce_out        1e-08
-- z1                            ce_out        1e-08
-- z2                            ce_out        1e-08
-- vsd_done                      ce_out        1e-08
-- alpha_AXI                     ce_out        1e-08
-- beta_AXI                      ce_out        1e-08
-- x_AXI                         ce_out        1e-08
-- y_AXI                         ce_out        1e-08
-- z1_AXI                        ce_out        1e-08
-- z2_AXI                        ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: VSD_6ph_ip_src_uz_vsd_6ph_30deg
-- Source Path: VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.VSD_6ph_ip_src_uz_vsd_6ph_30deg_pkg.ALL;

ENTITY VSD_6ph_ip_src_uz_vsd_6ph_30deg IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        a1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        b1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        c1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        a2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        b2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        c2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        pu_conv_valid                     :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        alpha                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        beta                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        x1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        y1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z2                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        vsd_done                          :   OUT   std_logic;
        alpha_AXI                         :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        beta_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        x_AXI                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        y_AXI                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z1_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z2_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
        );
END VSD_6ph_ip_src_uz_vsd_6ph_30deg;


ARCHITECTURE rtl OF VSD_6ph_ip_src_uz_vsd_6ph_30deg IS

  -- Component Declarations
  COMPONENT VSD_6ph_ip_src_Detect_Rise_Positive
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT VSD_6ph_ip_src_VSD_6ph_30deg
    PORT( a1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          b1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          a2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          b2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          alpha                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          beta                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          x1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          y1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z2                              :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : VSD_6ph_ip_src_Detect_Rise_Positive
    USE ENTITY work.VSD_6ph_ip_src_Detect_Rise_Positive(rtl);

  FOR ALL : VSD_6ph_ip_src_VSD_6ph_30deg
    USE ENTITY work.VSD_6ph_ip_src_VSD_6ph_30deg(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL Delay6_reg                       : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay6_out1                      : std_logic;
  SIGNAL Detect_Rise_Positive_out1        : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL a1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay7_reg                       : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay7_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay_out1                       : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL switch_compare_1_1               : std_logic;
  SIGNAL b1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay8_reg                       : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay8_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch1_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay1_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL switch_compare_1_2               : std_logic;
  SIGNAL c1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay9_reg                       : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay9_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch2_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay2_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL switch_compare_1_3               : std_logic;
  SIGNAL a2_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay10_reg                      : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay10_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch3_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay3_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL switch_compare_1_4               : std_logic;
  SIGNAL b2_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay11_reg                      : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay11_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch4_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay4_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL switch_compare_1_5               : std_logic;
  SIGNAL c2_signed                        : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay12_reg                      : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay12_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Switch5_out1                     : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Delay5_out1                      : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL alpha_1                          : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL beta_1                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL x1_1                             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL y1_1                             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z1_1                             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z2_1                             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL alpha_signed                     : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg                      : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL alpha_tmp                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL beta_signed                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg_1                    : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL beta_tmp                         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL x1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg_2                    : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL x1_tmp                           : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL y1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg_3                    : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL y1_tmp                           : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL z1_signed                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg_4                    : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL z1_tmp                           : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL z2_signed                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL reduced_reg_5                    : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL z2_tmp                           : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay13_reg                      : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay13_out1                     : std_logic;

BEGIN
  u_Detect_Rise_Positive : VSD_6ph_ip_src_Detect_Rise_Positive
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              U => Delay6_out1,
              Y => Detect_Rise_Positive_out1
              );

  u_VSD_6ph_30deg : VSD_6ph_ip_src_VSD_6ph_30deg
    PORT MAP( a1 => std_logic_vector(Switch_out1),  -- sfix18_En15
              b1 => std_logic_vector(Switch1_out1),  -- sfix18_En15
              c1 => std_logic_vector(Switch2_out1),  -- sfix18_En15
              a2 => std_logic_vector(Switch3_out1),  -- sfix18_En15
              b2 => std_logic_vector(Switch4_out1),  -- sfix18_En15
              c2 => std_logic_vector(Switch5_out1),  -- sfix18_En15
              alpha => alpha_1,  -- sfix18_En11
              beta => beta_1,  -- sfix18_En11
              x1 => x1_1,  -- sfix18_En11
              y1 => y1_1,  -- sfix18_En11
              z1 => z1_1,  -- sfix18_En11
              z2 => z2_1  -- sfix18_En11
              );

  enb <= clk_enable;

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_reg(0) <= pu_conv_valid;
        Delay6_reg(1) <= Delay6_reg(0);
      END IF;
    END IF;
  END PROCESS Delay6_process;

  Delay6_out1 <= Delay6_reg(1);

  
  switch_compare_1 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  a1_signed <= signed(a1);

  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_reg(0) <= a1_signed;
        Delay7_reg(1) <= Delay7_reg(0);
      END IF;
    END IF;
  END PROCESS Delay7_process;

  Delay7_out1 <= Delay7_reg(1);

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  
  Switch_out1 <= Delay_out1 WHEN switch_compare_1 = '0' ELSE
      Delay7_out1;

  
  switch_compare_1_1 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  b1_signed <= signed(b1);

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay8_reg(0) <= b1_signed;
        Delay8_reg(1) <= Delay8_reg(0);
      END IF;
    END IF;
  END PROCESS Delay8_process;

  Delay8_out1 <= Delay8_reg(1);

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Switch1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  
  Switch1_out1 <= Delay1_out1 WHEN switch_compare_1_1 = '0' ELSE
      Delay8_out1;

  
  switch_compare_1_2 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  c1_signed <= signed(c1);

  Delay9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay9_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay9_reg(0) <= c1_signed;
        Delay9_reg(1) <= Delay9_reg(0);
      END IF;
    END IF;
  END PROCESS Delay9_process;

  Delay9_out1 <= Delay9_reg(1);

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1 <= Switch2_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  
  Switch2_out1 <= Delay2_out1 WHEN switch_compare_1_2 = '0' ELSE
      Delay9_out1;

  
  switch_compare_1_3 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  a2_signed <= signed(a2);

  Delay10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay10_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay10_reg(0) <= a2_signed;
        Delay10_reg(1) <= Delay10_reg(0);
      END IF;
    END IF;
  END PROCESS Delay10_process;

  Delay10_out1 <= Delay10_reg(1);

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1 <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  
  Switch3_out1 <= Delay3_out1 WHEN switch_compare_1_3 = '0' ELSE
      Delay10_out1;

  
  switch_compare_1_4 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  b2_signed <= signed(b2);

  Delay11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay11_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay11_reg(0) <= b2_signed;
        Delay11_reg(1) <= Delay11_reg(0);
      END IF;
    END IF;
  END PROCESS Delay11_process;

  Delay11_out1 <= Delay11_reg(1);

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1 <= Switch4_out1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  
  Switch4_out1 <= Delay4_out1 WHEN switch_compare_1_4 = '0' ELSE
      Delay11_out1;

  
  switch_compare_1_5 <= '1' WHEN Detect_Rise_Positive_out1 > '0' ELSE
      '0';

  c2_signed <= signed(c2);

  Delay12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay12_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay12_reg(0) <= c2_signed;
        Delay12_reg(1) <= Delay12_reg(0);
      END IF;
    END IF;
  END PROCESS Delay12_process;

  Delay12_out1 <= Delay12_reg(1);

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  
  Switch5_out1 <= Delay5_out1 WHEN switch_compare_1_5 = '0' ELSE
      Delay12_out1;

  alpha_signed <= signed(alpha_1);

  reduced_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg(0) <= alpha_signed;
        reduced_reg(1) <= reduced_reg(0);
      END IF;
    END IF;
  END PROCESS reduced_process;

  alpha_tmp <= reduced_reg(1);

  alpha <= std_logic_vector(alpha_tmp);

  beta_signed <= signed(beta_1);

  reduced_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_1 <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg_1(0) <= beta_signed;
        reduced_reg_1(1) <= reduced_reg_1(0);
      END IF;
    END IF;
  END PROCESS reduced_1_process;

  beta_tmp <= reduced_reg_1(1);

  beta <= std_logic_vector(beta_tmp);

  x1_signed <= signed(x1_1);

  reduced_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_2 <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg_2(0) <= x1_signed;
        reduced_reg_2(1) <= reduced_reg_2(0);
      END IF;
    END IF;
  END PROCESS reduced_2_process;

  x1_tmp <= reduced_reg_2(1);

  x1 <= std_logic_vector(x1_tmp);

  y1_signed <= signed(y1_1);

  reduced_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_3 <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg_3(0) <= y1_signed;
        reduced_reg_3(1) <= reduced_reg_3(0);
      END IF;
    END IF;
  END PROCESS reduced_3_process;

  y1_tmp <= reduced_reg_3(1);

  y1 <= std_logic_vector(y1_tmp);

  z1_signed <= signed(z1_1);

  reduced_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_4 <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg_4(0) <= z1_signed;
        reduced_reg_4(1) <= reduced_reg_4(0);
      END IF;
    END IF;
  END PROCESS reduced_4_process;

  z1_tmp <= reduced_reg_4(1);

  z1 <= std_logic_vector(z1_tmp);

  z2_signed <= signed(z2_1);

  reduced_5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      reduced_reg_5 <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        reduced_reg_5(0) <= z2_signed;
        reduced_reg_5(1) <= reduced_reg_5(0);
      END IF;
    END IF;
  END PROCESS reduced_5_process;

  z2_tmp <= reduced_reg_5(1);

  z2 <= std_logic_vector(z2_tmp);

  Delay13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay13_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay13_reg(0) <= Detect_Rise_Positive_out1;
        Delay13_reg(1) <= Delay13_reg(0);
      END IF;
    END IF;
  END PROCESS Delay13_process;

  Delay13_out1 <= Delay13_reg(1);

  alpha_AXI <= std_logic_vector(alpha_tmp);

  beta_AXI <= std_logic_vector(beta_tmp);

  x_AXI <= std_logic_vector(x1_tmp);

  y_AXI <= std_logic_vector(y1_tmp);

  z1_AXI <= std_logic_vector(z1_tmp);

  z2_AXI <= std_logic_vector(z2_tmp);

  ce_out <= clk_enable;

  vsd_done <= Delay13_out1;

END rtl;

