# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:59:18 on Oct 20,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.register
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'imm_jump_reg_val'. The port definition is at: fetch.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'imm_br_val'. The port definition is at: fetch.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 56
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'instr_mem'.  Expected 8, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0/instr_mem File: fetch.v Line: 45
# ** Warning: (vsim-3722) fetch.v(45): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3722) fetch.v(45): [TFMPC] - Missing connection for port 'createdump'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'Oper'. The port definition is at: overflow.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/iEXECUTE0/iALU/iOVERFLOW File: alu.v Line: 53
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'memory0'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/memory0 File: proc.v Line: 80
# ** Warning: (vsim-3722) proc.v(80): [TFMPC] - Missing connection for port 'memRead'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/memory0/iMEMORY File: memory.v Line: 26
# log -howmany -rec /* 
# 1749
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 13:59:18 on Oct 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
