{
  "module_name": "meson-mx-sdhc.h",
  "hash_id": "605fb178baaccd616f90223ccf56c65475be21b9ce53c93016fa08b9fc8b7fba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mmc/host/meson-mx-sdhc.h",
  "human_readable_source": " \n \n\n#ifndef _MESON_MX_SDHC_H_\n#define _MESON_MX_SDHC_H_\n\n#include <linux/bitfield.h>\n\n#define MESON_SDHC_ARGU\t\t\t\t\t\t0x00\n\n#define MESON_SDHC_SEND\t\t\t\t\t\t0x04\n\t#define MESON_SDHC_SEND_CMD_INDEX\t\t\tGENMASK(5, 0)\n\t#define MESON_SDHC_SEND_CMD_HAS_RESP\t\t\tBIT(6)\n\t#define MESON_SDHC_SEND_CMD_HAS_DATA\t\t\tBIT(7)\n\t#define MESON_SDHC_SEND_RESP_LEN\t\t\tBIT(8)\n\t#define MESON_SDHC_SEND_RESP_NO_CRC\t\t\tBIT(9)\n\t#define MESON_SDHC_SEND_DATA_DIR\t\t\tBIT(10)\n\t#define MESON_SDHC_SEND_DATA_STOP\t\t\tBIT(11)\n\t#define MESON_SDHC_SEND_R1B\t\t\t\tBIT(12)\n\t#define MESON_SDHC_SEND_TOTAL_PACK\t\t\tGENMASK(31, 16)\n\n#define MESON_SDHC_CTRL\t\t\t\t\t\t0x08\n\t#define MESON_SDHC_CTRL_DAT_TYPE\t\t\tGENMASK(1, 0)\n\t#define MESON_SDHC_CTRL_DDR_MODE\t\t\tBIT(2)\n\t#define MESON_SDHC_CTRL_TX_CRC_NOCHECK\t\t\tBIT(3)\n\t#define MESON_SDHC_CTRL_PACK_LEN\t\t\tGENMASK(12, 4)\n\t#define MESON_SDHC_CTRL_RX_TIMEOUT\t\t\tGENMASK(19, 13)\n\t#define MESON_SDHC_CTRL_RX_PERIOD\t\t\tGENMASK(23, 20)\n\t#define MESON_SDHC_CTRL_RX_ENDIAN\t\t\tGENMASK(26, 24)\n\t#define MESON_SDHC_CTRL_SDIO_IRQ_MODE\t\t\tBIT(27)\n\t#define MESON_SDHC_CTRL_DAT0_IRQ_SEL\t\t\tBIT(28)\n\t#define MESON_SDHC_CTRL_TX_ENDIAN\t\t\tGENMASK(31, 29)\n\n#define MESON_SDHC_STAT\t\t\t\t\t\t0x0c\n\t#define MESON_SDHC_STAT_CMD_BUSY\t\t\tBIT(0)\n\t#define MESON_SDHC_STAT_DAT3_0\t\t\t\tGENMASK(4, 1)\n\t#define MESON_SDHC_STAT_CMD\t\t\t\tBIT(5)\n\t#define MESON_SDHC_STAT_RXFIFO_CNT\t\t\tGENMASK(12, 6)\n\t#define MESON_SDHC_STAT_TXFIFO_CNT\t\t\tGENMASK(19, 13)\n\t#define MESON_SDHC_STAT_DAT7_4\t\t\t\tGENMASK(23, 20)\n\n#define MESON_SDHC_CLKC\t\t\t\t\t\t0x10\n\t#define MESON_SDHC_CLKC_CLK_DIV\t\t\t\tGENMASK(11, 0)\n\t#define MESON_SDHC_CLKC_CLK_JIC\t\t\t\tBIT(24)\n\t#define MESON_SDHC_CLKC_MEM_PWR_OFF\t\t\tGENMASK(26, 25)\n\n#define MESON_SDHC_ADDR\t\t\t\t\t\t0x14\n\n#define MESON_SDHC_PDMA\t\t\t\t\t\t0x18\n\t#define MESON_SDHC_PDMA_DMA_MODE\t\t\tBIT(0)\n\t#define MESON_SDHC_PDMA_PIO_RDRESP\t\t\tGENMASK(3, 1)\n\t#define MESON_SDHC_PDMA_DMA_URGENT\t\t\tBIT(4)\n\t#define MESON_SDHC_PDMA_WR_BURST\t\t\tGENMASK(9, 5)\n\t#define MESON_SDHC_PDMA_RD_BURST\t\t\tGENMASK(14, 10)\n\t#define MESON_SDHC_PDMA_RXFIFO_TH\t\t\tGENMASK(21, 15)\n\t#define MESON_SDHC_PDMA_TXFIFO_TH\t\t\tGENMASK(28, 22)\n\t#define MESON_SDHC_PDMA_RXFIFO_MANUAL_FLUSH\t\tGENMASK(30, 29)\n\t#define MESON_SDHC_PDMA_TXFIFO_FILL\t\t\tBIT(31)\n\n#define MESON_SDHC_MISC\t\t\t\t\t\t0x1c\n\t#define MESON_SDHC_MISC_WCRC_ERR_PATT\t\t\tGENMASK(6, 4)\n\t#define MESON_SDHC_MISC_WCRC_OK_PATT\t\t\tGENMASK(9, 7)\n\t#define MESON_SDHC_MISC_BURST_NUM\t\t\tGENMASK(21, 16)\n\t#define MESON_SDHC_MISC_THREAD_ID\t\t\tGENMASK(27, 22)\n\t#define MESON_SDHC_MISC_MANUAL_STOP\t\t\tBIT(28)\n\t#define MESON_SDHC_MISC_TXSTART_THRES\t\t\tGENMASK(31, 29)\n\n#define MESON_SDHC_DATA\t\t\t\t\t\t0x20\n\n#define MESON_SDHC_ICTL\t\t\t\t\t\t0x24\n\t#define MESON_SDHC_ICTL_RESP_OK\t\t\t\tBIT(0)\n\t#define MESON_SDHC_ICTL_RESP_TIMEOUT\t\t\tBIT(1)\n\t#define MESON_SDHC_ICTL_RESP_ERR_CRC\t\t\tBIT(2)\n\t#define MESON_SDHC_ICTL_RESP_OK_NOCLEAR\t\t\tBIT(3)\n\t#define MESON_SDHC_ICTL_DATA_1PACK_OK\t\t\tBIT(4)\n\t#define MESON_SDHC_ICTL_DATA_TIMEOUT\t\t\tBIT(5)\n\t#define MESON_SDHC_ICTL_DATA_ERR_CRC\t\t\tBIT(6)\n\t#define MESON_SDHC_ICTL_DATA_XFER_OK\t\t\tBIT(7)\n\t#define MESON_SDHC_ICTL_RX_HIGHER\t\t\tBIT(8)\n\t#define MESON_SDHC_ICTL_RX_LOWER\t\t\tBIT(9)\n\t#define MESON_SDHC_ICTL_DAT1_IRQ\t\t\tBIT(10)\n\t#define MESON_SDHC_ICTL_DMA_DONE\t\t\tBIT(11)\n\t#define MESON_SDHC_ICTL_RXFIFO_FULL\t\t\tBIT(12)\n\t#define MESON_SDHC_ICTL_TXFIFO_EMPTY\t\t\tBIT(13)\n\t#define MESON_SDHC_ICTL_ADDI_DAT1_IRQ\t\t\tBIT(14)\n\t#define MESON_SDHC_ICTL_ALL_IRQS\t\t\tGENMASK(14, 0)\n\t#define MESON_SDHC_ICTL_DAT1_IRQ_DELAY\t\t\tGENMASK(17, 16)\n\n#define MESON_SDHC_ISTA\t\t\t\t\t\t0x28\n\t#define MESON_SDHC_ISTA_RESP_OK\t\t\t\tBIT(0)\n\t#define MESON_SDHC_ISTA_RESP_TIMEOUT\t\t\tBIT(1)\n\t#define MESON_SDHC_ISTA_RESP_ERR_CRC\t\t\tBIT(2)\n\t#define MESON_SDHC_ISTA_RESP_OK_NOCLEAR\t\t\tBIT(3)\n\t#define MESON_SDHC_ISTA_DATA_1PACK_OK\t\t\tBIT(4)\n\t#define MESON_SDHC_ISTA_DATA_TIMEOUT\t\t\tBIT(5)\n\t#define MESON_SDHC_ISTA_DATA_ERR_CRC\t\t\tBIT(6)\n\t#define MESON_SDHC_ISTA_DATA_XFER_OK\t\t\tBIT(7)\n\t#define MESON_SDHC_ISTA_RX_HIGHER\t\t\tBIT(8)\n\t#define MESON_SDHC_ISTA_RX_LOWER\t\t\tBIT(9)\n\t#define MESON_SDHC_ISTA_DAT1_IRQ\t\t\tBIT(10)\n\t#define MESON_SDHC_ISTA_DMA_DONE\t\t\tBIT(11)\n\t#define MESON_SDHC_ISTA_RXFIFO_FULL\t\t\tBIT(12)\n\t#define MESON_SDHC_ISTA_TXFIFO_EMPTY\t\t\tBIT(13)\n\t#define MESON_SDHC_ISTA_ADDI_DAT1_IRQ\t\t\tBIT(14)\n\t#define MESON_SDHC_ISTA_ALL_IRQS\t\t\tGENMASK(14, 0)\n\n#define MESON_SDHC_SRST\t\t\t\t\t\t0x2c\n\t#define MESON_SDHC_SRST_MAIN_CTRL\t\t\tBIT(0)\n\t#define MESON_SDHC_SRST_RXFIFO\t\t\t\tBIT(1)\n\t#define MESON_SDHC_SRST_TXFIFO\t\t\t\tBIT(2)\n\t#define MESON_SDHC_SRST_DPHY_RX\t\t\t\tBIT(3)\n\t#define MESON_SDHC_SRST_DPHY_TX\t\t\t\tBIT(4)\n\t#define MESON_SDHC_SRST_DMA_IF\t\t\t\tBIT(5)\n\n#define MESON_SDHC_ESTA\t\t\t\t\t\t0x30\n\t#define MESON_SDHC_ESTA_11_13\t\t\t\tGENMASK(13, 11)\n\n#define MESON_SDHC_ENHC\t\t\t\t\t\t0x34\n\t#define MESON_SDHC_ENHC_MESON8M2_WRRSP_MODE\t\tBIT(0)\n\t#define MESON_SDHC_ENHC_MESON8M2_CHK_WRRSP\t\tBIT(1)\n\t#define MESON_SDHC_ENHC_MESON8M2_CHK_DMA\t\tBIT(2)\n\t#define MESON_SDHC_ENHC_MESON8M2_DEBUG\t\t\tGENMASK(5, 3)\n\t#define MESON_SDHC_ENHC_MESON6_RX_TIMEOUT\t\tGENMASK(7, 0)\n\t#define MESON_SDHC_ENHC_MESON6_DMA_RD_RESP\t\tBIT(16)\n\t#define MESON_SDHC_ENHC_MESON6_DMA_WR_RESP\t\tBIT(17)\n\t#define MESON_SDHC_ENHC_SDIO_IRQ_PERIOD\t\t\tGENMASK(15, 8)\n\t#define MESON_SDHC_ENHC_RXFIFO_TH\t\t\tGENMASK(24, 18)\n\t#define MESON_SDHC_ENHC_TXFIFO_TH\t\t\tGENMASK(31, 25)\n\n#define MESON_SDHC_CLK2\t\t\t\t\t\t0x38\n\t#define MESON_SDHC_CLK2_RX_CLK_PHASE\t\t\tGENMASK(11, 0)\n\t#define MESON_SDHC_CLK2_SD_CLK_PHASE\t\t\tGENMASK(23, 12)\n\nstruct clk_bulk_data;\n\nint meson_mx_sdhc_register_clkc(struct device *dev, void __iomem *base,\n\t\t\t\tstruct clk_bulk_data *clk_bulk_data);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}