
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011878                       # Number of seconds simulated
sim_ticks                                 11878235000                       # Number of ticks simulated
final_tick                                11878235000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194584                       # Simulator instruction rate (inst/s)
host_op_rate                                   226773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              460581137                       # Simulator tick rate (ticks/s)
host_mem_usage                                4510732                       # Number of bytes of host memory used
host_seconds                                    25.79                       # Real time elapsed on the host
sim_insts                                     5018261                       # Number of instructions simulated
sim_ops                                       5848386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.clk_domain.clock                2500                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       236672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             236672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0        73728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0         1849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     19924846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19924846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0      6206983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6206983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0     26131829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26131829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.memReq                          2425                       # Total number of memory requests
system.mem_ctrls.memRead                         1849                       # Number of memory reads
system.mem_ctrls.memWrite                         576                       # Number of memory writes
system.mem_ctrls.memRefresh                      8021                       # Number of memory refreshes
system.mem_ctrls.memWaitCycles                  39976                       # Delay stalled at the head of the bank queue
system.mem_ctrls.memInputQ                      15004                       # Delay in the input queue
system.mem_ctrls.memBankQ                       29662                       # Delay behind the head of the bank queue
system.mem_ctrls.totalStalls                    84642                       # Total number of stall cycles
system.mem_ctrls.stallsPerReq               34.903918                       # Expected number of stall cycles per request
system.mem_ctrls.memBankBusy                     6897                       # memory stalls due to busy bank
system.mem_ctrls.memBusBusy                     11545                       # memory stalls due to busy bus
system.mem_ctrls.memReadWriteBusy                 358                       # memory stalls due to read write turnaround
system.mem_ctrls.memDataBusBusy                  2374                       # memory stalls due to read read turnaround
system.mem_ctrls.memArbWait                      8534                       # memory stalls due to arbitration
system.mem_ctrls.memNotOld                      10268                       # memory stalls due to anti starvation
system.mem_ctrls.memBankCount            |          77      3.18%      3.18% |          63      2.60%      5.77% |          69      2.85%      8.62% |          71      2.93%     11.55% |          73      3.01%     14.56% |          72      2.97%     17.53% |          73      3.01%     20.54% |          78      3.22%     23.75% |          77      3.18%     26.93% |          89      3.67%     30.60% |          86      3.55%     34.14% |          89      3.67%     37.81% |          80      3.30%     41.11% |          94      3.88%     44.99% |          82      3.38%     48.37% |          77      3.18%     51.55% |          73      3.01%     54.56% |          74      3.05%     57.61% |          73      3.01%     60.62% |          74      3.05%     63.67% |          72      2.97%     66.64% |          72      2.97%     69.61% |          72      2.97%     72.58% |          69      2.85%     75.42% |          69      2.85%     78.27% |          71      2.93%     81.20% |          74      3.05%     84.25% |          77      3.18%     87.42% |          82      3.38%     90.80% |          79      3.26%     94.06% |          74      3.05%     97.11% |          70      2.89%    100.00% # Number of accesses per bank
system.mem_ctrls.memBankCount::total             2425                       # Number of accesses per bank
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu.inst     23038860                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu.data      4857863                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce         73052                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data        35456                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.data        34816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total       28111439                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu.inst     23038860                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores2.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores3.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total     23040108                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu.data      3503551                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce        73052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data         8576                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores2.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores3.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      3610523                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu.inst      5759715                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu.data      1051300                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce            577                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data          421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.data          416                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         6813337                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu.data       907772                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce           576                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data          226                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores2.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores3.data          224                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         909230                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu.inst     1939586142                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu.data      408971787                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          6150072                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      2952627                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        26267                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      2984955                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        26267                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.data      2952627                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.inst        26267                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.data      2931075                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.inst        26267                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        2366634353                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu.inst   1939586142                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        26267                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        26267                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores2.inst        26267                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores3.inst        26267                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   1939691208                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu.data     294955522                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         6150072                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data       711217                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data       721993                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores2.data       711217                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores3.data       711217                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        303961237                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.inst    1939586142                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.data     703927309                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce        12300144                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      3663844                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        26267                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      3706948                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        26267                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.data      3663844                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.inst        26267                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.data      3642292                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.inst        26267                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       2670595589                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                         23756470                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      1                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    1                       # number of work items this cpu completed
system.cpu.committedInsts                     5018261                       # Number of instructions committed
system.cpu.committedOps                       5848386                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               5001059                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  59924                       # Number of float alu accesses
system.cpu.num_func_calls                      195244                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       760805                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      5001059                       # number of integer instructions
system.cpu.num_fp_insts                         59924                       # number of float instructions
system.cpu.num_int_register_reads             8778481                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3379227                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                67560                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               47255                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             20756411                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2988573                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2038136                       # number of memory refs
system.cpu.num_load_insts                     1058359                       # Number of load instructions
system.cpu.num_store_insts                     979777                       # Number of store instructions
system.cpu.num_idle_cycles               59259.087995                       # Number of idle cycles
system.cpu.num_busy_cycles               23697210.912005                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.997506                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.002494                       # Percentage of idle cycles
system.cpu.Branches                           1037599                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3822442     64.46%     64.46% # Class of executed instruction
system.cpu.op_class::IntMult                    35530      0.60%     65.06% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 412      0.01%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  83      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6964      0.12%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  18      0.00%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              21749      0.37%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4747      0.08%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc             140      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1058359     17.85%     83.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  979777     16.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5930221                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  4                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  39                       # delay histogram for all message
system.ruby.delayHist::samples                   1268                       # delay histogram for all message
system.ruby.delayHist::mean                  0.766562                       # delay histogram for all message
system.ruby.delayHist::stdev                 3.200101                       # delay histogram for all message
system.ruby.delayHist                    |        1177     92.82%     92.82% |          53      4.18%     97.00% |           0      0.00%     97.00% |          20      1.58%     98.58% |           3      0.24%     98.82% |          13      1.03%     99.84% |           2      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1268                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            8                      
system.ruby.outstanding_req_hist::max_bucket           79                      
system.ruby.outstanding_req_hist::samples      7722568                      
system.ruby.outstanding_req_hist::mean       1.013361                      
system.ruby.outstanding_req_hist::gmean      1.001633                      
system.ruby.outstanding_req_hist::stdev      0.739066                      
system.ruby.outstanding_req_hist         |     7719604     99.96%     99.96% |         453      0.01%     99.97% |         460      0.01%     99.97% |         553      0.01%     99.98% |         650      0.01%     99.99% |         198      0.00%     99.99% |          60      0.00%     99.99% |          92      0.00%     99.99% |         498      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       7722568                      
system.ruby.latency_hist::bucket_size             256                      
system.ruby.latency_hist::max_bucket             2559                      
system.ruby.latency_hist::samples             7722567                      
system.ruby.latency_hist::mean               2.228995                      
system.ruby.latency_hist::gmean              2.017345                      
system.ruby.latency_hist::stdev             11.474885                      
system.ruby.latency_hist                 |     7721006     99.98%     99.98% |         715      0.01%     99.99% |         398      0.01%     99.99% |         165      0.00%    100.00% |         106      0.00%    100.00% |          91      0.00%    100.00% |          71      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               7722567                      
system.ruby.hit_latency_hist::bucket_size          256                      
system.ruby.hit_latency_hist::max_bucket         2559                      
system.ruby.hit_latency_hist::samples         7720886                      
system.ruby.hit_latency_hist::mean           2.155840                      
system.ruby.hit_latency_hist::gmean          2.015285                      
system.ruby.hit_latency_hist::stdev          8.423558                      
system.ruby.hit_latency_hist             |     7719707     99.98%     99.98% |         647      0.01%     99.99% |         323      0.00%    100.00% |          98      0.00%    100.00% |          46      0.00%    100.00% |          36      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           7720886                      
system.ruby.miss_latency_hist::bucket_size          256                      
system.ruby.miss_latency_hist::max_bucket         2559                      
system.ruby.miss_latency_hist::samples           1681                      
system.ruby.miss_latency_hist::mean        338.232600                      
system.ruby.miss_latency_hist::gmean       220.144358                      
system.ruby.miss_latency_hist::stdev       407.653058                      
system.ruby.miss_latency_hist            |        1299     77.28%     77.28% |          68      4.05%     81.32% |          75      4.46%     85.78% |          67      3.99%     89.77% |          60      3.57%     93.34% |          55      3.27%     96.61% |          49      2.91%     99.52% |           8      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total             1681                      
system.ruby.L1Cache.incomplete_times                5                      
system.ruby.GPUL2Cache.incomplete_times            89                      
system.ruby.Directory.incomplete_times            292                      
system.gpu.shader_mmu.pagewalkers00.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers00.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers00.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers00.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers00.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers00.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers00.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers00.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers00.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers00.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers00.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers00.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers00.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers00.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers00.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers00.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers00.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers00.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers00.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers01.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers01.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers01.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers01.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers01.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers01.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers01.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers01.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers01.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers01.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers01.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers01.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers01.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers01.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers01.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers01.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers01.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers01.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers01.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers02.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers02.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers02.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers02.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers02.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers02.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers02.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers02.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers02.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers02.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers02.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers02.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers02.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers02.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers02.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers02.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers02.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers02.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers02.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers03.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers03.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers03.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers03.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers03.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers03.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers03.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers03.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers03.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers03.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers03.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers03.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers03.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers03.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers03.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers03.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers03.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers03.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers03.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers04.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers04.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers04.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers04.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers04.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers04.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers04.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers04.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers04.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers04.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers04.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers04.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers04.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers04.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers04.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers04.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers04.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers04.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers04.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers05.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers05.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers05.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers05.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers05.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers05.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers05.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers05.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers05.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers05.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers05.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers05.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers05.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers05.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers05.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers05.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers05.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers05.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers05.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers06.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers06.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers06.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers06.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers06.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers06.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers06.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers06.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers06.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers06.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers06.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers06.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers06.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers06.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers06.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers06.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers06.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers06.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers06.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers07.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers07.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers07.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers07.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers07.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers07.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers07.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers07.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers07.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers07.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers07.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers07.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers07.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers07.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers07.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers07.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers07.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers07.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers07.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers08.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers08.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers08.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers08.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers08.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers08.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers08.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers08.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers08.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers08.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers08.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers08.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers08.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers08.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers08.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers08.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers08.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers08.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers08.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers09.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers09.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers09.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers09.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers09.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers09.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers09.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers09.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers09.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers09.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers09.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers09.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers09.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers09.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers09.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers09.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers09.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers09.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers09.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers10.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers10.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers10.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers10.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers10.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers10.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers10.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers10.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers10.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers10.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers10.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers10.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers10.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers10.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers10.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers10.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers10.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers10.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers10.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers11.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers11.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers11.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers11.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers11.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers11.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers11.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers11.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers11.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers11.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers11.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers11.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers11.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers11.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers11.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers11.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers11.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers11.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers11.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers12.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers12.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers12.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers12.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers12.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers12.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers12.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers12.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers12.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers12.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers12.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers12.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers12.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers12.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers12.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers12.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers12.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers12.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers12.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers13.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers13.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers13.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers13.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers13.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers13.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers13.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers13.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers13.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers13.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers13.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers13.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers13.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers13.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers13.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers13.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers13.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers13.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers13.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers14.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers14.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers14.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers14.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers14.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers14.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers14.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers14.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers14.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers14.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers14.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers14.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers14.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers14.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers14.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers14.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers14.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers14.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers14.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers15.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers15.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers15.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers15.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers15.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers15.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers15.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers15.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers15.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers15.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers15.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers15.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers15.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers15.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers15.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers15.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers15.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers15.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers15.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers16.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers16.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers16.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers16.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers16.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers16.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers16.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers16.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers16.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers16.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers16.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers16.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers16.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers16.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers16.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers16.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers16.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers16.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers16.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers17.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers17.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers17.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers17.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers17.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers17.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers17.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers17.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers17.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers17.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers17.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers17.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers17.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers17.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers17.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers17.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers17.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers17.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers17.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers18.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers18.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers18.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers18.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers18.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers18.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers18.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers18.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers18.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers18.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers18.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers18.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers18.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers18.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers18.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers18.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers18.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers18.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers18.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers19.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers19.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers19.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers19.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers19.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers19.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers19.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers19.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers19.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers19.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers19.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers19.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers19.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers19.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers19.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers19.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers19.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers19.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers19.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers20.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers20.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers20.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers20.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers20.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers20.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers20.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers20.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers20.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers20.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers20.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers20.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers20.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers20.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers20.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers20.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers20.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers20.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers20.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers21.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers21.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers21.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers21.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers21.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers21.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers21.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers21.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers21.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers21.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers21.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers21.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers21.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers21.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers21.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers21.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers21.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers21.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers21.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers22.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers22.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers22.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers22.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers22.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers22.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers22.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers22.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers22.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers22.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers22.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers22.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers22.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers22.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers22.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers22.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers22.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers22.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers22.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers23.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers23.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers23.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers23.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers23.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers23.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers23.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers23.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers23.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers23.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers23.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers23.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers23.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers23.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers23.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers23.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers23.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers23.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers23.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers24.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers24.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers24.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers24.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers24.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers24.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers24.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers24.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers24.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers24.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers24.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers24.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers24.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers24.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers24.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers24.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers24.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers24.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers24.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers25.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers25.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers25.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers25.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers25.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers25.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers25.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers25.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers25.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers25.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers25.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers25.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers25.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers25.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers25.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers25.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers25.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers25.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers25.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers26.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers26.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers26.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers26.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers26.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers26.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers26.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers26.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers26.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers26.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers26.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers26.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers26.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers26.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers26.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers26.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers26.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers26.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers26.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers27.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers27.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers27.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers27.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers27.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers27.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers27.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers27.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers27.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers27.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers27.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers27.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers27.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers27.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers27.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers27.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers27.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers27.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers27.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers28.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers28.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers28.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers28.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers28.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers28.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers28.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers28.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers28.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers28.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers28.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers28.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers28.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers28.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers28.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers28.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers28.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers28.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers28.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers29.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers29.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers29.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers29.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers29.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers29.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers29.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers29.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers29.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers29.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers29.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers29.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers29.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers29.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers29.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers29.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers29.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers29.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers29.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers30.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers30.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers30.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers30.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers30.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers30.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers30.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers30.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers30.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers30.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers30.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers30.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers30.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers30.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers30.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers30.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers30.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers30.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers30.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers31.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers31.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers31.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers31.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers31.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers31.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers31.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers31.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers31.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers31.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers31.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers31.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers31.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers31.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers31.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers31.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers31.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers31.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers31.accesses            0                       # DTB accesses
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                188                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests               188                       # Total number of requests
system.gpu.shader_mmu.retryFailures                 0                       # Times the retry walk after a pagefault failed
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples          188                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0          188    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total          188                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples          188                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0          188    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total          188                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                       390                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                     188                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.674740                       # Hit rate for this TLB
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores0.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            8253                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles         4687                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle       22.116564                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples     10678917                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean    15.184665                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev    17.395823                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0      3119507     29.21%     29.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       758799      7.11%     36.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2       391546      3.67%     39.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3       208634      1.95%     41.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4       178625      1.67%     43.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5        65734      0.62%     44.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6       211492      1.98%     46.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7       108604      1.02%     47.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       228640      2.14%     49.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9        75737      0.71%     50.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10       145758      1.36%     51.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11        97172      0.91%     52.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12       204347      1.91%     54.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13       112891      1.06%     55.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14       302948      2.84%     58.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15       271510      2.54%     60.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16       300090      2.81%     63.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17       175767      1.65%     65.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18       112891      1.06%     66.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19       135755      1.27%     67.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20       194344      1.82%     69.30% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21        77166      0.72%     70.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22        68592      0.64%     70.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23        47157      0.44%     71.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24       218637      2.05%     73.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25        48586      0.45%     73.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26       102888      0.96%     74.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27        58589      0.55%     75.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28       117178      1.10%     76.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29        60018      0.56%     76.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30       255791      2.40%     79.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31       114320      1.07%     80.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32       828820      7.76%     88.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33        34296      0.32%     88.33% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34        14290      0.13%     88.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35         5716      0.05%     88.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36        12861      0.12%     88.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37        25722      0.24%     88.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38        47157      0.44%     89.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39         8574      0.08%     89.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40        91456      0.86%     90.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41        35725      0.33%     90.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42        34296      0.32%     90.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43         5716      0.05%     90.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44        58589      0.55%     91.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45        10003      0.09%     91.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46        48586      0.45%     92.06% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47        10003      0.09%     92.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48        55731      0.52%     92.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49        22864      0.21%     92.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50        41441      0.39%     93.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51        27151      0.25%     93.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52        41441      0.39%     93.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53        22864      0.21%     94.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54        35725      0.33%     94.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55        32867      0.31%     94.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56        82882      0.78%     95.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57        32867      0.31%     95.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58        77166      0.72%     96.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59        20006      0.19%     96.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60       115749      1.08%     97.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61        50015      0.47%     98.33% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62        74308      0.70%     99.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63        44299      0.41%     99.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64        60018      0.56%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total     10678917                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.008387                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles           91                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued          254                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean   198.895833                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean    72.971370                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev   212.845717                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-127            5      1.74%     46.18% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-191           35     12.15%     58.33% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-255           27      9.38%     67.71% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::256-319           11      3.82%     71.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::320-383           19      6.60%     78.12% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::384-447            7      2.43%     80.56% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::448-511           12      4.17%     84.72% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::512-575           23      7.99%     92.71% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::576-639           17      5.90%     98.61% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::640-703            4      1.39%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean   447.333333                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean   422.291331                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev   142.933085                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-127            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::128-191            4      4.17%      4.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::192-255            4      4.17%      8.33% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::256-319           10     10.42%     18.75% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::320-383           16     16.67%     35.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::384-447           18     18.75%     54.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::448-511           15     15.62%     69.79% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::512-575            6      6.25%     76.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::576-639           12     12.50%     88.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::640-703           10     10.42%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::704-767            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean    51.753906                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean    10.330098                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev   123.305129                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::192-223            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::224-255            2      0.78%     88.28% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::256-287            3      1.17%     89.45% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::288-319            3      1.17%     90.62% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::320-351            4      1.56%     92.19% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::352-383            6      2.34%     94.53% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::384-415            3      1.17%     95.70% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::416-447            7      2.73%     98.44% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::448-479            2      0.78%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::480-511            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads            8336                       # Number of loads from global space
system.gpu.shader_cores1.global_stores           2144                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1        130432                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2          2080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3         19376                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5         24880                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            8314                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles         4711                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances         182912                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle       22.000481                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples     10920418                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean    14.974745                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev    18.129851                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      3068063     28.09%     28.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1      1357550     12.43%     40.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       438703      4.02%     44.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3       198631      1.82%     46.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4        82882      0.76%     47.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5       154332      1.41%     48.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6        88598      0.81%     49.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7       160048      1.47%     50.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8        94314      0.86%     51.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9       191486      1.75%     53.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10       158619      1.45%     54.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11        88598      0.81%     55.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12       102888      0.94%     56.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13       147187      1.35%     57.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14       171480      1.57%     59.55% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15       217208      1.99%     61.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16       191486      1.75%     63.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17       165764      1.52%     64.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18       275797      2.53%     67.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19       158619      1.45%     68.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20        91456      0.84%     69.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21        92885      0.85%     70.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22       142900      1.31%     71.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23        70021      0.64%     72.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24        78595      0.72%     73.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25       111462      1.02%     74.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26        84311      0.77%     74.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27        44299      0.41%     75.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28        82882      0.76%     76.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29        74308      0.68%     76.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30       201489      1.85%     78.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31       141471      1.30%     79.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32       738793      6.77%     86.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33        21435      0.20%     86.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34        18577      0.17%     87.06% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35        12861      0.12%     87.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36        57160      0.52%     87.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37        10003      0.09%     87.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38        85740      0.79%     88.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39        14290      0.13%     88.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40        58589      0.54%     89.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41        12861      0.12%     89.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42        65734      0.60%     89.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43        25722      0.24%     90.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44        40012      0.37%     90.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45        31438      0.29%     90.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46        32867      0.30%     91.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47        18577      0.17%     91.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48        27151      0.25%     91.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49        21435      0.20%     91.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50        58589      0.54%     92.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51        52873      0.48%     92.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52        68592      0.63%     93.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53        18577      0.17%     93.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54        37154      0.34%     93.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55         5716      0.05%     93.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56        60018      0.55%     94.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57        47157      0.43%     94.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58        61447      0.56%     95.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59        30009      0.27%     95.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60        90027      0.82%     96.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61        74308      0.68%     97.30% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62        85740      0.79%     98.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63        71450      0.65%     98.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64       137184      1.26%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total     10920418                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.008743                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles           87                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued          247                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.654731                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.501909                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.744878                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1          199     50.90%     50.90% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2          128     32.74%     83.63% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3           64     16.37%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   192.313993                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean    70.973953                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev   209.341786                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-63          131     44.71%     44.71% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-127            2      0.68%     45.39% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-191           65     22.18%     67.58% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-255            5      1.71%     69.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::256-319            6      2.05%     71.33% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::320-383           14      4.78%     76.11% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::384-447           16      5.46%     81.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::448-511           14      4.78%     86.35% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::512-575           20      6.83%     93.17% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::576-639           17      5.80%     98.98% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::640-703            3      1.02%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean   451.704082                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean   413.262357                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev   162.841091                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::64-127            4      4.08%      4.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::128-191            4      4.08%      8.16% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::192-255            5      5.10%     13.27% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::256-319            5      5.10%     18.37% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::320-383           16     16.33%     34.69% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::384-447           13     13.27%     47.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::448-511           13     13.27%     61.22% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::512-575           11     11.22%     72.45% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::576-639           12     12.24%     84.69% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::640-703           13     13.27%     97.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::704-767            2      2.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean    53.992188                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean    10.264500                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev   128.761034                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::192-223            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::224-255            1      0.39%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::256-287            1      0.39%     88.28% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::288-319            2      0.78%     89.06% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::320-351            5      1.95%     91.02% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::352-383            6      2.34%     93.36% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::384-415            5      1.95%     95.31% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::416-447            5      1.95%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::448-479            4      1.56%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::480-511            3      1.17%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores2.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores2.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores2.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores2.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores2.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores2.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores2.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores2.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores2.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores2.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores2.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores2.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores2.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores2.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores2.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores2.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores2.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores2.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores2.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.activeCycles            8159                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores2.notStalledCycles         4670                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores2.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores2.instPerCycle       22.371369                       # Instruction instances per cycle
system.gpu.shader_cores2.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores2.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores2.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores2.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores2.lsq.warpInstBufActive::samples     10624615                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::mean    14.344586                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::stdev    16.819399                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::0      3216679     30.28%     30.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::1       824533      7.76%     38.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::2       334386      3.15%     41.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::3       272939      2.57%     43.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::4       137184      1.29%     45.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::5       127181      1.20%     46.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::6       124323      1.17%     47.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::7       152903      1.44%     48.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::8       130039      1.22%     50.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::9       274368      2.58%     52.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::10       164335      1.55%     54.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::11        90027      0.85%     55.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::12        94314      0.89%     55.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::13       137184      1.29%     57.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::14       111462      1.05%     58.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::15       282942      2.66%     60.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::16       367253      3.46%     64.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::17       155761      1.47%     65.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::18       207205      1.95%     67.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::19       125752      1.18%     69.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::20       275797      2.60%     71.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::21       111462      1.05%     72.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::22        92885      0.87%     73.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::23        91456      0.86%     74.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::24       130039      1.22%     75.60% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::25        80024      0.75%     76.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::26        92885      0.87%     77.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::27        48586      0.46%     77.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::28       154332      1.45%     79.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::29        50015      0.47%     79.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::30       127181      1.20%     80.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::31        54302      0.51%     81.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::32       680204      6.40%     87.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::33        21435      0.20%     87.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::34        20006      0.19%     88.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::35        18577      0.17%     88.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::36        31438      0.30%     88.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::37        18577      0.17%     88.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::38       190057      1.79%     90.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::39        20006      0.19%     90.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::40        82882      0.78%     91.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::41        35725      0.34%     91.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::42        68592      0.65%     92.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::43        12861      0.12%     92.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::44        42870      0.40%     93.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::45        12861      0.12%     93.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::46        24293      0.23%     93.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::47        34296      0.32%     93.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::48        41441      0.39%     94.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::49        12861      0.12%     94.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::50        57160      0.54%     94.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::51        30009      0.28%     95.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::52        25722      0.24%     95.27% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::53        24293      0.23%     95.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::54        37154      0.35%     95.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::55         7145      0.07%     95.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::56        24293      0.23%     96.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::57        22864      0.22%     96.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::58        77166      0.73%     97.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::59        20006      0.19%     97.27% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::60        57160      0.54%     97.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::61        24293      0.23%     98.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::62        80024      0.75%     98.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::63        25722      0.24%     99.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::64       102888      0.97%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::total     10624615                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.cacheAccesses     0.007824                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores2.lsq.writebackBlockedCycles          103                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores2.lsq.mshrHitQueued          259                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores2.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores2.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::mean   179.850694                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::gmean    68.736177                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::stdev   195.125266                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::64-127            6      2.08%     46.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::128-191           55     19.10%     65.62% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::192-255           16      5.56%     71.18% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::256-319           21      7.29%     78.47% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::320-383           14      4.86%     83.33% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::384-447            6      2.08%     85.42% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::448-511            5      1.74%     87.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::512-575           21      7.29%     94.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::576-639           14      4.86%     99.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::640-703            2      0.69%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::mean   430.562500                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::gmean   408.347166                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::stdev   134.502969                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::64-127            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::128-191            4      4.17%      4.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::192-255            3      3.12%      7.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::256-319           12     12.50%     19.79% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::320-383           19     19.79%     39.58% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::384-447           17     17.71%     57.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::448-511           18     18.75%     76.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::512-575            4      4.17%     80.21% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::576-639           10     10.42%     90.62% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::640-703            7      7.29%     97.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::704-767            2      2.08%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::mean    52.816406                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::gmean    10.229563                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::stdev   125.973361                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::0-31          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::32-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::64-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::96-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::128-159            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::160-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::192-223            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::224-255            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::256-287            4      1.56%     89.06% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::288-319            3      1.17%     90.23% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::320-351            5      1.95%     92.19% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::352-383            5      1.95%     94.14% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::384-415            4      1.56%     95.70% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::416-447            4      1.56%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::448-479            6      2.34%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::480-511            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores3.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores3.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores3.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores3.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores3.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores3.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores3.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores3.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores3.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores3.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores3.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores3.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores3.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores3.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores3.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores3.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores3.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores3.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores3.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.activeCycles            8268                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores3.notStalledCycles         4714                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores3.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores3.instPerCycle       22.076439                       # Instruction instances per cycle
system.gpu.shader_cores3.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores3.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores3.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores3.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores3.lsq.warpInstBufActive::samples     10658911                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::mean    14.335568                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::stdev    17.268373                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::0      3363866     31.56%     31.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::1       914560      8.58%     40.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::2       384401      3.61%     43.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::3       175767      1.65%     45.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::4       184341      1.73%     47.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::5        94314      0.88%     48.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::6       172909      1.62%     49.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::7       137184      1.29%     50.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::8       202918      1.90%     52.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::9        71450      0.67%     53.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::10       155761      1.46%     54.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::11       112891      1.06%     56.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::12       157190      1.47%     57.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::13        75737      0.71%     58.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::14       222924      2.09%     60.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::15       118607      1.11%     61.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::16       374398      3.51%     64.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::17       165764      1.56%     66.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::18       142900      1.34%     67.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::19        98601      0.93%     68.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::20       117178      1.10%     69.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::21       178625      1.68%     71.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::22       168622      1.58%     73.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::23        37154      0.35%     73.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::24        75737      0.71%     74.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::25        67163      0.63%     74.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::26        98601      0.93%     75.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::27       120036      1.13%     76.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::28        64305      0.60%     77.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::29        71450      0.67%     78.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::30        68592      0.64%     78.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::31       118607      1.11%     79.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::32       910273      8.54%     88.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::33        15719      0.15%     88.55% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::34        47157      0.44%     88.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::35        18577      0.17%     89.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::36        38583      0.36%     89.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::37        15719      0.15%     89.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::38        40012      0.38%     90.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::39         7145      0.07%     90.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::40        64305      0.60%     90.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::41        11432      0.11%     90.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::42        18577      0.17%     91.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::43         7145      0.07%     91.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::44        92885      0.87%     91.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::45         8574      0.08%     92.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::46        65734      0.62%     92.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::47        38583      0.36%     93.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::48        57160      0.54%     93.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::49        18577      0.17%     93.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::50        60018      0.56%     94.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::51        22864      0.21%     94.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::52        54302      0.51%     95.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::53        28580      0.27%     95.27% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::54        52873      0.50%     95.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::55        22864      0.21%     95.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::56        28580      0.27%     96.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::57        10003      0.09%     96.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::58        21435      0.20%     96.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::59        27151      0.25%     96.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::60        81453      0.76%     97.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::61        30009      0.28%     97.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::62        44299      0.42%     98.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::63        24293      0.23%     98.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::64       161477      1.51%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::total     10658911                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.cacheAccesses     0.008422                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores3.lsq.writebackBlockedCycles          121                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores3.lsq.mshrHitQueued          248                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores3.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores3.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::mean     1.666667                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::gmean     1.513086                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::stdev     0.746328                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::1          192     50.00%     50.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::2          128     33.33%     83.33% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::3           64     16.67%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::mean   188.583333                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::gmean    71.500461                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::stdev   196.930381                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::0-63          128     44.44%     44.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::64-127            3      1.04%     45.49% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::128-191           30     10.42%     55.90% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::192-255           36     12.50%     68.40% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::256-319            8      2.78%     71.18% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::320-383           20      6.94%     78.12% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::384-447           18      6.25%     84.38% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::448-511           22      7.64%     92.01% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::512-575           12      4.17%     96.18% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::576-639            7      2.43%     98.61% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::640-703            4      1.39%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::mean   406.458333                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::gmean   379.924108                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::stdev   128.744538                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::0-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::64-127            4      4.17%      4.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::128-191            3      3.12%      7.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::192-255            6      6.25%     13.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::256-319            8      8.33%     21.88% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::320-383           11     11.46%     33.33% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::384-447           28     29.17%     62.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::448-511           14     14.58%     77.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::512-575           14     14.58%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::576-639            6      6.25%     97.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::640-703            2      2.08%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::mean    53.113281                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::gmean    10.311069                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::stdev   127.361362                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::0-63          224     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::64-127            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::128-191            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::192-255            2      0.78%     88.28% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::256-319            5      1.95%     90.23% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::320-383            5      1.95%     92.19% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::384-447           14      5.47%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::448-511            5      1.95%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::512-575            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::576-639            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::640-703            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.num_data_array_reads         2891                       # number of data array reads
system.ruby.dir_cntrl0.probeFilter.num_data_array_writes         4606                       # number of data array writes
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1949132                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         9940                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1959072                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      5745921                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses        13794                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5759715                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits        22439                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses         1295                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        23734                       # Number of cache demand accesses
system.ruby.l1_cntrl_ce.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_ce.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_ce.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.demand_hits          347                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.num_data_array_reads          347                       # number of data array reads
system.ruby.l1_cntrl_sp00.cache.num_data_array_writes           94                       # number of data array writes
system.ruby.l1_cntrl_sp00.cache.num_tag_array_reads          657                       # number of tag array reads
system.ruby.l1_cntrl_sp00.cache.num_tag_array_writes          166                       # number of tag array writes
system.ruby.l1_cntrl_sp01.cache.demand_hits          334                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cache.demand_misses          326                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.cache.num_data_array_reads          334                       # number of data array reads
system.ruby.l1_cntrl_sp01.cache.num_data_array_writes          100                       # number of data array writes
system.ruby.l1_cntrl_sp01.cache.num_tag_array_reads          660                       # number of tag array reads
system.ruby.l1_cntrl_sp01.cache.num_tag_array_writes          182                       # number of tag array writes
system.ruby.l1_cntrl_sp02.cache.demand_hits          347                       # Number of cache demand hits
system.ruby.l1_cntrl_sp02.cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l1_cntrl_sp02.cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp02.cache.num_data_array_reads          347                       # number of data array reads
system.ruby.l1_cntrl_sp02.cache.num_data_array_writes           94                       # number of data array writes
system.ruby.l1_cntrl_sp02.cache.num_tag_array_reads          657                       # number of tag array reads
system.ruby.l1_cntrl_sp02.cache.num_tag_array_writes          166                       # number of tag array writes
system.ruby.l1_cntrl_sp03.cache.demand_hits          331                       # Number of cache demand hits
system.ruby.l1_cntrl_sp03.cache.demand_misses          322                       # Number of cache demand misses
system.ruby.l1_cntrl_sp03.cache.demand_accesses          653                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp03.cache.num_data_array_reads          331                       # number of data array reads
system.ruby.l1_cntrl_sp03.cache.num_data_array_writes           98                       # number of data array writes
system.ruby.l1_cntrl_sp03.cache.num_tag_array_reads          653                       # number of tag array reads
system.ruby.l1_cntrl_sp03.cache.num_tag_array_writes          178                       # number of tag array writes
system.ruby.l1_pw_cntrl.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          825                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          443                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         1268                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.num_data_array_reads          385                       # number of data array reads
system.ruby.l2_cntrl0.L2cache.num_data_array_writes         1179                       # number of data array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_reads         3713                       # number of tag array reads
system.ruby.l2_cntrl0.L2cache.num_tag_array_writes         1023                       # number of tag array writes
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.017166                      
system.ruby.network.ext_links0.int_node.msg_count.Request_Control::2         1738                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::1          577                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::4         2346                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Control::4         5864                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::0         1153                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::1          576                      
system.ruby.network.ext_links0.int_node.msg_count.Broadcast_Control::3         4487                      
system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::5         1738                      
system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::2        13904                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::1        78472                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::4       319056                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::4        46912                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::0         9224                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::1         4608                      
system.ruby.network.ext_links0.int_node.msg_bytes.Broadcast_Control::3        35896                      
system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::5        13904                      
system.ruby.network.ext_links1.int_node.percent_links_utilized     0.018753                      
system.ruby.network.ext_links1.int_node.msg_count.Request_Control::2         1295                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Data::4         1624                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Control::4         3846                      
system.ruby.network.ext_links1.int_node.msg_count.Broadcast_Control::3         1596                      
system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::5         1295                      
system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::2        10360                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::4       220864                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::4        30768                      
system.ruby.network.ext_links1.int_node.msg_bytes.Broadcast_Control::3        12768                      
system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::5        10360                      
system.ruby.network.ext_links2.int_node.percent_links_utilized     0.005017                      
system.ruby.network.ext_links2.int_node.msg_count.Control::7          386                      
system.ruby.network.ext_links2.int_node.msg_count.Data::7          882                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Control::4         2891                      
system.ruby.network.ext_links2.int_node.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links2.int_node.msg_count.Broadcast_Control::3         2891                      
system.ruby.network.ext_links2.int_node.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links2.int_node.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::4        23128                      
system.ruby.network.ext_links2.int_node.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links2.int_node.msg_bytes.Broadcast_Control::3        23128                      
system.ruby.network.ext_links6.int_node.percent_links_utilized     0.016518                      
system.ruby.network.ext_links6.int_node.msg_count.Control::7          386                      
system.ruby.network.ext_links6.int_node.msg_count.Data::7          882                      
system.ruby.network.ext_links6.int_node.msg_count.Request_Control::2          443                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::4          739                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Control::4         5477                      
system.ruby.network.ext_links6.int_node.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links6.int_node.msg_count.Broadcast_Control::3         5339                      
system.ruby.network.ext_links6.int_node.msg_count.Unblock_Control::5          443                      
system.ruby.network.ext_links6.int_node.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links6.int_node.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links6.int_node.msg_bytes.Request_Control::2         3544                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::4       100504                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Control::4        43816                      
system.ruby.network.ext_links6.int_node.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links6.int_node.msg_bytes.Broadcast_Control::3        42712                      
system.ruby.network.ext_links6.int_node.msg_bytes.Unblock_Control::5         3544                      
system.ruby.network.msg_count.Control             772                      
system.ruby.network.msg_count.Data               1764                      
system.ruby.network.msg_count.Request_Control         3476                      
system.ruby.network.msg_count.Response_Data         6058                      
system.ruby.network.msg_count.Response_Control        18078                      
system.ruby.network.msg_count.Writeback_Control         3493                      
system.ruby.network.msg_count.Broadcast_Control        14313                      
system.ruby.network.msg_count.Unblock_Control         3476                      
system.ruby.network.msg_byte.Control             6176                      
system.ruby.network.msg_byte.Data              239904                      
system.ruby.network.msg_byte.Request_Control        27808                      
system.ruby.network.msg_byte.Response_Data       823888                      
system.ruby.network.msg_byte.Response_Control       144624                      
system.ruby.network.msg_byte.Writeback_Control        27944                      
system.ruby.network.msg_byte.Broadcast_Control       114504                      
system.ruby.network.msg_byte.Unblock_Control        27808                      
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.010929                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::1          577                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Control::1          576                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::1        78472                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Control::1         4608                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.018799                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Request_Control::2         1738                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Data::4          611                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Control::4         2848                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::0         1153                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Unblock_Control::5         1738                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Request_Control::2        13904                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Data::4        83096                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Control::4        22784                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::0         9224                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Unblock_Control::5        13904                      
system.ruby.network.ext_links0.int_node.throttle2.link_utilization     0.027510                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::4         1292                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Control::4         2582                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Broadcast_Control::3         1596                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::4       175712                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Control::4        20656                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Broadcast_Control::3        12768                      
system.ruby.network.ext_links0.int_node.throttle3.link_utilization     0.011424                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Data::4          443                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Control::4          434                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Broadcast_Control::3         2891                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Data::4        60248                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Control::4         3472                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Broadcast_Control::3        23128                      
system.ruby.network.ext_links1.int_node.throttle0.link_utilization     0.027510                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::4         1292                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Control::4         2582                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Broadcast_Control::3         1596                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::4       175712                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Control::4        20656                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Broadcast_Control::3        12768                      
system.ruby.network.ext_links1.int_node.throttle1.link_utilization     0.009995                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Request_Control::2         1295                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Data::4          332                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Control::4         1264                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Unblock_Control::5         1295                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Request_Control::2        10360                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Data::4        45152                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Control::4        10112                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Unblock_Control::5        10360                      
system.ruby.network.ext_links2.int_node.throttle0.link_utilization     0.003042                      
system.ruby.network.ext_links2.int_node.throttle0.msg_count.Broadcast_Control::3         2891                      
system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Broadcast_Control::3        23128                      
system.ruby.network.ext_links2.int_node.throttle1.link_utilization     0.001909                      
system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Data::6           94                      
system.ruby.network.ext_links2.int_node.throttle1.msg_count.Writeback_Control::6          216                      
system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Data::6        12784                      
system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Writeback_Control::6         1728                      
system.ruby.network.ext_links2.int_node.throttle2.link_utilization     0.002027                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::6          100                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Writeback_Control::6          226                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::6        13600                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Writeback_Control::6         1808                      
system.ruby.network.ext_links2.int_node.throttle3.link_utilization     0.001909                      
system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::6           94                      
system.ruby.network.ext_links2.int_node.throttle3.msg_count.Writeback_Control::6          216                      
system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::6        12784                      
system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Writeback_Control::6         1728                      
system.ruby.network.ext_links2.int_node.throttle4.link_utilization     0.001989                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Data::6           98                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Writeback_Control::6          224                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Data::6        13328                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Writeback_Control::6         1792                      
system.ruby.network.ext_links2.int_node.throttle5.link_utilization     0.019227                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Control::7          386                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Data::7          882                      
system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Control::4         2891                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Control::4        23128                      
system.ruby.network.ext_links6.int_node.throttle0.link_utilization     0.027609                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Control::7          386                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Data::7          882                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Data::4          443                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Control::4          877                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Broadcast_Control::3         2448                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Control::7         3088                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Data::7       119952                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Data::4        60248                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Control::4         7016                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Broadcast_Control::3        19584                      
system.ruby.network.ext_links6.int_node.throttle1.link_utilization     0.011069                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Request_Control::2          443                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Data::4          296                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Control::4         4600                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Unblock_Control::5          443                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Request_Control::2         3544                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Data::4        40256                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Control::4        36800                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Unblock_Control::5         3544                      
system.ruby.network.ext_links6.int_node.throttle2.link_utilization     0.010876                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Response_Data::6          386                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Writeback_Control::6          882                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Broadcast_Control::3         2891                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Response_Data::6        52496                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Writeback_Control::6         7056                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Broadcast_Control::3        23128                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                148371000                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            148371000.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1268                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.766562                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.200101                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1177     92.82%     92.82% |          53      4.18%     97.00% |           0      0.00%     97.00% |          20      1.58%     98.58% |           3      0.24%     98.82% |          13      1.03%     99.84% |           2      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1268                       # delay histogram for vnet_1
system.ruby.LD.latency_hist::bucket_size          256                      
system.ruby.LD.latency_hist::max_bucket          2559                      
system.ruby.LD.latency_hist::samples          1036874                      
system.ruby.LD.latency_hist::mean            2.643969                      
system.ruby.LD.latency_hist::gmean           2.047616                      
system.ruby.LD.latency_hist::stdev          21.718226                      
system.ruby.LD.latency_hist              |     1036404     99.95%     99.95% |         112      0.01%     99.97% |          96      0.01%     99.97% |          90      0.01%     99.98% |          63      0.01%     99.99% |          52      0.01%     99.99% |          49      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total            1036874                      
system.ruby.LD.hit_latency_hist::bucket_size          256                      
system.ruby.LD.hit_latency_hist::max_bucket         2559                      
system.ruby.LD.hit_latency_hist::samples      1036319                      
system.ruby.LD.hit_latency_hist::mean        2.276677                      
system.ruby.LD.hit_latency_hist::gmean       2.041703                      
system.ruby.LD.hit_latency_hist::stdev       7.872395                      
system.ruby.LD.hit_latency_hist          |     1036181     99.99%     99.99% |          82      0.01%     99.99% |          24      0.00%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total        1036319                      
system.ruby.LD.miss_latency_hist::bucket_size          256                      
system.ruby.LD.miss_latency_hist::max_bucket         2559                      
system.ruby.LD.miss_latency_hist::samples          555                      
system.ruby.LD.miss_latency_hist::mean     688.466667                      
system.ruby.LD.miss_latency_hist::gmean    453.675952                      
system.ruby.LD.miss_latency_hist::stdev    543.525515                      
system.ruby.LD.miss_latency_hist         |         223     40.18%     40.18% |          30      5.41%     45.59% |          72     12.97%     58.56% |          65     11.71%     70.27% |          58     10.45%     80.72% |          50      9.01%     89.73% |          49      8.83%     98.56% |           8      1.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           555                      
system.ruby.ST.latency_hist::bucket_size          256                      
system.ruby.ST.latency_hist::max_bucket          2559                      
system.ruby.ST.latency_hist::samples           892534                      
system.ruby.ST.latency_hist::mean            2.903083                      
system.ruby.ST.latency_hist::gmean           2.024695                      
system.ruby.ST.latency_hist::stdev          23.552914                      
system.ruby.ST.latency_hist              |      891491     99.88%     99.88% |         566      0.06%     99.95% |         300      0.03%     99.98% |          73      0.01%     99.99% |          41      0.00%     99.99% |          34      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             892534                      
system.ruby.ST.hit_latency_hist::bucket_size          256                      
system.ruby.ST.hit_latency_hist::max_bucket         2559                      
system.ruby.ST.hit_latency_hist::samples       891809                      
system.ruby.ST.hit_latency_hist::mean        2.786412                      
system.ruby.ST.hit_latency_hist::gmean       2.017674                      
system.ruby.ST.hit_latency_hist::stdev      23.193413                      
system.ruby.ST.hit_latency_hist          |      890768     99.88%     99.88% |         565      0.06%     99.95% |         299      0.03%     99.98% |          73      0.01%     99.99% |          41      0.00%     99.99% |          34      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         891809                      
system.ruby.ST.miss_latency_hist::bucket_size          128                      
system.ruby.ST.miss_latency_hist::max_bucket         1279                      
system.ruby.ST.miss_latency_hist::samples          725                      
system.ruby.ST.miss_latency_hist::mean     146.417931                      
system.ruby.ST.miss_latency_hist::gmean    145.209197                      
system.ruby.ST.miss_latency_hist::stdev     24.783715                      
system.ruby.ST.miss_latency_hist         |           7      0.97%      0.97% |         716     98.76%     99.72% |           1      0.14%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total           725                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples      5759767                      
system.ruby.IFETCH.latency_hist::mean        2.051109                      
system.ruby.IFETCH.latency_hist::gmean       2.010906                      
system.ruby.IFETCH.latency_hist::stdev       2.351365                      
system.ruby.IFETCH.latency_hist          |     5759719    100.00%    100.00% |          37      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        5759767                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist::samples      5759368                      
system.ruby.IFETCH.hit_latency_hist::mean     2.037357                      
system.ruby.IFETCH.hit_latency_hist::gmean     2.010287                      
system.ruby.IFETCH.hit_latency_hist::stdev     0.772214                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |     5745921     99.77%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |       13447      0.23%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      5759368                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples          399                      
system.ruby.IFETCH.miss_latency_hist::mean   200.553885                      
system.ruby.IFETCH.miss_latency_hist::gmean   171.836694                      
system.ruby.IFETCH.miss_latency_hist::stdev   178.546917                      
system.ruby.IFETCH.miss_latency_hist     |         351     87.97%     87.97% |          37      9.27%     97.24% |           2      0.50%     97.74% |           2      0.50%     98.25% |           2      0.50%     98.75% |           5      1.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          399                      
system.ruby.Load_Linked.latency_hist::bucket_size           16                      
system.ruby.Load_Linked.latency_hist::max_bucket          159                      
system.ruby.Load_Linked.latency_hist::samples        16696                      
system.ruby.Load_Linked.latency_hist::mean     2.018448                      
system.ruby.Load_Linked.latency_hist::gmean     2.001295                      
system.ruby.Load_Linked.latency_hist::stdev     1.602677                      
system.ruby.Load_Linked.latency_hist     |       16693     99.98%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.Load_Linked.latency_hist::total        16696                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            2                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket           19                      
system.ruby.Load_Linked.hit_latency_hist::samples        16694                      
system.ruby.Load_Linked.hit_latency_hist::mean     2.000958                      
system.ruby.Load_Linked.hit_latency_hist::gmean     2.000263                      
system.ruby.Load_Linked.hit_latency_hist::stdev     0.123834                      
system.ruby.Load_Linked.hit_latency_hist |           0      0.00%      0.00% |       16693     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total        16694                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size           16                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket          159                      
system.ruby.Load_Linked.miss_latency_hist::samples            2                      
system.ruby.Load_Linked.miss_latency_hist::mean          148                      
system.ruby.Load_Linked.miss_latency_hist::gmean   148.000000                      
system.ruby.Load_Linked.miss_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total            2                      
system.ruby.Store_Conditional.latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist::samples        16696                      
system.ruby.Store_Conditional.latency_hist::mean            2                      
system.ruby.Store_Conditional.latency_hist::gmean     2.000000                      
system.ruby.Store_Conditional.latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total        16696                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples        16696                      
system.ruby.Store_Conditional.hit_latency_hist::mean            2                      
system.ruby.Store_Conditional.hit_latency_hist::gmean     2.000000                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total        16696                      
system.ruby.L1Cache.hit_mach_latency_hist::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist::samples      7695017                      
system.ruby.L1Cache.hit_mach_latency_hist::mean            2                      
system.ruby.L1Cache.hit_mach_latency_hist::gmean     2.000000                      
system.ruby.L1Cache.hit_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |     7695017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist::total      7695017                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size           64                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket          639                      
system.ruby.L1Cache.miss_mach_latency_hist::samples            5                      
system.ruby.L1Cache.miss_mach_latency_hist::mean          372                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   371.983485                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev     3.937004                      
system.ruby.L1Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total            5                      
system.ruby.L2Cache.hit_mach_latency_hist::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist::samples        22475                      
system.ruby.L2Cache.hit_mach_latency_hist::mean    17.974372                      
system.ruby.L2Cache.hit_mach_latency_hist::gmean    17.936761                      
system.ruby.L2Cache.hit_mach_latency_hist::stdev     0.639857                      
system.ruby.L2Cache.hit_mach_latency_hist |           0      0.00%      0.00% |          36      0.16%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |           0      0.00%      0.16% |       22439     99.84%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist::total        22475                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::bucket_size          256                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::samples         2241                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::mean   196.118697                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::gmean    10.583377                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::stdev   337.005932                      
system.ruby.GPUL1Cache.hit_mach_latency_hist |        1723     76.89%     76.89% |         198      8.84%     85.72% |         183      8.17%     93.89% |          43      1.92%     95.81% |          33      1.47%     97.28% |          32      1.43%     98.71% |          22      0.98%     99.69% |           7      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL1Cache.hit_mach_latency_hist::total         2241                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::bucket_size          256                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::samples          100                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::mean   580.750000                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::gmean   440.828764                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::stdev   376.890692                      
system.ruby.GPUL2Cache.miss_mach_latency_hist |          16     16.00%     16.00% |          45     45.00%     61.00% |          14     14.00%     75.00% |           9      9.00%     84.00% |           8      8.00%     92.00% |           6      6.00%     98.00% |           2      2.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_mach_latency_hist::total          100                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::mean            2                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::gmean            2                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::bucket_size           32                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::max_bucket          319                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::mean    25.909091                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::gmean     7.095433                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::stdev    69.347609                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward |          10     90.91%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::bucket_size            4                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::max_bucket           39                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::mean    18.090909                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::gmean    17.932479                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::stdev     2.773249                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     81.82%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::bucket_size           16                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::max_bucket          159                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::samples           11                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::mean    33.909091                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::gmean    28.767320                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::stdev    29.361385                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |          10     90.91%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::total           11                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::bucket_size          256                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::max_bucket         2559                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::samples         1153                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::mean   356.882047                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::gmean   291.413843                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::stdev   224.825287                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist |         492     42.67%     42.67% |         449     38.94%     81.61% |         140     12.14%     93.76% |          55      4.77%     98.53% |          13      1.13%     99.65% |           4      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUCopyDMA.hit_mach_latency_hist::total         1153                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist::samples         1576                      
system.ruby.Directory.miss_mach_latency_hist::mean   322.737310                      
system.ruby.Directory.miss_mach_latency_hist::gmean   210.305255                      
system.ruby.Directory.miss_mach_latency_hist::stdev   405.404644                      
system.ruby.Directory.miss_mach_latency_hist |        1283     81.41%     81.41% |          18      1.14%     82.55% |          61      3.87%     86.42% |          58      3.68%     90.10% |          52      3.30%     93.40% |          49      3.11%     96.51% |          47      2.98%     99.49% |           8      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total         1576                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples         1284                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::mean     2.461059                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::gmean     2.130726                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev     2.677677                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |        1247     97.12%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |           0      0.00%     97.12% |          37      2.88%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total         1284                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples         1284                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total         1284                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples         1284                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1284    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total         1284                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples         1284                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean   122.725078                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean   122.419044                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev    15.981087                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |        1247     97.12%     97.12% |          36      2.80%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total         1284                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::samples      1025392                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::mean            2                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::gmean     2.000000                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |     1025392    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::total      1025392                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples            4                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   372.500000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   372.481015                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev     4.358899                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total            4                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::samples         8991                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::mean    17.935936                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::gmean    17.842336                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::stdev     1.010462                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          36      0.40%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |           0      0.00%      0.40% |        8955     99.60%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::total         8991                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::samples         1359                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |        1359    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::total         1359                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::samples           53                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::mean   686.320755                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::gmean   556.649447                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::stdev   388.267987                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist |           5      9.43%      9.43% |          16     30.19%     39.62% |          13     24.53%     64.15% |           8     15.09%     79.25% |           6     11.32%     90.57% |           3      5.66%     96.23% |           2      3.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::total           53                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::samples          577                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::mean   252.961872                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::gmean   198.286888                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::stdev   211.108019                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist |         439     76.08%     76.08% |          82     14.21%     90.29% |          24      4.16%     94.45% |          25      4.33%     98.79% |           5      0.87%     99.65% |           2      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::total          577                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples          498                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   691.232932                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   444.609981                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   559.210630                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |         218     43.78%     43.78% |          10      2.01%     45.78% |          59     11.85%     57.63% |          57     11.45%     69.08% |          52     10.44%     79.52% |          47      9.44%     88.96% |          47      9.44%     98.39% |           8      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total          498                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::samples       890315                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::mean            2                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::gmean     2.000000                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |      890315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::total       890315                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::samples           36                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::mean           18                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::gmean    18.000000                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          36    100.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::total           36                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::samples          882                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::mean   496.760771                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::gmean   401.219495                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::stdev   373.565303                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist |         364     41.27%     41.27% |         198     22.45%     63.72% |         183     20.75%     84.47% |          43      4.88%     89.34% |          33      3.74%     93.08% |          32      3.63%     96.71% |          22      2.49%     99.21% |           7      0.79%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::total          882                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::samples            8                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::mean           91                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::gmean    64.243903                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::stdev   116.370099                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist |           7     87.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::total            8                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::samples          576                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::mean   460.982639                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::gmean   428.564966                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::stdev   186.900466                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist |          53      9.20%      9.20% |         367     63.72%     72.92% |         116     20.14%     93.06% |          30      5.21%     98.26% |           8      1.39%     99.65% |           2      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::total          576                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples          717                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   147.036262                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   146.536469                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev    21.307376                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |         716     99.86%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total          717                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::samples      5745921                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::mean            2                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::gmean     2.000000                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |     5745921    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::total      5745921                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean          370                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   370.000000                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total            1                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::samples        13447                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::mean           18                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::gmean    18.000000                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       13447    100.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::total        13447                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::samples           39                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::mean   537.743590                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::gmean   476.613935                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::stdev   305.521359                      
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist |           4     10.26%     10.26% |          28     71.79%     82.05% |           1      2.56%     84.62% |           1      2.56%     87.18% |           2      5.13%     92.31% |           3      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.GPUL2Cache.miss_type_mach_latency_hist::total           39                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples          359                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   163.451253                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   153.481920                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev   108.103314                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |         347     96.66%     96.66% |           8      2.23%     98.89% |           1      0.28%     99.16% |           1      0.28%     99.44% |           0      0.00%     99.44% |           2      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total          359                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::samples        16693                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::mean            2                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::gmean     2.000000                      
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |       16693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.L1Cache.hit_type_mach_latency_hist::total        16693                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::samples            1                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::mean           18                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::gmean    18.000000                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::stdev          nan                      
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Load_Linked.L2Cache.hit_type_mach_latency_hist::total            1                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::samples            2                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::mean          148                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::gmean   148.000000                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::total            2                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::samples        16696                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::mean            2                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::gmean     2.000000                      
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.L1Cache.hit_type_mach_latency_hist::total        16696                      
system.ruby.Directory_Controller.GETX             874      0.00%      0.00%
system.ruby.Directory_Controller.GETS             865      0.00%      0.00%
system.ruby.Directory_Controller.UnblockS            5      0.00%      0.00%
system.ruby.Directory_Controller.UnblockM         1733      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          577      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE          576      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1849      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack          576      0.00%      0.00%
system.ruby.Directory_Controller.Ack             2848      0.00%      0.00%
system.ruby.Directory_Controller.Shared_Data           15      0.00%      0.00%
system.ruby.Directory_Controller.Data               5      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Data          591      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_shared_data           15      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_data_no_sharers         1138      0.00%      0.00%
system.ruby.Directory_Controller.NX.GETX            4      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX            6      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS            8      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_READ          445      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_WRITE          160      0.00%      0.00%
system.ruby.Directory_Controller.S.GETX             2      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_READ            1      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_WRITE            5      0.00%      0.00%
system.ruby.Directory_Controller.E.GETX           861      0.00%      0.00%
system.ruby.Directory_Controller.E.GETS           857      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_READ          131      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_WRITE          411      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.GETX            1      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockS            5      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockM         1732      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_X.UnblockM            1      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data         1718      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Ack         1563      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Data            5      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Exclusive_Data          160      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.All_acks_and_data_no_sharers          576      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Memory_Data          131      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Ack          393      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Ack          892      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Shared_Data           15      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Exclusive_Data          431      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_shared_data           15      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_data_no_sharers          431      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B.All_acks_and_data_no_sharers          131      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_W.Memory_Ack          576      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     1034604    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total      1034604                      
system.ruby.L1Cache_Controller.Ifetch    |     5759715    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5759715                      
system.ruby.L1Cache_Controller.Store     |      924468    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       924468                      
system.ruby.L1Cache_Controller.L1_to_L2  |       22954    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total        22954                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        9029    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total         9029                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total        13447                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |       22476    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        22476                      
system.ruby.L1Cache_Controller.Other_GETX |         722     33.26%     33.26% |        1449     66.74%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total         2171                      
system.ruby.L1Cache_Controller.Other_GETS |         874     37.74%     37.74% |        1442     62.26%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total         2316                      
system.ruby.L1Cache_Controller.Ack       |        2582    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total         2582                      
system.ruby.L1Cache_Controller.Data      |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.Exclusive_Data |        1287    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total         1287                      
system.ruby.L1Cache_Controller.All_acks  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total            2                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |        1293    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total         1293                      
system.ruby.L1Cache_Controller.I.Load    |         184    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          184                      
system.ruby.L1Cache_Controller.I.Ifetch  |         347    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          347                      
system.ruby.L1Cache_Controller.I.Store   |         722    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          722                      
system.ruby.L1Cache_Controller.I.L1_to_L2 |          78    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_to_L2::total           78                      
system.ruby.L1Cache_Controller.I.Trigger_L2_to_L1D |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Trigger_L2_to_L1D::total           37                      
system.ruby.L1Cache_Controller.I.Other_GETX |         689     32.23%     32.23% |        1449     67.77%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total         2138                      
system.ruby.L1Cache_Controller.I.Other_GETS |         575     28.51%     28.51% |        1442     71.49%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total         2017                      
system.ruby.L1Cache_Controller.S.Load    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            1                      
system.ruby.L1Cache_Controller.S.Store   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            2                      
system.ruby.L1Cache_Controller.O.Load    |          31    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total           31                      
system.ruby.L1Cache_Controller.O.Store   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            3                      
system.ruby.L1Cache_Controller.O.L1_to_L2 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_to_L2::total            1                      
system.ruby.L1Cache_Controller.O.Trigger_L2_to_L1D |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Trigger_L2_to_L1D::total            1                      
system.ruby.L1Cache_Controller.O.Other_GETX |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total            5                      
system.ruby.L1Cache_Controller.O.Other_GETS |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       89442    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        89442                      
system.ruby.L1Cache_Controller.M.Ifetch  |     5745921    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5745921                      
system.ruby.L1Cache_Controller.M.Store   |          34    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total           34                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       22357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total        22357                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        8665    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total         8665                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total        13447                      
system.ruby.L1Cache_Controller.M.Other_GETX |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Other_GETS |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total            9                      
system.ruby.L1Cache_Controller.MM.Load   |      935954    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       935954                      
system.ruby.L1Cache_Controller.MM.Store  |      923670    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       923670                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |         518    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total          518                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |         326    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total          326                      
system.ruby.L1Cache_Controller.MM.Other_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETX::total           16                      
system.ruby.L1Cache_Controller.MM.Other_GETS |         289    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total          289                      
system.ruby.L1Cache_Controller.IR.Load   |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IR.Load::total           37                      
system.ruby.L1Cache_Controller.OR.Load   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OR.Load::total            1                      
system.ruby.L1Cache_Controller.MR.Load   |        8665    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total         8665                      
system.ruby.L1Cache_Controller.MR.Ifetch |       13447    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total        13447                      
system.ruby.L1Cache_Controller.MMR.Load  |         289    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total          289                      
system.ruby.L1Cache_Controller.MMR.Store |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total           37                      
system.ruby.L1Cache_Controller.IM.Ack    |        1441    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         1441                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |         721    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total          721                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Data   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total            2                      
system.ruby.L1Cache_Controller.OM.Ack    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total            6                      
system.ruby.L1Cache_Controller.OM.All_acks_no_sharers |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks_no_sharers::total            3                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total            3                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |         566    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total          566                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |         721    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total          721                      
system.ruby.L1Cache_Controller.IS.Ack    |        1133    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total         1133                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         566    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total          566                      
system.ruby.L1Cache_Controller.SS.All_acks |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total            2                      
system.ruby.L1Cache_Controller.IT.Complete_L2_to_L1 |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IT.Complete_L2_to_L1::total           37                      
system.ruby.L1Cache_Controller.OT.Complete_L2_to_L1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OT.Complete_L2_to_L1::total            1                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |       22112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        22112                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |         326    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total          326                      
system.ruby.GPUCopyDMA_Controller.ReadRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.WriteRequest          576      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Data            577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Ack             576      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.ReadRequest          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.WriteRequest          576      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_RD.Data          577      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_WR.Ack          576      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.Load   |         428     25.28%     25.28% |         421     24.87%     50.15% |         428     25.28%     75.43% |         416     24.57%    100.00%
system.ruby.GPUL1Cache_Controller.Load::total         1693                      
system.ruby.GPUL1Cache_Controller.Ifetch |          13     25.00%     25.00% |          13     25.00%     50.00% |          13     25.00%     75.00% |          13     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.Ifetch::total           52                      
system.ruby.GPUL1Cache_Controller.Store  |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.Store::total          882                      
system.ruby.GPUL1Cache_Controller.Data   |          94     24.35%     24.35% |         100     25.91%     50.26% |          94     24.35%     74.61% |          98     25.39%    100.00%
system.ruby.GPUL1Cache_Controller.Data::total          386                      
system.ruby.GPUL1Cache_Controller.Write_Ack |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.Write_Ack::total          882                      
system.ruby.GPUL1Cache_Controller.I.Load |          81     24.25%     24.25% |          87     26.05%     50.30% |          81     24.25%     74.55% |          85     25.45%    100.00%
system.ruby.GPUL1Cache_Controller.I.Load::total          334                      
system.ruby.GPUL1Cache_Controller.I.Ifetch |          13     25.00%     25.00% |          13     25.00%     50.00% |          13     25.00%     75.00% |          13     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.I.Ifetch::total           52                      
system.ruby.GPUL1Cache_Controller.I.Store |         144     25.00%     25.00% |         144     25.00%     50.00% |         144     25.00%     75.00% |         144     25.00%    100.00%
system.ruby.GPUL1Cache_Controller.I.Store::total          576                      
system.ruby.GPUL1Cache_Controller.V.Load |         347     25.53%     25.53% |         334     24.58%     50.11% |         347     25.53%     75.64% |         331     24.36%    100.00%
system.ruby.GPUL1Cache_Controller.V.Load::total         1359                      
system.ruby.GPUL1Cache_Controller.V.Store |          72     23.53%     23.53% |          82     26.80%     50.33% |          72     23.53%     73.86% |          80     26.14%    100.00%
system.ruby.GPUL1Cache_Controller.V.Store::total          306                      
system.ruby.GPUL1Cache_Controller.IA.Write_Ack |         216     24.49%     24.49% |         226     25.62%     50.11% |         216     24.49%     74.60% |         224     25.40%    100.00%
system.ruby.GPUL1Cache_Controller.IA.Write_Ack::total          882                      
system.ruby.GPUL1Cache_Controller.IV.Data |          94     24.35%     24.35% |         100     25.91%     50.26% |          94     24.35%     74.61% |          98     25.39%    100.00%
system.ruby.GPUL1Cache_Controller.IV.Data::total          386                      
system.ruby.GPUL2Cache_Controller.Get             469      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Store           901      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETX         1303      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETS         1145      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Ack             877      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Shared_Data            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Exclusive_Data          440      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks_no_sharers          440      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Get           297      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Store          146      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETX         1160      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETS          990      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.S.Get             6      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.S.Other_GETX            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.O.Other_GETX            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Get            81      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Store          136      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETX          136      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETS           10      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Get            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Store          597      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETX            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETS          145      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Store           19      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Ack          275      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Exclusive_Data          146      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Get           83      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Ack          589      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Shared_Data            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Exclusive_Data          294      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.All_acks            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.All_acks_no_sharers          294      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.Store            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.Ack           13      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.All_acks_no_sharers          146      0.00%      0.00%

---------- End Simulation Statistics   ----------
