<?xml version='1.0'?>
<island simulinkPath='ddc_model/DUT/DUT' topLevelEntity='ddc_model_DUT_DUT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_1_In_v_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_In_v_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_v' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_In_c_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_In_c_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_c' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_0_imag_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_0_imag_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_3_0_real_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_0_real_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_1_imag_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_1_imag_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='4' vector='1' complex='1'/>
    <port name='in_3_1_real_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_1_real_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='5' vector='1' complex='0'/>
    <port name='in_3_2_imag_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_2_imag_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='6' vector='2' complex='1'/>
    <port name='in_3_2_real_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_2_real_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='7' vector='2' complex='0'/>
    <port name='in_3_3_imag_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_3_imag_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='8' vector='3' complex='1'/>
    <port name='in_3_3_real_In_d_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_3_real_In_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='9' vector='3' complex='0'/>
    <port name='in_4_0_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_0_sync_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_4_1_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_1_sync_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='11' vector='1' complex='0'/>
    <port name='in_4_2_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_2_sync_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='12' vector='2' complex='0'/>
    <port name='in_4_3_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_3_sync_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='13' vector='3' complex='0'/>
    <port name='in_5_BW_config_CC1_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_5_BW_config_CC1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='BW_config_CC1' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_6_0_imag_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_0_imag_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='15' vector='0' complex='1'/>
    <port name='in_6_0_real_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_0_real_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_6_1_imag_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_1_imag_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='17' vector='1' complex='1'/>
    <port name='in_6_1_real_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_1_real_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='18' vector='1' complex='0'/>
    <port name='in_6_2_imag_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_2_imag_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='19' vector='2' complex='1'/>
    <port name='in_6_2_real_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_2_real_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='20' vector='2' complex='0'/>
    <port name='in_6_3_imag_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_3_imag_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='21' vector='3' complex='1'/>
    <port name='in_6_3_real_In_Const_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_6_3_real_In_Const_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Const' highLevelIndex='22' vector='3' complex='0'/>
    <port name='in_7_In_Sel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_7_In_Sel_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_Sel' highLevelIndex='23' vector='0' complex='0'/>
    <port name='out_1_imag_q1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_q1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scaleim_qOut.stm' highLevelName='q1' highLevelIndex='0' vector='0' complex='1'/>
    <port name='out_1_real_q1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_q1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scale_re_qOut.stm' highLevelName='q1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_q_v1_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_q_v1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scale_re_qOut.stm' highLevelName='q_v1' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_q_c1_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_q_c1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scale_re_qOut.stm' highLevelName='q_c1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_0_imag_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_imag_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='4' vector='0' complex='1'/>
    <port name='out_4_0_real_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_real_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_4_1_imag_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_imag_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='6' vector='1' complex='1'/>
    <port name='out_4_1_real_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_real_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='7' vector='1' complex='0'/>
    <port name='out_4_2_imag_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_imag_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='8' vector='2' complex='1'/>
    <port name='out_4_2_real_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_real_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='9' vector='2' complex='0'/>
    <port name='out_4_3_imag_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_imag_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='10' vector='3' complex='1'/>
    <port name='out_4_3_real_mixer_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_real_mixer_l1_dout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_dout' highLevelIndex='11' vector='3' complex='0'/>
    <port name='out_5_mixer_l1_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_mixer_l1_vout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_vout' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_6_mixer_l1_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_mixer_l1_cout_tpl' stm='ddc_model/ddc_model_DUT_DUT_COMPLEX_MIXER1_ComplexMixer_Scale_qOut.stm' highLevelName='mixer_l1_cout' highLevelIndex='13' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
