Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Tue Jan 24 16:04:24 2023
| Host             : vishal1005 running 64-bit Ubuntu 22.04.1 LTS
| Command          : report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
| Design           : matrixmul
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 48.871       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 47.601       |
| Device Static (W)        | 1.270        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 52.2         |
| Junction Temperature (C) | 72.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.444 |      122 |       --- |             --- |
|   LUT as Logic |     0.426 |       46 |    230400 |            0.02 |
|   Register     |     0.017 |       38 |    460800 |           <0.01 |
|   BUFG         |    <0.001 |        1 |        64 |            1.56 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |     1.081 |      237 |       --- |             --- |
| DSPs           |     0.130 |        3 |      1728 |            0.17 |
| I/O            |    45.946 |       80 |       360 |           22.22 |
| Static Power   |     1.270 |          |           |                 |
| Total          |    48.871 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     2.774 |       1.981 |      0.794 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     2.118 |       2.020 |      0.099 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.153 |       0.000 |      0.153 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     5.443 |       5.388 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    19.168 |      19.168 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.099 |       0.000 |      0.099 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| matrixmul                                            |    47.601 |
|   a_q0_IBUF[0]_inst                                  |     0.011 |
|   a_q0_IBUF[1]_inst                                  |     0.010 |
|   a_q0_IBUF[2]_inst                                  |     0.010 |
|   a_q0_IBUF[3]_inst                                  |     0.010 |
|   a_q0_IBUF[4]_inst                                  |     0.010 |
|   a_q0_IBUF[5]_inst                                  |     0.009 |
|   a_q0_IBUF[6]_inst                                  |     0.010 |
|   a_q0_IBUF[7]_inst                                  |     0.013 |
|   a_q1_IBUF[0]_inst                                  |     0.009 |
|   a_q1_IBUF[1]_inst                                  |     0.010 |
|   a_q1_IBUF[2]_inst                                  |     0.010 |
|   a_q1_IBUF[3]_inst                                  |     0.009 |
|   a_q1_IBUF[4]_inst                                  |     0.010 |
|   a_q1_IBUF[5]_inst                                  |     0.010 |
|   a_q1_IBUF[6]_inst                                  |     0.010 |
|   a_q1_IBUF[7]_inst                                  |     0.010 |
|   ap_clk_IBUF_inst                                   |     0.006 |
|   ap_start_IBUF_inst                                 |     0.012 |
|   b_q0_IBUF[0]_inst                                  |     0.010 |
|   b_q0_IBUF[1]_inst                                  |     0.009 |
|   b_q0_IBUF[2]_inst                                  |     0.009 |
|   b_q0_IBUF[3]_inst                                  |     0.014 |
|   b_q0_IBUF[4]_inst                                  |     0.009 |
|   b_q0_IBUF[5]_inst                                  |     0.010 |
|   b_q0_IBUF[6]_inst                                  |     0.009 |
|   b_q0_IBUF[7]_inst                                  |     0.015 |
|   b_q1_IBUF[0]_inst                                  |     0.008 |
|   b_q1_IBUF[1]_inst                                  |     0.008 |
|   b_q1_IBUF[2]_inst                                  |     0.008 |
|   b_q1_IBUF[3]_inst                                  |     0.008 |
|   b_q1_IBUF[4]_inst                                  |     0.009 |
|   b_q1_IBUF[5]_inst                                  |     0.009 |
|   b_q1_IBUF[6]_inst                                  |     0.009 |
|   b_q1_IBUF[7]_inst                                  |     0.007 |
|   flow_control_loop_pipe_U                           |     0.116 |
|   mac_muladd_8s_8s_16ns_16_4_1_U3                    |     0.648 |
|     matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U |     0.648 |
|   mac_muladd_8s_8s_16s_16_4_1_U2                     |     0.095 |
|     matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U  |     0.095 |
+------------------------------------------------------+-----------+


