Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/EV-20-Grupo2/BOOSTED_REG_BANK/test_isim_beh.exe -prj C:/EV-20-Grupo2/BOOSTED_REG_BANK/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_1bit_sel.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel1b.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux1b_w_en.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux1b.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_2bit_sel.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel2b.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux2b_w_en.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_3bit_sel.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel3b.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux3b_w_en.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_4bit_sel.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel4b.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux4b_w_en.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_5bit_sel.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel5b.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux5b_w_en.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/reg_to_bus_6bit_sel.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux_bus16b_sel6b.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/demux6b_w_en.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/bidir_port.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque_3.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/bloque2.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/vcc_for_testing.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/register_bank.vf" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/gnd_for_testing.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/constants_for_test.v" into library work
Analyzing Verilog file "C:/EV-20-Grupo2/BOOSTED_REG_BANK/test.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/EV-20-Grupo2/BOOSTED_REG_BANK/test.vf" Line 2169: Port WR_WREG_C is not connected to this instance
Completed static elaboration
Compiling module demux1b_w_en
Compiling module demux1b
Compiling module demux2b_w_en_MUSER_test
Compiling module demux3b_w_en_MUSER_test
Compiling module demux4b_w_en_MUSER_test
Compiling module demux5b_w_en_MUSER_test
Compiling module demux6b_w_en_MUSER_test
Compiling module reg_to_bus_1bit_sel
Compiling module bidir_port
Compiling module M2_1_HXILINX_test
Compiling module demux_bus16b_sel1b
Compiling module demux_bus16b_sel2b_MUSER_test
Compiling module demux_bus16b_sel3b_MUSER_test
Compiling module demux_bus16b_sel4b_MUSER_test
Compiling module demux_bus16b_sel5b_MUSER_test
Compiling module demux_bus16b_sel6b_MUSER_test
Compiling module bloque2_MUSER_test
Compiling module reg_to_bus_2bit_sel_MUSER_test
Compiling module reg_to_bus_3bit_sel_MUSER_test
Compiling module reg_to_bus_4bit_sel_MUSER_test
Compiling module reg_to_bus_5bit_sel_MUSER_test
Compiling module reg_to_bus_6bit_sel_MUSER_test
Compiling module bloque_3_MUSER_test
Compiling module FD16CE_HXILINX_test
Compiling module register_bank_MUSER_test
Compiling module vcc_for_testing
Compiling module gnd_for_testing
Compiling module constants_for_test
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 23 sub-compilation(s) to finish...
Compiled 30 Verilog Units
Built simulation executable C:/EV-20-Grupo2/BOOSTED_REG_BANK/test_isim_beh.exe
Fuse Memory Usage: 30224 KB
Fuse CPU Usage: 671 ms
