{"vcs1":{"timestamp_begin":1765809122.581698710, "rt":4.71, "ut":2.89, "st":0.21}}
{"vcselab":{"timestamp_begin":1765809127.346300566, "rt":1.83, "ut":0.33, "st":0.08}}
{"link":{"timestamp_begin":1765809129.205357079, "rt":0.21, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765809122.191544438}
{"VCS_COMP_START_TIME": 1765809122.191544438}
{"VCS_COMP_END_TIME": 1765809129.511787582}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +vpdfile+dump.vpd +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 392588}}
{"vcselab": {"peak_mem": 241040}}
