INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_trabajo_final/ALU_trabajo_final.srcs/sources_1/imports/CLP/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_trabajo_final/ALU_trabajo_final.srcs/sim_1/imports/CLP/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tb
