
byggern24_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b8  00800200  00000ec0  00000f54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ec0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002b8  008002b8  0000100c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000100c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000218  00000000  00000000  00001068  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000183f  00000000  00000000  00001280  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c7a  00000000  00000000  00002abf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011b1  00000000  00000000  00003739  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000494  00000000  00000000  000048ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000672  00000000  00000000  00004d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ca6  00000000  00000000  000053f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	96 c1       	rjmp	.+812    	; 0x332 <__vector_1>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	2f c2       	rjmp	.+1118   	; 0x4fc <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	99 02       	muls	r25, r25
  e6:	eb 02       	muls	r30, r27
  e8:	eb 02       	muls	r30, r27
  ea:	eb 02       	muls	r30, r27
  ec:	eb 02       	muls	r30, r27
  ee:	eb 02       	muls	r30, r27
  f0:	eb 02       	muls	r30, r27
  f2:	eb 02       	muls	r30, r27
  f4:	99 02       	muls	r25, r25
  f6:	eb 02       	muls	r30, r27
  f8:	eb 02       	muls	r30, r27
  fa:	eb 02       	muls	r30, r27
  fc:	eb 02       	muls	r30, r27
  fe:	eb 02       	muls	r30, r27
 100:	eb 02       	muls	r30, r27
 102:	eb 02       	muls	r30, r27
 104:	9b 02       	muls	r25, r27
 106:	eb 02       	muls	r30, r27
 108:	eb 02       	muls	r30, r27
 10a:	eb 02       	muls	r30, r27
 10c:	eb 02       	muls	r30, r27
 10e:	eb 02       	muls	r30, r27
 110:	eb 02       	muls	r30, r27
 112:	eb 02       	muls	r30, r27
 114:	eb 02       	muls	r30, r27
 116:	eb 02       	muls	r30, r27
 118:	eb 02       	muls	r30, r27
 11a:	eb 02       	muls	r30, r27
 11c:	eb 02       	muls	r30, r27
 11e:	eb 02       	muls	r30, r27
 120:	eb 02       	muls	r30, r27
 122:	eb 02       	muls	r30, r27
 124:	9b 02       	muls	r25, r27
 126:	eb 02       	muls	r30, r27
 128:	eb 02       	muls	r30, r27
 12a:	eb 02       	muls	r30, r27
 12c:	eb 02       	muls	r30, r27
 12e:	eb 02       	muls	r30, r27
 130:	eb 02       	muls	r30, r27
 132:	eb 02       	muls	r30, r27
 134:	eb 02       	muls	r30, r27
 136:	eb 02       	muls	r30, r27
 138:	eb 02       	muls	r30, r27
 13a:	eb 02       	muls	r30, r27
 13c:	eb 02       	muls	r30, r27
 13e:	eb 02       	muls	r30, r27
 140:	eb 02       	muls	r30, r27
 142:	eb 02       	muls	r30, r27
 144:	e7 02       	muls	r30, r23
 146:	eb 02       	muls	r30, r27
 148:	eb 02       	muls	r30, r27
 14a:	eb 02       	muls	r30, r27
 14c:	eb 02       	muls	r30, r27
 14e:	eb 02       	muls	r30, r27
 150:	eb 02       	muls	r30, r27
 152:	eb 02       	muls	r30, r27
 154:	c4 02       	muls	r28, r20
 156:	eb 02       	muls	r30, r27
 158:	eb 02       	muls	r30, r27
 15a:	eb 02       	muls	r30, r27
 15c:	eb 02       	muls	r30, r27
 15e:	eb 02       	muls	r30, r27
 160:	eb 02       	muls	r30, r27
 162:	eb 02       	muls	r30, r27
 164:	eb 02       	muls	r30, r27
 166:	eb 02       	muls	r30, r27
 168:	eb 02       	muls	r30, r27
 16a:	eb 02       	muls	r30, r27
 16c:	eb 02       	muls	r30, r27
 16e:	eb 02       	muls	r30, r27
 170:	eb 02       	muls	r30, r27
 172:	eb 02       	muls	r30, r27
 174:	b8 02       	muls	r27, r24
 176:	eb 02       	muls	r30, r27
 178:	eb 02       	muls	r30, r27
 17a:	eb 02       	muls	r30, r27
 17c:	eb 02       	muls	r30, r27
 17e:	eb 02       	muls	r30, r27
 180:	eb 02       	muls	r30, r27
 182:	eb 02       	muls	r30, r27
 184:	d6 02       	muls	r29, r22

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e0 ec       	ldi	r30, 0xC0	; 192
 19e:	fe e0       	ldi	r31, 0x0E	; 14
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a8 3b       	cpi	r26, 0xB8	; 184
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a8 eb       	ldi	r26, 0xB8	; 184
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a9 3c       	cpi	r26, 0xC9	; 201
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	10 d1       	rcall	.+544    	; 0x3e2 <main>
 1c2:	7c c6       	rjmp	.+3320   	; 0xebc <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:

void adc_init ()
{
	// AREF = AVcc

	set_bit(ADMUX, REFS0);
 1c6:	ec e7       	ldi	r30, 0x7C	; 124
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 64       	ori	r24, 0x40	; 64
 1ce:	80 83       	st	Z, r24
	clear_bit(ADMUX, REFS1);
 1d0:	80 81       	ld	r24, Z
 1d2:	8f 77       	andi	r24, 0x7F	; 127
 1d4:	80 83       	st	Z, r24
	clear_bit(ADMUX, ADLAR);
 1d6:	80 81       	ld	r24, Z
 1d8:	8f 7d       	andi	r24, 0xDF	; 223
 1da:	80 83       	st	Z, r24
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA |= (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 1dc:	ea e7       	ldi	r30, 0x7A	; 122
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	87 68       	ori	r24, 0x87	; 135
 1e4:	80 83       	st	Z, r24
 1e6:	08 95       	ret

000001e8 <can_controller_reset>:
	status = spi_read();

	PORTB |= ~(1<<CAN_CS);

	return status;
}
 1e8:	2f 98       	cbi	0x05, 7	; 5
 1ea:	80 ec       	ldi	r24, 0xC0	; 192
 1ec:	29 d1       	rcall	.+594    	; 0x440 <spi_send>
 1ee:	2f 9a       	sbi	0x05, 7	; 5
 1f0:	8f e3       	ldi	r24, 0x3F	; 63
 1f2:	9c e9       	ldi	r25, 0x9C	; 156
 1f4:	01 97       	sbiw	r24, 0x01	; 1
 1f6:	f1 f7       	brne	.-4      	; 0x1f4 <can_controller_reset+0xc>
 1f8:	00 c0       	rjmp	.+0      	; 0x1fa <can_controller_reset+0x12>
 1fa:	00 00       	nop
 1fc:	08 95       	ret

000001fe <can_controller_read>:
 1fe:	cf 93       	push	r28
 200:	c8 2f       	mov	r28, r24
 202:	2f 98       	cbi	0x05, 7	; 5
 204:	83 e0       	ldi	r24, 0x03	; 3
 206:	1c d1       	rcall	.+568    	; 0x440 <spi_send>
 208:	8c 2f       	mov	r24, r28
 20a:	1a d1       	rcall	.+564    	; 0x440 <spi_send>
 20c:	1b d1       	rcall	.+566    	; 0x444 <spi_read>
 20e:	2f 9a       	sbi	0x05, 7	; 5
 210:	cf 91       	pop	r28
 212:	08 95       	ret

00000214 <can_controller_bit_modify>:
 214:	1f 93       	push	r17
 216:	cf 93       	push	r28
 218:	df 93       	push	r29
 21a:	18 2f       	mov	r17, r24
 21c:	d6 2f       	mov	r29, r22
 21e:	c4 2f       	mov	r28, r20
 220:	2f 98       	cbi	0x05, 7	; 5
 222:	85 e0       	ldi	r24, 0x05	; 5
 224:	0d d1       	rcall	.+538    	; 0x440 <spi_send>
 226:	81 2f       	mov	r24, r17
 228:	0b d1       	rcall	.+534    	; 0x440 <spi_send>
 22a:	8d 2f       	mov	r24, r29
 22c:	09 d1       	rcall	.+530    	; 0x440 <spi_send>
 22e:	8c 2f       	mov	r24, r28
 230:	07 d1       	rcall	.+526    	; 0x440 <spi_send>
 232:	2f 9a       	sbi	0x05, 7	; 5
 234:	df 91       	pop	r29
 236:	cf 91       	pop	r28
 238:	1f 91       	pop	r17
 23a:	08 95       	ret

0000023c <can_controller_set_mode>:
 23c:	48 2f       	mov	r20, r24
 23e:	60 ee       	ldi	r22, 0xE0	; 224
 240:	8f e0       	ldi	r24, 0x0F	; 15
 242:	e8 df       	rcall	.-48     	; 0x214 <can_controller_bit_modify>
 244:	8e e0       	ldi	r24, 0x0E	; 14
 246:	db df       	rcall	.-74     	; 0x1fe <can_controller_read>
 248:	80 7e       	andi	r24, 0xE0	; 224
 24a:	08 95       	ret

0000024c <can_controller_write>:

void can_controller_write(uint8_t address, uint8_t data)
{
 24c:	cf 93       	push	r28
 24e:	df 93       	push	r29
 250:	d8 2f       	mov	r29, r24
 252:	c6 2f       	mov	r28, r22
	PORTB &= ~(1<<CAN_CS); // Select CAN-controller
 254:	2f 98       	cbi	0x05, 7	; 5
	
	spi_send(MCP_WRITE);
 256:	82 e0       	ldi	r24, 0x02	; 2
 258:	f3 d0       	rcall	.+486    	; 0x440 <spi_send>
	spi_send(address);
 25a:	8d 2f       	mov	r24, r29
 25c:	f1 d0       	rcall	.+482    	; 0x440 <spi_send>
	spi_send(data);
 25e:	8c 2f       	mov	r24, r28
 260:	ef d0       	rcall	.+478    	; 0x440 <spi_send>

	PORTB |= (1<<CAN_CS); // Deselect CAN-controller
 262:	2f 9a       	sbi	0x05, 7	; 5
}
 264:	df 91       	pop	r29
 266:	cf 91       	pop	r28
 268:	08 95       	ret

0000026a <can_controller_init>:
uint8_t can_controller_init()
{
	uint8_t value;

	//spi_init(); // Initialize SPI
	can_controller_reset(); // Send reset-command
 26a:	be df       	rcall	.-132    	; 0x1e8 <can_controller_reset>
	

	// Self-test
	value = can_controller_read(MCP_CANSTAT);
 26c:	8e e0       	ldi	r24, 0x0E	; 14
 26e:	c7 df       	rcall	.-114    	; 0x1fe <can_controller_read>
	if ((value & MODE_MASK)  != MODE_CONFIG)
 270:	98 2f       	mov	r25, r24
 272:	90 7e       	andi	r25, 0xE0	; 224
 274:	90 38       	cpi	r25, 0x80	; 128
 276:	69 f0       	breq	.+26     	; 0x292 <can_controller_init+0x28>
	{
		printf("%d can_controller is NOT in configuration mode after reset!\n\r", value);
 278:	1f 92       	push	r1
 27a:	8f 93       	push	r24
 27c:	87 e0       	ldi	r24, 0x07	; 7
 27e:	92 e0       	ldi	r25, 0x02	; 2
 280:	9f 93       	push	r25
 282:	8f 93       	push	r24
 284:	55 d3       	rcall	.+1706   	; 0x930 <printf>
		return 1;
 286:	0f 90       	pop	r0
 288:	0f 90       	pop	r0
 28a:	0f 90       	pop	r0
 28c:	0f 90       	pop	r0
 28e:	81 e0       	ldi	r24, 0x01	; 1
 290:	08 95       	ret
	}
	
	//printf("mode value: %d\n\r", (value & MODE_MASK));
	
	//turn RXM1 and RXM0 to 11 to turn off filters and receive any messages
	can_controller_bit_modify(MCP_CANINTE, 0b11111111, 0b00000001);
 292:	41 e0       	ldi	r20, 0x01	; 1
 294:	6f ef       	ldi	r22, 0xFF	; 255
 296:	8b e2       	ldi	r24, 0x2B	; 43
 298:	bd df       	rcall	.-134    	; 0x214 <can_controller_bit_modify>
	can_controller_bit_modify(MCP_RXB0CTRL, 0b01100100, 0b01100100);
 29a:	44 e6       	ldi	r20, 0x64	; 100
 29c:	64 e6       	ldi	r22, 0x64	; 100
 29e:	80 e6       	ldi	r24, 0x60	; 96
 2a0:	b9 df       	rcall	.-142    	; 0x214 <can_controller_bit_modify>
	//printf("RBX0CTRL: %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	can_controller_bit_modify(MCP_RXB1CTRL, 0b01100000, 0b01100000);
 2a2:	40 e6       	ldi	r20, 0x60	; 96
 2a4:	60 e6       	ldi	r22, 0x60	; 96
 2a6:	80 e7       	ldi	r24, 0x70	; 112
 2a8:	b5 df       	rcall	.-150    	; 0x214 <can_controller_bit_modify>
	//printf("RBX1CTRL: %02x\n\r", can_controller_read(MCP_RXB1CTRL));

	
	//Set lower ID reg to zero
	can_controller_write(MCP_TXB0SIDL, 0x00);
 2aa:	60 e0       	ldi	r22, 0x00	; 0
 2ac:	82 e3       	ldi	r24, 0x32	; 50
 2ae:	ce df       	rcall	.-100    	; 0x24c <can_controller_write>
	return 0;
 2b0:	80 e0       	ldi	r24, 0x00	; 0
}
 2b2:	08 95       	ret

000002b4 <can_init>:
	// 	printf("MCP_CANINTE %02x\n\r", can_controller_read(MCP_CANINTE));
	// 	printf("CANINTF %02x\n\r", can_controller_read(MCP_CANINTF));
	// 	printf("EFLG %02x\n\r", can_controller_read(MCP_EFLG));
	// 	printf("MCP_RXB0CTRL %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	
}
 2b4:	80 e0       	ldi	r24, 0x00	; 0
 2b6:	c2 df       	rcall	.-124    	; 0x23c <can_controller_set_mode>
 2b8:	88 23       	and	r24, r24
 2ba:	39 f0       	breq	.+14     	; 0x2ca <can_init+0x16>
 2bc:	84 e5       	ldi	r24, 0x54	; 84
 2be:	92 e0       	ldi	r25, 0x02	; 2
 2c0:	9f 93       	push	r25
 2c2:	8f 93       	push	r24
 2c4:	35 d3       	rcall	.+1642   	; 0x930 <printf>
 2c6:	0f 90       	pop	r0
 2c8:	0f 90       	pop	r0
 2ca:	f8 94       	cli
 2cc:	e9 e6       	ldi	r30, 0x69	; 105
 2ce:	f0 e0       	ldi	r31, 0x00	; 0
 2d0:	80 81       	ld	r24, Z
 2d2:	8e 7f       	andi	r24, 0xFE	; 254
 2d4:	80 83       	st	Z, r24
 2d6:	80 81       	ld	r24, Z
 2d8:	82 60       	ori	r24, 0x02	; 2
 2da:	80 83       	st	Z, r24
 2dc:	e8 9a       	sbi	0x1d, 0	; 29
 2de:	60 e0       	ldi	r22, 0x00	; 0
 2e0:	8c e2       	ldi	r24, 0x2C	; 44
 2e2:	b4 df       	rcall	.-152    	; 0x24c <can_controller_write>
 2e4:	60 e0       	ldi	r22, 0x00	; 0
 2e6:	8d e2       	ldi	r24, 0x2D	; 45
 2e8:	b1 df       	rcall	.-158    	; 0x24c <can_controller_write>
 2ea:	78 94       	sei
 2ec:	08 95       	ret

000002ee <can_recieve_msg>:

// CALLED WHEN  AN INTERRUPTION OCCURS
void can_recieve_msg(uint8_t buffer, can_message* msg)
{
 2ee:	0f 93       	push	r16
 2f0:	1f 93       	push	r17
 2f2:	cf 93       	push	r28
 2f4:	df 93       	push	r29
 2f6:	eb 01       	movw	r28, r22

	//READ RX BUFFER - save ID on RXBnSIDH to Message.id (2 TIMES)
	uint8_t id_high = can_controller_read(MCP_RXB0SIDH + buffer*16);
 2f8:	18 2f       	mov	r17, r24
 2fa:	12 95       	swap	r17
 2fc:	10 7f       	andi	r17, 0xF0	; 240
 2fe:	81 e6       	ldi	r24, 0x61	; 97
 300:	81 0f       	add	r24, r17
 302:	7d df       	rcall	.-262    	; 0x1fe <can_controller_read>
	uint8_t mask;


	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
 304:	85 e6       	ldi	r24, 0x65	; 101
 306:	81 0f       	add	r24, r17
 308:	7a df       	rcall	.-268    	; 0x1fe <can_controller_read>
	mask = 0x0F;
	msg->length = (data_length & mask);
 30a:	98 2f       	mov	r25, r24
 30c:	9f 70       	andi	r25, 0x0F	; 15
 30e:	99 83       	std	Y+1, r25	; 0x01

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
 310:	88 23       	and	r24, r24
 312:	51 f0       	breq	.+20     	; 0x328 <can_recieve_msg+0x3a>
 314:	1a 59       	subi	r17, 0x9A	; 154
 316:	22 96       	adiw	r28, 0x02	; 2
 318:	08 2f       	mov	r16, r24
 31a:	01 0f       	add	r16, r17
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
 31c:	81 2f       	mov	r24, r17
 31e:	6f df       	rcall	.-290    	; 0x1fe <can_controller_read>
 320:	89 93       	st	Y+, r24
 322:	1f 5f       	subi	r17, 0xFF	; 255
	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
	mask = 0x0F;
	msg->length = (data_length & mask);

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
 324:	10 13       	cpse	r17, r16
 326:	fa cf       	rjmp	.-12     	; 0x31c <can_recieve_msg+0x2e>
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
	}
	//can_controller_bit_modify(MCP_CANINTF, MCP_RX0IF, 0);
// 	can_controller_write(MCP_CANINTF, 0x00);
// 	can_controller_write(MCP_EFLG, 0x00);
}
 328:	df 91       	pop	r29
 32a:	cf 91       	pop	r28
 32c:	1f 91       	pop	r17
 32e:	0f 91       	pop	r16
 330:	08 95       	ret

00000332 <__vector_1>:
#include "usart_driver.h"
#include "timer_driver.h"


ISR(INT0_vect)
{
 332:	1f 92       	push	r1
 334:	0f 92       	push	r0
 336:	0f b6       	in	r0, 0x3f	; 63
 338:	0f 92       	push	r0
 33a:	11 24       	eor	r1, r1
 33c:	0b b6       	in	r0, 0x3b	; 59
 33e:	0f 92       	push	r0
 340:	2f 93       	push	r18
 342:	3f 93       	push	r19
 344:	4f 93       	push	r20
 346:	5f 93       	push	r21
 348:	6f 93       	push	r22
 34a:	7f 93       	push	r23
 34c:	8f 93       	push	r24
 34e:	9f 93       	push	r25
 350:	af 93       	push	r26
 352:	bf 93       	push	r27
 354:	cf 93       	push	r28
 356:	df 93       	push	r29
 358:	ef 93       	push	r30
 35a:	ff 93       	push	r31
	cli();
 35c:	f8 94       	cli
	can_message* msg = (can_message *) malloc(1*sizeof(can_message));
 35e:	8a e0       	ldi	r24, 0x0A	; 10
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	75 d1       	rcall	.+746    	; 0x64e <malloc>
 364:	ec 01       	movw	r28, r24
	//CHECK WHICH BUFFER RECIEVED MESSAGE
	//printf("message INTERRUPTION recieved\n\r");
	//print(my_buf);
	uint8_t canInt = can_controller_read(MCP_CANINTF);
 366:	8c e2       	ldi	r24, 0x2C	; 44
 368:	4a df       	rcall	.-364    	; 0x1fe <can_controller_read>
	if ((canInt & MCP_RX0IF) == MCP_RX0IF)
 36a:	80 ff       	sbrs	r24, 0
 36c:	17 c0       	rjmp	.+46     	; 0x39c <__vector_1+0x6a>
	{
		can_recieve_msg(0, msg);
 36e:	be 01       	movw	r22, r28
 370:	80 e0       	ldi	r24, 0x00	; 0
 372:	bd df       	rcall	.-134    	; 0x2ee <can_recieve_msg>
		
		//printf("X:\tY:\tLeft:\tRight:\tDirection:\n\r");
		for (uint8_t byte = 0; byte < msg->length; byte++) {
 374:	99 81       	ldd	r25, Y+1	; 0x01
 376:	99 23       	and	r25, r25
 378:	21 f0       	breq	.+8      	; 0x382 <__vector_1+0x50>
 37a:	80 e0       	ldi	r24, 0x00	; 0
 37c:	8f 5f       	subi	r24, 0xFF	; 255
 37e:	89 13       	cpse	r24, r25
 380:	fd cf       	rjmp	.-6      	; 0x37c <__vector_1+0x4a>
			//printf("%d \t", (int8_t) msg->data[byte]);
		}
		timer_driver_set_duty_cycle(msg->data[0]);
 382:	8a 81       	ldd	r24, Y+2	; 0x02
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	8e d0       	rcall	.+284    	; 0x4a4 <timer_driver_set_duty_cycle>
		can_controller_write(MCP_CANINTF, 0x00);
		sei();
		return;
	}
	//printf("before:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	can_controller_write(MCP_CANINTF, 0x00);
 388:	60 e0       	ldi	r22, 0x00	; 0
 38a:	8c e2       	ldi	r24, 0x2C	; 44
 38c:	5f df       	rcall	.-322    	; 0x24c <can_controller_write>
	//can_controller_write(MCP_EFLG, 0x00);
	//printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	//printf("===========================================\n\r");
	free(msg);
 38e:	ce 01       	movw	r24, r28
 390:	f6 d1       	rcall	.+1004   	; 0x77e <free>
	can_controller_write(MCP_CANINTF, 0x00);
 392:	60 e0       	ldi	r22, 0x00	; 0
 394:	8c e2       	ldi	r24, 0x2C	; 44
 396:	5a df       	rcall	.-332    	; 0x24c <can_controller_write>
	sei();
 398:	78 94       	sei
 39a:	09 c0       	rjmp	.+18     	; 0x3ae <__vector_1+0x7c>
// 			printf("%d \n\r", msg->data[byte]);
// 		}
// 	}
	else
	{
		can_controller_write(MCP_CANINTF, 0x00);
 39c:	60 e0       	ldi	r22, 0x00	; 0
 39e:	8c e2       	ldi	r24, 0x2C	; 44
 3a0:	55 df       	rcall	.-342    	; 0x24c <can_controller_write>
		//can_controller_write(MCP_EFLG, 0x00);
		free(msg);
 3a2:	ce 01       	movw	r24, r28
 3a4:	ec d1       	rcall	.+984    	; 0x77e <free>
		can_controller_write(MCP_CANINTF, 0x00);
 3a6:	60 e0       	ldi	r22, 0x00	; 0
 3a8:	8c e2       	ldi	r24, 0x2C	; 44
 3aa:	50 df       	rcall	.-352    	; 0x24c <can_controller_write>
		sei();
 3ac:	78 94       	sei
	//printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	//printf("===========================================\n\r");
	free(msg);
	can_controller_write(MCP_CANINTF, 0x00);
	sei();
}
 3ae:	ff 91       	pop	r31
 3b0:	ef 91       	pop	r30
 3b2:	df 91       	pop	r29
 3b4:	cf 91       	pop	r28
 3b6:	bf 91       	pop	r27
 3b8:	af 91       	pop	r26
 3ba:	9f 91       	pop	r25
 3bc:	8f 91       	pop	r24
 3be:	7f 91       	pop	r23
 3c0:	6f 91       	pop	r22
 3c2:	5f 91       	pop	r21
 3c4:	4f 91       	pop	r20
 3c6:	3f 91       	pop	r19
 3c8:	2f 91       	pop	r18
 3ca:	0f 90       	pop	r0
 3cc:	0b be       	out	0x3b, r0	; 59
 3ce:	0f 90       	pop	r0
 3d0:	0f be       	out	0x3f, r0	; 63
 3d2:	0f 90       	pop	r0
 3d4:	1f 90       	pop	r1
 3d6:	18 95       	reti

000003d8 <dac_init>:

void dac_init()
{
	//reset ADC and put it to normal mode
	//uint8_t cmd = 0b00010000;
	TWI_Master_Initialise();
 3d8:	87 d0       	rcall	.+270    	; 0x4e8 <TWI_Master_Initialise>
	sei();
 3da:	78 94       	sei
	//set SCL and SDA as outputs
 	set_bit(DDRD, PD0);
 3dc:	50 9a       	sbi	0x0a, 0	; 10
 	set_bit(DDRD, PD1);	
 3de:	51 9a       	sbi	0x0a, 1	; 10
 3e0:	08 95       	ret

000003e2 <main>:


int main(void)
{
//	cli();
	USART_Init(MYUBRR);
 3e2:	87 e6       	ldi	r24, 0x67	; 103
 3e4:	90 e0       	ldi	r25, 0x00	; 0
 3e6:	1d d1       	rcall	.+570    	; 0x622 <USART_Init>
	spi_init();
 3e8:	29 d0       	rcall	.+82     	; 0x43c <spi_init>
	can_controller_init();
 3ea:	3f df       	rcall	.-386    	; 0x26a <can_controller_init>
	can_init();
 3ec:	63 df       	rcall	.-314    	; 0x2b4 <can_init>
	timer_driver_init();
 3ee:	2e d0       	rcall	.+92     	; 0x44c <timer_driver_init>
	adc_init();
 3f0:	ea de       	rcall	.-556    	; 0x1c6 <adc_init>
	dac_init();
 3f2:	f2 df       	rcall	.-28     	; 0x3d8 <dac_init>
//	sei();
	printf("Hello from node 2!\n\r");
 3f4:	86 e9       	ldi	r24, 0x96	; 150
 3f6:	92 e0       	ldi	r25, 0x02	; 2
 3f8:	9f 93       	push	r25
 3fa:	8f 93       	push	r24
 3fc:	99 d2       	rcall	.+1330   	; 0x930 <printf>
 3fe:	0f 90       	pop	r0
 400:	0f 90       	pop	r0
// 		score = record_score(score);
// 		printf("ADC read: %d\t Score: %d\n\r", adc_read(0), score);
// 		
 		//dac_driver_send(255);
		_delay_ms(500);
		printf("RUUUUNNNN\n\r");
 402:	cb ea       	ldi	r28, 0xAB	; 171
 404:	d2 e0       	ldi	r29, 0x02	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 406:	2f ef       	ldi	r18, 0xFF	; 255
 408:	89 e6       	ldi	r24, 0x69	; 105
 40a:	98 e1       	ldi	r25, 0x18	; 24
 40c:	21 50       	subi	r18, 0x01	; 1
 40e:	80 40       	sbci	r24, 0x00	; 0
 410:	90 40       	sbci	r25, 0x00	; 0
 412:	e1 f7       	brne	.-8      	; 0x40c <main+0x2a>
 414:	00 c0       	rjmp	.+0      	; 0x416 <main+0x34>
 416:	00 00       	nop
 418:	df 93       	push	r29
 41a:	cf 93       	push	r28
 41c:	89 d2       	rcall	.+1298   	; 0x930 <printf>
 41e:	0f 90       	pop	r0
 420:	0f 90       	pop	r0
 422:	f1 cf       	rjmp	.-30     	; 0x406 <main+0x24>

00000424 <SPI_MasterInit>:
//TODO - define for register bit (reusable code)

void SPI_MasterInit(void)
{
	/* Set MOSI, SCK and SS output all others input */
	DDRB |= (1<<PB2)|(1<<PB1)|(1<<PB7)|(1<<PB0);
 424:	84 b1       	in	r24, 0x04	; 4
 426:	87 68       	ori	r24, 0x87	; 135
 428:	84 b9       	out	0x04, r24	; 4
	//Set MISO as input
	DDRB &= ~(1<<PB3);
 42a:	23 98       	cbi	0x04, 3	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
 42c:	81 e5       	ldi	r24, 0x51	; 81
 42e:	8c bd       	out	0x2c, r24	; 44
 430:	08 95       	ret

00000432 <SPI_MasterTransmit>:
}

void SPI_MasterTransmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
 432:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
 434:	0d b4       	in	r0, 0x2d	; 45
 436:	07 fe       	sbrs	r0, 7
 438:	fd cf       	rjmp	.-6      	; 0x434 <SPI_MasterTransmit+0x2>
}
 43a:	08 95       	ret

0000043c <spi_init>:
// }


void spi_init()
{
	SPI_MasterInit();
 43c:	f3 cf       	rjmp	.-26     	; 0x424 <SPI_MasterInit>
 43e:	08 95       	ret

00000440 <spi_send>:
}

void spi_send(char data)
{
	SPI_MasterTransmit(data);
 440:	f8 cf       	rjmp	.-16     	; 0x432 <SPI_MasterTransmit>
 442:	08 95       	ret

00000444 <spi_read>:
	
}

char spi_read()
{
	SPI_MasterTransmit(0x00);
 444:	80 e0       	ldi	r24, 0x00	; 0
 446:	f5 df       	rcall	.-22     	; 0x432 <SPI_MasterTransmit>
	return SPDR;
 448:	8e b5       	in	r24, 0x2e	; 46
}
 44a:	08 95       	ret

0000044c <timer_driver_init>:
#include <avr/io.h>
#include "avr/interrupt.h"

void timer_driver_init()
{
	set_bit(DDRE, PE3);
 44c:	6b 9a       	sbi	0x0d, 3	; 13
	cli();
 44e:	f8 94       	cli
	//TOP = 16MHz/pre-scale/50Hz
	ICR3 = 39999;
 450:	8f e3       	ldi	r24, 0x3F	; 63
 452:	9c e9       	ldi	r25, 0x9C	; 156
 454:	90 93 97 00 	sts	0x0097, r25
 458:	80 93 96 00 	sts	0x0096, r24
	
	//duty_cycle
	OCR3A = 3999;
 45c:	8f e9       	ldi	r24, 0x9F	; 159
 45e:	9f e0       	ldi	r25, 0x0F	; 15
 460:	90 93 99 00 	sts	0x0099, r25
 464:	80 93 98 00 	sts	0x0098, r24
	
	//Set pre-scale to 8
	clear_bit(TCCR3B, CS30);
 468:	a1 e9       	ldi	r26, 0x91	; 145
 46a:	b0 e0       	ldi	r27, 0x00	; 0
 46c:	8c 91       	ld	r24, X
 46e:	8e 7f       	andi	r24, 0xFE	; 254
 470:	8c 93       	st	X, r24
	set_bit(TCCR3B, CS31);
 472:	8c 91       	ld	r24, X
 474:	82 60       	ori	r24, 0x02	; 2
 476:	8c 93       	st	X, r24
	clear_bit(TCCR3B, CS32);
 478:	8c 91       	ld	r24, X
 47a:	8b 7f       	andi	r24, 0xFB	; 251
 47c:	8c 93       	st	X, r24
	
	//Set mode of operation to 14 (Fast PWM with ICRn)
	set_bit(TCCR3A, WGM31);
 47e:	e0 e9       	ldi	r30, 0x90	; 144
 480:	f0 e0       	ldi	r31, 0x00	; 0
 482:	80 81       	ld	r24, Z
 484:	82 60       	ori	r24, 0x02	; 2
 486:	80 83       	st	Z, r24
	clear_bit(TCCR3A, WGM30);
 488:	80 81       	ld	r24, Z
 48a:	8e 7f       	andi	r24, 0xFE	; 254
 48c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM33) | (1 << WGM32);
 48e:	8c 91       	ld	r24, X
 490:	88 61       	ori	r24, 0x18	; 24
 492:	8c 93       	st	X, r24
	
	//Enable compare interruption on reg OCRnA
	set_bit(TCCR3A, COM3A1);
 494:	80 81       	ld	r24, Z
 496:	80 68       	ori	r24, 0x80	; 128
 498:	80 83       	st	Z, r24
	clear_bit(TCCR3A, COM3A0);
 49a:	80 81       	ld	r24, Z
 49c:	8f 7b       	andi	r24, 0xBF	; 191
 49e:	80 83       	st	Z, r24

	sei();
 4a0:	78 94       	sei
 4a2:	08 95       	ret

000004a4 <timer_driver_set_duty_cycle>:
}

void timer_driver_set_duty_cycle(int8_t position)
{
	int duty_cycle = 10 * position + 2999;
 4a4:	99 27       	eor	r25, r25
 4a6:	87 fd       	sbrc	r24, 7
 4a8:	90 95       	com	r25
 4aa:	9c 01       	movw	r18, r24
 4ac:	22 0f       	add	r18, r18
 4ae:	33 1f       	adc	r19, r19
 4b0:	88 0f       	add	r24, r24
 4b2:	99 1f       	adc	r25, r25
 4b4:	88 0f       	add	r24, r24
 4b6:	99 1f       	adc	r25, r25
 4b8:	88 0f       	add	r24, r24
 4ba:	99 1f       	adc	r25, r25
 4bc:	82 0f       	add	r24, r18
 4be:	93 1f       	adc	r25, r19
 4c0:	89 54       	subi	r24, 0x49	; 73
 4c2:	94 4f       	sbci	r25, 0xF4	; 244
	
	if (duty_cycle < 1999)
 4c4:	8f 3c       	cpi	r24, 0xCF	; 207
 4c6:	27 e0       	ldi	r18, 0x07	; 7
 4c8:	92 07       	cpc	r25, r18
 4ca:	3c f0       	brlt	.+14     	; 0x4da <timer_driver_set_duty_cycle+0x36>
 4cc:	80 3a       	cpi	r24, 0xA0	; 160
 4ce:	2f e0       	ldi	r18, 0x0F	; 15
 4d0:	92 07       	cpc	r25, r18
 4d2:	2c f0       	brlt	.+10     	; 0x4de <timer_driver_set_duty_cycle+0x3a>
 4d4:	8f e9       	ldi	r24, 0x9F	; 159
 4d6:	9f e0       	ldi	r25, 0x0F	; 15
 4d8:	02 c0       	rjmp	.+4      	; 0x4de <timer_driver_set_duty_cycle+0x3a>
		duty_cycle = 1999;
 4da:	8f ec       	ldi	r24, 0xCF	; 207
 4dc:	97 e0       	ldi	r25, 0x07	; 7
	else if (duty_cycle > 3999)
		duty_cycle = 3999;
	
	OCR3A = (uint16_t) duty_cycle;
 4de:	90 93 99 00 	sts	0x0099, r25
 4e2:	80 93 98 00 	sts	0x0098, r24
 4e6:	08 95       	ret

000004e8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 4e8:	8c e0       	ldi	r24, 0x0C	; 12
 4ea:	80 93 b8 00 	sts	0x00B8, r24
 4ee:	8f ef       	ldi	r24, 0xFF	; 255
 4f0:	80 93 bb 00 	sts	0x00BB, r24
 4f4:	84 e0       	ldi	r24, 0x04	; 4
 4f6:	80 93 bc 00 	sts	0x00BC, r24
 4fa:	08 95       	ret

000004fc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 4fc:	1f 92       	push	r1
 4fe:	0f 92       	push	r0
 500:	0f b6       	in	r0, 0x3f	; 63
 502:	0f 92       	push	r0
 504:	11 24       	eor	r1, r1
 506:	0b b6       	in	r0, 0x3b	; 59
 508:	0f 92       	push	r0
 50a:	2f 93       	push	r18
 50c:	3f 93       	push	r19
 50e:	8f 93       	push	r24
 510:	9f 93       	push	r25
 512:	af 93       	push	r26
 514:	bf 93       	push	r27
 516:	ef 93       	push	r30
 518:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 51a:	80 91 b9 00 	lds	r24, 0x00B9
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	fc 01       	movw	r30, r24
 522:	38 97       	sbiw	r30, 0x08	; 8
 524:	e1 35       	cpi	r30, 0x51	; 81
 526:	f1 05       	cpc	r31, r1
 528:	08 f0       	brcs	.+2      	; 0x52c <__vector_39+0x30>
 52a:	55 c0       	rjmp	.+170    	; 0x5d6 <__vector_39+0xda>
 52c:	ee 58       	subi	r30, 0x8E	; 142
 52e:	ff 4f       	sbci	r31, 0xFF	; 255
 530:	88 c0       	rjmp	.+272    	; 0x642 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 532:	10 92 b8 02 	sts	0x02B8, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 536:	e0 91 b8 02 	lds	r30, 0x02B8
 53a:	80 91 ba 02 	lds	r24, 0x02BA
 53e:	e8 17       	cp	r30, r24
 540:	70 f4       	brcc	.+28     	; 0x55e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 542:	81 e0       	ldi	r24, 0x01	; 1
 544:	8e 0f       	add	r24, r30
 546:	80 93 b8 02 	sts	0x02B8, r24
 54a:	f0 e0       	ldi	r31, 0x00	; 0
 54c:	e5 54       	subi	r30, 0x45	; 69
 54e:	fd 4f       	sbci	r31, 0xFD	; 253
 550:	80 81       	ld	r24, Z
 552:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 556:	85 e8       	ldi	r24, 0x85	; 133
 558:	80 93 bc 00 	sts	0x00BC, r24
 55c:	43 c0       	rjmp	.+134    	; 0x5e4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 55e:	80 91 b9 02 	lds	r24, 0x02B9
 562:	81 60       	ori	r24, 0x01	; 1
 564:	80 93 b9 02 	sts	0x02B9, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 568:	84 e9       	ldi	r24, 0x94	; 148
 56a:	80 93 bc 00 	sts	0x00BC, r24
 56e:	3a c0       	rjmp	.+116    	; 0x5e4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 570:	e0 91 b8 02 	lds	r30, 0x02B8
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	8e 0f       	add	r24, r30
 578:	80 93 b8 02 	sts	0x02B8, r24
 57c:	80 91 bb 00 	lds	r24, 0x00BB
 580:	f0 e0       	ldi	r31, 0x00	; 0
 582:	e5 54       	subi	r30, 0x45	; 69
 584:	fd 4f       	sbci	r31, 0xFD	; 253
 586:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 588:	20 91 b8 02 	lds	r18, 0x02B8
 58c:	30 e0       	ldi	r19, 0x00	; 0
 58e:	80 91 ba 02 	lds	r24, 0x02BA
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	01 97       	sbiw	r24, 0x01	; 1
 596:	28 17       	cp	r18, r24
 598:	39 07       	cpc	r19, r25
 59a:	24 f4       	brge	.+8      	; 0x5a4 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 59c:	85 ec       	ldi	r24, 0xC5	; 197
 59e:	80 93 bc 00 	sts	0x00BC, r24
 5a2:	20 c0       	rjmp	.+64     	; 0x5e4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5a4:	85 e8       	ldi	r24, 0x85	; 133
 5a6:	80 93 bc 00 	sts	0x00BC, r24
 5aa:	1c c0       	rjmp	.+56     	; 0x5e4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 5ac:	80 91 bb 00 	lds	r24, 0x00BB
 5b0:	e0 91 b8 02 	lds	r30, 0x02B8
 5b4:	f0 e0       	ldi	r31, 0x00	; 0
 5b6:	e5 54       	subi	r30, 0x45	; 69
 5b8:	fd 4f       	sbci	r31, 0xFD	; 253
 5ba:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 5bc:	80 91 b9 02 	lds	r24, 0x02B9
 5c0:	81 60       	ori	r24, 0x01	; 1
 5c2:	80 93 b9 02 	sts	0x02B9, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5c6:	84 e9       	ldi	r24, 0x94	; 148
 5c8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 5cc:	0b c0       	rjmp	.+22     	; 0x5e4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5ce:	85 ea       	ldi	r24, 0xA5	; 165
 5d0:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 5d4:	07 c0       	rjmp	.+14     	; 0x5e4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 5d6:	80 91 b9 00 	lds	r24, 0x00B9
 5da:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 5de:	84 e0       	ldi	r24, 0x04	; 4
 5e0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 5e4:	ff 91       	pop	r31
 5e6:	ef 91       	pop	r30
 5e8:	bf 91       	pop	r27
 5ea:	af 91       	pop	r26
 5ec:	9f 91       	pop	r25
 5ee:	8f 91       	pop	r24
 5f0:	3f 91       	pop	r19
 5f2:	2f 91       	pop	r18
 5f4:	0f 90       	pop	r0
 5f6:	0b be       	out	0x3b, r0	; 59
 5f8:	0f 90       	pop	r0
 5fa:	0f be       	out	0x3f, r0	; 63
 5fc:	0f 90       	pop	r0
 5fe:	1f 90       	pop	r1
 600:	18 95       	reti

00000602 <USART_Transmit>:
 602:	e0 ec       	ldi	r30, 0xC0	; 192
 604:	f0 e0       	ldi	r31, 0x00	; 0
 606:	90 81       	ld	r25, Z
 608:	95 ff       	sbrs	r25, 5
 60a:	fd cf       	rjmp	.-6      	; 0x606 <USART_Transmit+0x4>
 60c:	80 93 c6 00 	sts	0x00C6, r24
 610:	08 95       	ret

00000612 <USART_Receive>:
 612:	e0 ec       	ldi	r30, 0xC0	; 192
 614:	f0 e0       	ldi	r31, 0x00	; 0
 616:	80 81       	ld	r24, Z
 618:	88 23       	and	r24, r24
 61a:	ec f7       	brge	.-6      	; 0x616 <USART_Receive+0x4>
 61c:	80 91 c6 00 	lds	r24, 0x00C6
 620:	08 95       	ret

00000622 <USART_Init>:
 622:	90 93 c5 00 	sts	0x00C5, r25
 626:	80 93 c4 00 	sts	0x00C4, r24
 62a:	88 e1       	ldi	r24, 0x18	; 24
 62c:	80 93 c1 00 	sts	0x00C1, r24
 630:	8e e0       	ldi	r24, 0x0E	; 14
 632:	80 93 c2 00 	sts	0x00C2, r24
 636:	69 e0       	ldi	r22, 0x09	; 9
 638:	73 e0       	ldi	r23, 0x03	; 3
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	93 e0       	ldi	r25, 0x03	; 3
 63e:	2e c1       	rjmp	.+604    	; 0x89c <fdevopen>
 640:	08 95       	ret

00000642 <__tablejump2__>:
 642:	ee 0f       	add	r30, r30
 644:	ff 1f       	adc	r31, r31

00000646 <__tablejump__>:
 646:	05 90       	lpm	r0, Z+
 648:	f4 91       	lpm	r31, Z
 64a:	e0 2d       	mov	r30, r0
 64c:	19 94       	eijmp

0000064e <malloc>:
 64e:	cf 93       	push	r28
 650:	df 93       	push	r29
 652:	82 30       	cpi	r24, 0x02	; 2
 654:	91 05       	cpc	r25, r1
 656:	10 f4       	brcc	.+4      	; 0x65c <malloc+0xe>
 658:	82 e0       	ldi	r24, 0x02	; 2
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	e0 91 c1 02 	lds	r30, 0x02C1
 660:	f0 91 c2 02 	lds	r31, 0x02C2
 664:	20 e0       	ldi	r18, 0x00	; 0
 666:	30 e0       	ldi	r19, 0x00	; 0
 668:	a0 e0       	ldi	r26, 0x00	; 0
 66a:	b0 e0       	ldi	r27, 0x00	; 0
 66c:	30 97       	sbiw	r30, 0x00	; 0
 66e:	39 f1       	breq	.+78     	; 0x6be <malloc+0x70>
 670:	40 81       	ld	r20, Z
 672:	51 81       	ldd	r21, Z+1	; 0x01
 674:	48 17       	cp	r20, r24
 676:	59 07       	cpc	r21, r25
 678:	b8 f0       	brcs	.+46     	; 0x6a8 <malloc+0x5a>
 67a:	48 17       	cp	r20, r24
 67c:	59 07       	cpc	r21, r25
 67e:	71 f4       	brne	.+28     	; 0x69c <malloc+0x4e>
 680:	82 81       	ldd	r24, Z+2	; 0x02
 682:	93 81       	ldd	r25, Z+3	; 0x03
 684:	10 97       	sbiw	r26, 0x00	; 0
 686:	29 f0       	breq	.+10     	; 0x692 <malloc+0x44>
 688:	13 96       	adiw	r26, 0x03	; 3
 68a:	9c 93       	st	X, r25
 68c:	8e 93       	st	-X, r24
 68e:	12 97       	sbiw	r26, 0x02	; 2
 690:	2c c0       	rjmp	.+88     	; 0x6ea <malloc+0x9c>
 692:	90 93 c2 02 	sts	0x02C2, r25
 696:	80 93 c1 02 	sts	0x02C1, r24
 69a:	27 c0       	rjmp	.+78     	; 0x6ea <malloc+0x9c>
 69c:	21 15       	cp	r18, r1
 69e:	31 05       	cpc	r19, r1
 6a0:	31 f0       	breq	.+12     	; 0x6ae <malloc+0x60>
 6a2:	42 17       	cp	r20, r18
 6a4:	53 07       	cpc	r21, r19
 6a6:	18 f0       	brcs	.+6      	; 0x6ae <malloc+0x60>
 6a8:	a9 01       	movw	r20, r18
 6aa:	db 01       	movw	r26, r22
 6ac:	01 c0       	rjmp	.+2      	; 0x6b0 <malloc+0x62>
 6ae:	ef 01       	movw	r28, r30
 6b0:	9a 01       	movw	r18, r20
 6b2:	bd 01       	movw	r22, r26
 6b4:	df 01       	movw	r26, r30
 6b6:	02 80       	ldd	r0, Z+2	; 0x02
 6b8:	f3 81       	ldd	r31, Z+3	; 0x03
 6ba:	e0 2d       	mov	r30, r0
 6bc:	d7 cf       	rjmp	.-82     	; 0x66c <malloc+0x1e>
 6be:	21 15       	cp	r18, r1
 6c0:	31 05       	cpc	r19, r1
 6c2:	f9 f0       	breq	.+62     	; 0x702 <malloc+0xb4>
 6c4:	28 1b       	sub	r18, r24
 6c6:	39 0b       	sbc	r19, r25
 6c8:	24 30       	cpi	r18, 0x04	; 4
 6ca:	31 05       	cpc	r19, r1
 6cc:	80 f4       	brcc	.+32     	; 0x6ee <malloc+0xa0>
 6ce:	8a 81       	ldd	r24, Y+2	; 0x02
 6d0:	9b 81       	ldd	r25, Y+3	; 0x03
 6d2:	61 15       	cp	r22, r1
 6d4:	71 05       	cpc	r23, r1
 6d6:	21 f0       	breq	.+8      	; 0x6e0 <malloc+0x92>
 6d8:	fb 01       	movw	r30, r22
 6da:	93 83       	std	Z+3, r25	; 0x03
 6dc:	82 83       	std	Z+2, r24	; 0x02
 6de:	04 c0       	rjmp	.+8      	; 0x6e8 <malloc+0x9a>
 6e0:	90 93 c2 02 	sts	0x02C2, r25
 6e4:	80 93 c1 02 	sts	0x02C1, r24
 6e8:	fe 01       	movw	r30, r28
 6ea:	32 96       	adiw	r30, 0x02	; 2
 6ec:	44 c0       	rjmp	.+136    	; 0x776 <malloc+0x128>
 6ee:	fe 01       	movw	r30, r28
 6f0:	e2 0f       	add	r30, r18
 6f2:	f3 1f       	adc	r31, r19
 6f4:	81 93       	st	Z+, r24
 6f6:	91 93       	st	Z+, r25
 6f8:	22 50       	subi	r18, 0x02	; 2
 6fa:	31 09       	sbc	r19, r1
 6fc:	39 83       	std	Y+1, r19	; 0x01
 6fe:	28 83       	st	Y, r18
 700:	3a c0       	rjmp	.+116    	; 0x776 <malloc+0x128>
 702:	20 91 bf 02 	lds	r18, 0x02BF
 706:	30 91 c0 02 	lds	r19, 0x02C0
 70a:	23 2b       	or	r18, r19
 70c:	41 f4       	brne	.+16     	; 0x71e <malloc+0xd0>
 70e:	20 91 02 02 	lds	r18, 0x0202
 712:	30 91 03 02 	lds	r19, 0x0203
 716:	30 93 c0 02 	sts	0x02C0, r19
 71a:	20 93 bf 02 	sts	0x02BF, r18
 71e:	20 91 00 02 	lds	r18, 0x0200
 722:	30 91 01 02 	lds	r19, 0x0201
 726:	21 15       	cp	r18, r1
 728:	31 05       	cpc	r19, r1
 72a:	41 f4       	brne	.+16     	; 0x73c <malloc+0xee>
 72c:	2d b7       	in	r18, 0x3d	; 61
 72e:	3e b7       	in	r19, 0x3e	; 62
 730:	40 91 04 02 	lds	r20, 0x0204
 734:	50 91 05 02 	lds	r21, 0x0205
 738:	24 1b       	sub	r18, r20
 73a:	35 0b       	sbc	r19, r21
 73c:	e0 91 bf 02 	lds	r30, 0x02BF
 740:	f0 91 c0 02 	lds	r31, 0x02C0
 744:	e2 17       	cp	r30, r18
 746:	f3 07       	cpc	r31, r19
 748:	a0 f4       	brcc	.+40     	; 0x772 <malloc+0x124>
 74a:	2e 1b       	sub	r18, r30
 74c:	3f 0b       	sbc	r19, r31
 74e:	28 17       	cp	r18, r24
 750:	39 07       	cpc	r19, r25
 752:	78 f0       	brcs	.+30     	; 0x772 <malloc+0x124>
 754:	ac 01       	movw	r20, r24
 756:	4e 5f       	subi	r20, 0xFE	; 254
 758:	5f 4f       	sbci	r21, 0xFF	; 255
 75a:	24 17       	cp	r18, r20
 75c:	35 07       	cpc	r19, r21
 75e:	48 f0       	brcs	.+18     	; 0x772 <malloc+0x124>
 760:	4e 0f       	add	r20, r30
 762:	5f 1f       	adc	r21, r31
 764:	50 93 c0 02 	sts	0x02C0, r21
 768:	40 93 bf 02 	sts	0x02BF, r20
 76c:	81 93       	st	Z+, r24
 76e:	91 93       	st	Z+, r25
 770:	02 c0       	rjmp	.+4      	; 0x776 <malloc+0x128>
 772:	e0 e0       	ldi	r30, 0x00	; 0
 774:	f0 e0       	ldi	r31, 0x00	; 0
 776:	cf 01       	movw	r24, r30
 778:	df 91       	pop	r29
 77a:	cf 91       	pop	r28
 77c:	08 95       	ret

0000077e <free>:
 77e:	cf 93       	push	r28
 780:	df 93       	push	r29
 782:	00 97       	sbiw	r24, 0x00	; 0
 784:	09 f4       	brne	.+2      	; 0x788 <free+0xa>
 786:	87 c0       	rjmp	.+270    	; 0x896 <free+0x118>
 788:	fc 01       	movw	r30, r24
 78a:	32 97       	sbiw	r30, 0x02	; 2
 78c:	13 82       	std	Z+3, r1	; 0x03
 78e:	12 82       	std	Z+2, r1	; 0x02
 790:	c0 91 c1 02 	lds	r28, 0x02C1
 794:	d0 91 c2 02 	lds	r29, 0x02C2
 798:	20 97       	sbiw	r28, 0x00	; 0
 79a:	81 f4       	brne	.+32     	; 0x7bc <free+0x3e>
 79c:	20 81       	ld	r18, Z
 79e:	31 81       	ldd	r19, Z+1	; 0x01
 7a0:	28 0f       	add	r18, r24
 7a2:	39 1f       	adc	r19, r25
 7a4:	80 91 bf 02 	lds	r24, 0x02BF
 7a8:	90 91 c0 02 	lds	r25, 0x02C0
 7ac:	82 17       	cp	r24, r18
 7ae:	93 07       	cpc	r25, r19
 7b0:	79 f5       	brne	.+94     	; 0x810 <free+0x92>
 7b2:	f0 93 c0 02 	sts	0x02C0, r31
 7b6:	e0 93 bf 02 	sts	0x02BF, r30
 7ba:	6d c0       	rjmp	.+218    	; 0x896 <free+0x118>
 7bc:	de 01       	movw	r26, r28
 7be:	20 e0       	ldi	r18, 0x00	; 0
 7c0:	30 e0       	ldi	r19, 0x00	; 0
 7c2:	ae 17       	cp	r26, r30
 7c4:	bf 07       	cpc	r27, r31
 7c6:	50 f4       	brcc	.+20     	; 0x7dc <free+0x5e>
 7c8:	12 96       	adiw	r26, 0x02	; 2
 7ca:	4d 91       	ld	r20, X+
 7cc:	5c 91       	ld	r21, X
 7ce:	13 97       	sbiw	r26, 0x03	; 3
 7d0:	9d 01       	movw	r18, r26
 7d2:	41 15       	cp	r20, r1
 7d4:	51 05       	cpc	r21, r1
 7d6:	09 f1       	breq	.+66     	; 0x81a <free+0x9c>
 7d8:	da 01       	movw	r26, r20
 7da:	f3 cf       	rjmp	.-26     	; 0x7c2 <free+0x44>
 7dc:	b3 83       	std	Z+3, r27	; 0x03
 7de:	a2 83       	std	Z+2, r26	; 0x02
 7e0:	40 81       	ld	r20, Z
 7e2:	51 81       	ldd	r21, Z+1	; 0x01
 7e4:	84 0f       	add	r24, r20
 7e6:	95 1f       	adc	r25, r21
 7e8:	8a 17       	cp	r24, r26
 7ea:	9b 07       	cpc	r25, r27
 7ec:	71 f4       	brne	.+28     	; 0x80a <free+0x8c>
 7ee:	8d 91       	ld	r24, X+
 7f0:	9c 91       	ld	r25, X
 7f2:	11 97       	sbiw	r26, 0x01	; 1
 7f4:	84 0f       	add	r24, r20
 7f6:	95 1f       	adc	r25, r21
 7f8:	02 96       	adiw	r24, 0x02	; 2
 7fa:	91 83       	std	Z+1, r25	; 0x01
 7fc:	80 83       	st	Z, r24
 7fe:	12 96       	adiw	r26, 0x02	; 2
 800:	8d 91       	ld	r24, X+
 802:	9c 91       	ld	r25, X
 804:	13 97       	sbiw	r26, 0x03	; 3
 806:	93 83       	std	Z+3, r25	; 0x03
 808:	82 83       	std	Z+2, r24	; 0x02
 80a:	21 15       	cp	r18, r1
 80c:	31 05       	cpc	r19, r1
 80e:	29 f4       	brne	.+10     	; 0x81a <free+0x9c>
 810:	f0 93 c2 02 	sts	0x02C2, r31
 814:	e0 93 c1 02 	sts	0x02C1, r30
 818:	3e c0       	rjmp	.+124    	; 0x896 <free+0x118>
 81a:	d9 01       	movw	r26, r18
 81c:	13 96       	adiw	r26, 0x03	; 3
 81e:	fc 93       	st	X, r31
 820:	ee 93       	st	-X, r30
 822:	12 97       	sbiw	r26, 0x02	; 2
 824:	4d 91       	ld	r20, X+
 826:	5d 91       	ld	r21, X+
 828:	a4 0f       	add	r26, r20
 82a:	b5 1f       	adc	r27, r21
 82c:	ea 17       	cp	r30, r26
 82e:	fb 07       	cpc	r31, r27
 830:	79 f4       	brne	.+30     	; 0x850 <free+0xd2>
 832:	80 81       	ld	r24, Z
 834:	91 81       	ldd	r25, Z+1	; 0x01
 836:	84 0f       	add	r24, r20
 838:	95 1f       	adc	r25, r21
 83a:	02 96       	adiw	r24, 0x02	; 2
 83c:	d9 01       	movw	r26, r18
 83e:	11 96       	adiw	r26, 0x01	; 1
 840:	9c 93       	st	X, r25
 842:	8e 93       	st	-X, r24
 844:	82 81       	ldd	r24, Z+2	; 0x02
 846:	93 81       	ldd	r25, Z+3	; 0x03
 848:	13 96       	adiw	r26, 0x03	; 3
 84a:	9c 93       	st	X, r25
 84c:	8e 93       	st	-X, r24
 84e:	12 97       	sbiw	r26, 0x02	; 2
 850:	e0 e0       	ldi	r30, 0x00	; 0
 852:	f0 e0       	ldi	r31, 0x00	; 0
 854:	8a 81       	ldd	r24, Y+2	; 0x02
 856:	9b 81       	ldd	r25, Y+3	; 0x03
 858:	00 97       	sbiw	r24, 0x00	; 0
 85a:	19 f0       	breq	.+6      	; 0x862 <free+0xe4>
 85c:	fe 01       	movw	r30, r28
 85e:	ec 01       	movw	r28, r24
 860:	f9 cf       	rjmp	.-14     	; 0x854 <free+0xd6>
 862:	ce 01       	movw	r24, r28
 864:	02 96       	adiw	r24, 0x02	; 2
 866:	28 81       	ld	r18, Y
 868:	39 81       	ldd	r19, Y+1	; 0x01
 86a:	82 0f       	add	r24, r18
 86c:	93 1f       	adc	r25, r19
 86e:	20 91 bf 02 	lds	r18, 0x02BF
 872:	30 91 c0 02 	lds	r19, 0x02C0
 876:	28 17       	cp	r18, r24
 878:	39 07       	cpc	r19, r25
 87a:	69 f4       	brne	.+26     	; 0x896 <free+0x118>
 87c:	30 97       	sbiw	r30, 0x00	; 0
 87e:	29 f4       	brne	.+10     	; 0x88a <free+0x10c>
 880:	10 92 c2 02 	sts	0x02C2, r1
 884:	10 92 c1 02 	sts	0x02C1, r1
 888:	02 c0       	rjmp	.+4      	; 0x88e <free+0x110>
 88a:	13 82       	std	Z+3, r1	; 0x03
 88c:	12 82       	std	Z+2, r1	; 0x02
 88e:	d0 93 c0 02 	sts	0x02C0, r29
 892:	c0 93 bf 02 	sts	0x02BF, r28
 896:	df 91       	pop	r29
 898:	cf 91       	pop	r28
 89a:	08 95       	ret

0000089c <fdevopen>:
 89c:	0f 93       	push	r16
 89e:	1f 93       	push	r17
 8a0:	cf 93       	push	r28
 8a2:	df 93       	push	r29
 8a4:	ec 01       	movw	r28, r24
 8a6:	8b 01       	movw	r16, r22
 8a8:	00 97       	sbiw	r24, 0x00	; 0
 8aa:	31 f4       	brne	.+12     	; 0x8b8 <fdevopen+0x1c>
 8ac:	61 15       	cp	r22, r1
 8ae:	71 05       	cpc	r23, r1
 8b0:	19 f4       	brne	.+6      	; 0x8b8 <fdevopen+0x1c>
 8b2:	80 e0       	ldi	r24, 0x00	; 0
 8b4:	90 e0       	ldi	r25, 0x00	; 0
 8b6:	37 c0       	rjmp	.+110    	; 0x926 <fdevopen+0x8a>
 8b8:	6e e0       	ldi	r22, 0x0E	; 14
 8ba:	70 e0       	ldi	r23, 0x00	; 0
 8bc:	81 e0       	ldi	r24, 0x01	; 1
 8be:	90 e0       	ldi	r25, 0x00	; 0
 8c0:	36 d2       	rcall	.+1132   	; 0xd2e <calloc>
 8c2:	fc 01       	movw	r30, r24
 8c4:	00 97       	sbiw	r24, 0x00	; 0
 8c6:	a9 f3       	breq	.-22     	; 0x8b2 <fdevopen+0x16>
 8c8:	80 e8       	ldi	r24, 0x80	; 128
 8ca:	83 83       	std	Z+3, r24	; 0x03
 8cc:	01 15       	cp	r16, r1
 8ce:	11 05       	cpc	r17, r1
 8d0:	71 f0       	breq	.+28     	; 0x8ee <fdevopen+0x52>
 8d2:	13 87       	std	Z+11, r17	; 0x0b
 8d4:	02 87       	std	Z+10, r16	; 0x0a
 8d6:	81 e8       	ldi	r24, 0x81	; 129
 8d8:	83 83       	std	Z+3, r24	; 0x03
 8da:	80 91 c3 02 	lds	r24, 0x02C3
 8de:	90 91 c4 02 	lds	r25, 0x02C4
 8e2:	89 2b       	or	r24, r25
 8e4:	21 f4       	brne	.+8      	; 0x8ee <fdevopen+0x52>
 8e6:	f0 93 c4 02 	sts	0x02C4, r31
 8ea:	e0 93 c3 02 	sts	0x02C3, r30
 8ee:	20 97       	sbiw	r28, 0x00	; 0
 8f0:	c9 f0       	breq	.+50     	; 0x924 <fdevopen+0x88>
 8f2:	d1 87       	std	Z+9, r29	; 0x09
 8f4:	c0 87       	std	Z+8, r28	; 0x08
 8f6:	83 81       	ldd	r24, Z+3	; 0x03
 8f8:	82 60       	ori	r24, 0x02	; 2
 8fa:	83 83       	std	Z+3, r24	; 0x03
 8fc:	80 91 c5 02 	lds	r24, 0x02C5
 900:	90 91 c6 02 	lds	r25, 0x02C6
 904:	89 2b       	or	r24, r25
 906:	71 f4       	brne	.+28     	; 0x924 <fdevopen+0x88>
 908:	f0 93 c6 02 	sts	0x02C6, r31
 90c:	e0 93 c5 02 	sts	0x02C5, r30
 910:	80 91 c7 02 	lds	r24, 0x02C7
 914:	90 91 c8 02 	lds	r25, 0x02C8
 918:	89 2b       	or	r24, r25
 91a:	21 f4       	brne	.+8      	; 0x924 <fdevopen+0x88>
 91c:	f0 93 c8 02 	sts	0x02C8, r31
 920:	e0 93 c7 02 	sts	0x02C7, r30
 924:	cf 01       	movw	r24, r30
 926:	df 91       	pop	r29
 928:	cf 91       	pop	r28
 92a:	1f 91       	pop	r17
 92c:	0f 91       	pop	r16
 92e:	08 95       	ret

00000930 <printf>:
 930:	cf 93       	push	r28
 932:	df 93       	push	r29
 934:	cd b7       	in	r28, 0x3d	; 61
 936:	de b7       	in	r29, 0x3e	; 62
 938:	fe 01       	movw	r30, r28
 93a:	36 96       	adiw	r30, 0x06	; 6
 93c:	61 91       	ld	r22, Z+
 93e:	71 91       	ld	r23, Z+
 940:	af 01       	movw	r20, r30
 942:	80 91 c5 02 	lds	r24, 0x02C5
 946:	90 91 c6 02 	lds	r25, 0x02C6
 94a:	03 d0       	rcall	.+6      	; 0x952 <vfprintf>
 94c:	df 91       	pop	r29
 94e:	cf 91       	pop	r28
 950:	08 95       	ret

00000952 <vfprintf>:
 952:	2f 92       	push	r2
 954:	3f 92       	push	r3
 956:	4f 92       	push	r4
 958:	5f 92       	push	r5
 95a:	6f 92       	push	r6
 95c:	7f 92       	push	r7
 95e:	8f 92       	push	r8
 960:	9f 92       	push	r9
 962:	af 92       	push	r10
 964:	bf 92       	push	r11
 966:	cf 92       	push	r12
 968:	df 92       	push	r13
 96a:	ef 92       	push	r14
 96c:	ff 92       	push	r15
 96e:	0f 93       	push	r16
 970:	1f 93       	push	r17
 972:	cf 93       	push	r28
 974:	df 93       	push	r29
 976:	cd b7       	in	r28, 0x3d	; 61
 978:	de b7       	in	r29, 0x3e	; 62
 97a:	2c 97       	sbiw	r28, 0x0c	; 12
 97c:	0f b6       	in	r0, 0x3f	; 63
 97e:	f8 94       	cli
 980:	de bf       	out	0x3e, r29	; 62
 982:	0f be       	out	0x3f, r0	; 63
 984:	cd bf       	out	0x3d, r28	; 61
 986:	7c 01       	movw	r14, r24
 988:	6b 01       	movw	r12, r22
 98a:	8a 01       	movw	r16, r20
 98c:	fc 01       	movw	r30, r24
 98e:	17 82       	std	Z+7, r1	; 0x07
 990:	16 82       	std	Z+6, r1	; 0x06
 992:	83 81       	ldd	r24, Z+3	; 0x03
 994:	81 ff       	sbrs	r24, 1
 996:	b0 c1       	rjmp	.+864    	; 0xcf8 <vfprintf+0x3a6>
 998:	ce 01       	movw	r24, r28
 99a:	01 96       	adiw	r24, 0x01	; 1
 99c:	4c 01       	movw	r8, r24
 99e:	f7 01       	movw	r30, r14
 9a0:	93 81       	ldd	r25, Z+3	; 0x03
 9a2:	f6 01       	movw	r30, r12
 9a4:	93 fd       	sbrc	r25, 3
 9a6:	85 91       	lpm	r24, Z+
 9a8:	93 ff       	sbrs	r25, 3
 9aa:	81 91       	ld	r24, Z+
 9ac:	6f 01       	movw	r12, r30
 9ae:	88 23       	and	r24, r24
 9b0:	09 f4       	brne	.+2      	; 0x9b4 <vfprintf+0x62>
 9b2:	9e c1       	rjmp	.+828    	; 0xcf0 <vfprintf+0x39e>
 9b4:	85 32       	cpi	r24, 0x25	; 37
 9b6:	39 f4       	brne	.+14     	; 0x9c6 <vfprintf+0x74>
 9b8:	93 fd       	sbrc	r25, 3
 9ba:	85 91       	lpm	r24, Z+
 9bc:	93 ff       	sbrs	r25, 3
 9be:	81 91       	ld	r24, Z+
 9c0:	6f 01       	movw	r12, r30
 9c2:	85 32       	cpi	r24, 0x25	; 37
 9c4:	21 f4       	brne	.+8      	; 0x9ce <vfprintf+0x7c>
 9c6:	b7 01       	movw	r22, r14
 9c8:	90 e0       	ldi	r25, 0x00	; 0
 9ca:	e8 d1       	rcall	.+976    	; 0xd9c <fputc>
 9cc:	e8 cf       	rjmp	.-48     	; 0x99e <vfprintf+0x4c>
 9ce:	51 2c       	mov	r5, r1
 9d0:	31 2c       	mov	r3, r1
 9d2:	20 e0       	ldi	r18, 0x00	; 0
 9d4:	20 32       	cpi	r18, 0x20	; 32
 9d6:	a0 f4       	brcc	.+40     	; 0xa00 <vfprintf+0xae>
 9d8:	8b 32       	cpi	r24, 0x2B	; 43
 9da:	69 f0       	breq	.+26     	; 0x9f6 <vfprintf+0xa4>
 9dc:	30 f4       	brcc	.+12     	; 0x9ea <vfprintf+0x98>
 9de:	80 32       	cpi	r24, 0x20	; 32
 9e0:	59 f0       	breq	.+22     	; 0x9f8 <vfprintf+0xa6>
 9e2:	83 32       	cpi	r24, 0x23	; 35
 9e4:	69 f4       	brne	.+26     	; 0xa00 <vfprintf+0xae>
 9e6:	20 61       	ori	r18, 0x10	; 16
 9e8:	2c c0       	rjmp	.+88     	; 0xa42 <vfprintf+0xf0>
 9ea:	8d 32       	cpi	r24, 0x2D	; 45
 9ec:	39 f0       	breq	.+14     	; 0x9fc <vfprintf+0xaa>
 9ee:	80 33       	cpi	r24, 0x30	; 48
 9f0:	39 f4       	brne	.+14     	; 0xa00 <vfprintf+0xae>
 9f2:	21 60       	ori	r18, 0x01	; 1
 9f4:	26 c0       	rjmp	.+76     	; 0xa42 <vfprintf+0xf0>
 9f6:	22 60       	ori	r18, 0x02	; 2
 9f8:	24 60       	ori	r18, 0x04	; 4
 9fa:	23 c0       	rjmp	.+70     	; 0xa42 <vfprintf+0xf0>
 9fc:	28 60       	ori	r18, 0x08	; 8
 9fe:	21 c0       	rjmp	.+66     	; 0xa42 <vfprintf+0xf0>
 a00:	27 fd       	sbrc	r18, 7
 a02:	27 c0       	rjmp	.+78     	; 0xa52 <vfprintf+0x100>
 a04:	30 ed       	ldi	r19, 0xD0	; 208
 a06:	38 0f       	add	r19, r24
 a08:	3a 30       	cpi	r19, 0x0A	; 10
 a0a:	78 f4       	brcc	.+30     	; 0xa2a <vfprintf+0xd8>
 a0c:	26 ff       	sbrs	r18, 6
 a0e:	06 c0       	rjmp	.+12     	; 0xa1c <vfprintf+0xca>
 a10:	fa e0       	ldi	r31, 0x0A	; 10
 a12:	5f 9e       	mul	r5, r31
 a14:	30 0d       	add	r19, r0
 a16:	11 24       	eor	r1, r1
 a18:	53 2e       	mov	r5, r19
 a1a:	13 c0       	rjmp	.+38     	; 0xa42 <vfprintf+0xf0>
 a1c:	8a e0       	ldi	r24, 0x0A	; 10
 a1e:	38 9e       	mul	r3, r24
 a20:	30 0d       	add	r19, r0
 a22:	11 24       	eor	r1, r1
 a24:	33 2e       	mov	r3, r19
 a26:	20 62       	ori	r18, 0x20	; 32
 a28:	0c c0       	rjmp	.+24     	; 0xa42 <vfprintf+0xf0>
 a2a:	8e 32       	cpi	r24, 0x2E	; 46
 a2c:	21 f4       	brne	.+8      	; 0xa36 <vfprintf+0xe4>
 a2e:	26 fd       	sbrc	r18, 6
 a30:	5f c1       	rjmp	.+702    	; 0xcf0 <vfprintf+0x39e>
 a32:	20 64       	ori	r18, 0x40	; 64
 a34:	06 c0       	rjmp	.+12     	; 0xa42 <vfprintf+0xf0>
 a36:	8c 36       	cpi	r24, 0x6C	; 108
 a38:	11 f4       	brne	.+4      	; 0xa3e <vfprintf+0xec>
 a3a:	20 68       	ori	r18, 0x80	; 128
 a3c:	02 c0       	rjmp	.+4      	; 0xa42 <vfprintf+0xf0>
 a3e:	88 36       	cpi	r24, 0x68	; 104
 a40:	41 f4       	brne	.+16     	; 0xa52 <vfprintf+0x100>
 a42:	f6 01       	movw	r30, r12
 a44:	93 fd       	sbrc	r25, 3
 a46:	85 91       	lpm	r24, Z+
 a48:	93 ff       	sbrs	r25, 3
 a4a:	81 91       	ld	r24, Z+
 a4c:	6f 01       	movw	r12, r30
 a4e:	81 11       	cpse	r24, r1
 a50:	c1 cf       	rjmp	.-126    	; 0x9d4 <vfprintf+0x82>
 a52:	98 2f       	mov	r25, r24
 a54:	9f 7d       	andi	r25, 0xDF	; 223
 a56:	95 54       	subi	r25, 0x45	; 69
 a58:	93 30       	cpi	r25, 0x03	; 3
 a5a:	28 f4       	brcc	.+10     	; 0xa66 <vfprintf+0x114>
 a5c:	0c 5f       	subi	r16, 0xFC	; 252
 a5e:	1f 4f       	sbci	r17, 0xFF	; 255
 a60:	ff e3       	ldi	r31, 0x3F	; 63
 a62:	f9 83       	std	Y+1, r31	; 0x01
 a64:	0d c0       	rjmp	.+26     	; 0xa80 <vfprintf+0x12e>
 a66:	83 36       	cpi	r24, 0x63	; 99
 a68:	31 f0       	breq	.+12     	; 0xa76 <vfprintf+0x124>
 a6a:	83 37       	cpi	r24, 0x73	; 115
 a6c:	71 f0       	breq	.+28     	; 0xa8a <vfprintf+0x138>
 a6e:	83 35       	cpi	r24, 0x53	; 83
 a70:	09 f0       	breq	.+2      	; 0xa74 <vfprintf+0x122>
 a72:	57 c0       	rjmp	.+174    	; 0xb22 <vfprintf+0x1d0>
 a74:	21 c0       	rjmp	.+66     	; 0xab8 <vfprintf+0x166>
 a76:	f8 01       	movw	r30, r16
 a78:	80 81       	ld	r24, Z
 a7a:	89 83       	std	Y+1, r24	; 0x01
 a7c:	0e 5f       	subi	r16, 0xFE	; 254
 a7e:	1f 4f       	sbci	r17, 0xFF	; 255
 a80:	44 24       	eor	r4, r4
 a82:	43 94       	inc	r4
 a84:	51 2c       	mov	r5, r1
 a86:	54 01       	movw	r10, r8
 a88:	14 c0       	rjmp	.+40     	; 0xab2 <vfprintf+0x160>
 a8a:	38 01       	movw	r6, r16
 a8c:	f2 e0       	ldi	r31, 0x02	; 2
 a8e:	6f 0e       	add	r6, r31
 a90:	71 1c       	adc	r7, r1
 a92:	f8 01       	movw	r30, r16
 a94:	a0 80       	ld	r10, Z
 a96:	b1 80       	ldd	r11, Z+1	; 0x01
 a98:	26 ff       	sbrs	r18, 6
 a9a:	03 c0       	rjmp	.+6      	; 0xaa2 <vfprintf+0x150>
 a9c:	65 2d       	mov	r22, r5
 a9e:	70 e0       	ldi	r23, 0x00	; 0
 aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <vfprintf+0x154>
 aa2:	6f ef       	ldi	r22, 0xFF	; 255
 aa4:	7f ef       	ldi	r23, 0xFF	; 255
 aa6:	c5 01       	movw	r24, r10
 aa8:	2c 87       	std	Y+12, r18	; 0x0c
 aaa:	6d d1       	rcall	.+730    	; 0xd86 <strnlen>
 aac:	2c 01       	movw	r4, r24
 aae:	83 01       	movw	r16, r6
 ab0:	2c 85       	ldd	r18, Y+12	; 0x0c
 ab2:	2f 77       	andi	r18, 0x7F	; 127
 ab4:	22 2e       	mov	r2, r18
 ab6:	16 c0       	rjmp	.+44     	; 0xae4 <vfprintf+0x192>
 ab8:	38 01       	movw	r6, r16
 aba:	f2 e0       	ldi	r31, 0x02	; 2
 abc:	6f 0e       	add	r6, r31
 abe:	71 1c       	adc	r7, r1
 ac0:	f8 01       	movw	r30, r16
 ac2:	a0 80       	ld	r10, Z
 ac4:	b1 80       	ldd	r11, Z+1	; 0x01
 ac6:	26 ff       	sbrs	r18, 6
 ac8:	03 c0       	rjmp	.+6      	; 0xad0 <vfprintf+0x17e>
 aca:	65 2d       	mov	r22, r5
 acc:	70 e0       	ldi	r23, 0x00	; 0
 ace:	02 c0       	rjmp	.+4      	; 0xad4 <vfprintf+0x182>
 ad0:	6f ef       	ldi	r22, 0xFF	; 255
 ad2:	7f ef       	ldi	r23, 0xFF	; 255
 ad4:	c5 01       	movw	r24, r10
 ad6:	2c 87       	std	Y+12, r18	; 0x0c
 ad8:	44 d1       	rcall	.+648    	; 0xd62 <strnlen_P>
 ada:	2c 01       	movw	r4, r24
 adc:	2c 85       	ldd	r18, Y+12	; 0x0c
 ade:	20 68       	ori	r18, 0x80	; 128
 ae0:	22 2e       	mov	r2, r18
 ae2:	83 01       	movw	r16, r6
 ae4:	23 fc       	sbrc	r2, 3
 ae6:	19 c0       	rjmp	.+50     	; 0xb1a <vfprintf+0x1c8>
 ae8:	83 2d       	mov	r24, r3
 aea:	90 e0       	ldi	r25, 0x00	; 0
 aec:	48 16       	cp	r4, r24
 aee:	59 06       	cpc	r5, r25
 af0:	a0 f4       	brcc	.+40     	; 0xb1a <vfprintf+0x1c8>
 af2:	b7 01       	movw	r22, r14
 af4:	80 e2       	ldi	r24, 0x20	; 32
 af6:	90 e0       	ldi	r25, 0x00	; 0
 af8:	51 d1       	rcall	.+674    	; 0xd9c <fputc>
 afa:	3a 94       	dec	r3
 afc:	f5 cf       	rjmp	.-22     	; 0xae8 <vfprintf+0x196>
 afe:	f5 01       	movw	r30, r10
 b00:	27 fc       	sbrc	r2, 7
 b02:	85 91       	lpm	r24, Z+
 b04:	27 fe       	sbrs	r2, 7
 b06:	81 91       	ld	r24, Z+
 b08:	5f 01       	movw	r10, r30
 b0a:	b7 01       	movw	r22, r14
 b0c:	90 e0       	ldi	r25, 0x00	; 0
 b0e:	46 d1       	rcall	.+652    	; 0xd9c <fputc>
 b10:	31 10       	cpse	r3, r1
 b12:	3a 94       	dec	r3
 b14:	f1 e0       	ldi	r31, 0x01	; 1
 b16:	4f 1a       	sub	r4, r31
 b18:	51 08       	sbc	r5, r1
 b1a:	41 14       	cp	r4, r1
 b1c:	51 04       	cpc	r5, r1
 b1e:	79 f7       	brne	.-34     	; 0xafe <vfprintf+0x1ac>
 b20:	de c0       	rjmp	.+444    	; 0xcde <vfprintf+0x38c>
 b22:	84 36       	cpi	r24, 0x64	; 100
 b24:	11 f0       	breq	.+4      	; 0xb2a <vfprintf+0x1d8>
 b26:	89 36       	cpi	r24, 0x69	; 105
 b28:	31 f5       	brne	.+76     	; 0xb76 <vfprintf+0x224>
 b2a:	f8 01       	movw	r30, r16
 b2c:	27 ff       	sbrs	r18, 7
 b2e:	07 c0       	rjmp	.+14     	; 0xb3e <vfprintf+0x1ec>
 b30:	60 81       	ld	r22, Z
 b32:	71 81       	ldd	r23, Z+1	; 0x01
 b34:	82 81       	ldd	r24, Z+2	; 0x02
 b36:	93 81       	ldd	r25, Z+3	; 0x03
 b38:	0c 5f       	subi	r16, 0xFC	; 252
 b3a:	1f 4f       	sbci	r17, 0xFF	; 255
 b3c:	08 c0       	rjmp	.+16     	; 0xb4e <vfprintf+0x1fc>
 b3e:	60 81       	ld	r22, Z
 b40:	71 81       	ldd	r23, Z+1	; 0x01
 b42:	88 27       	eor	r24, r24
 b44:	77 fd       	sbrc	r23, 7
 b46:	80 95       	com	r24
 b48:	98 2f       	mov	r25, r24
 b4a:	0e 5f       	subi	r16, 0xFE	; 254
 b4c:	1f 4f       	sbci	r17, 0xFF	; 255
 b4e:	2f 76       	andi	r18, 0x6F	; 111
 b50:	b2 2e       	mov	r11, r18
 b52:	97 ff       	sbrs	r25, 7
 b54:	09 c0       	rjmp	.+18     	; 0xb68 <vfprintf+0x216>
 b56:	90 95       	com	r25
 b58:	80 95       	com	r24
 b5a:	70 95       	com	r23
 b5c:	61 95       	neg	r22
 b5e:	7f 4f       	sbci	r23, 0xFF	; 255
 b60:	8f 4f       	sbci	r24, 0xFF	; 255
 b62:	9f 4f       	sbci	r25, 0xFF	; 255
 b64:	20 68       	ori	r18, 0x80	; 128
 b66:	b2 2e       	mov	r11, r18
 b68:	2a e0       	ldi	r18, 0x0A	; 10
 b6a:	30 e0       	ldi	r19, 0x00	; 0
 b6c:	a4 01       	movw	r20, r8
 b6e:	48 d1       	rcall	.+656    	; 0xe00 <__ultoa_invert>
 b70:	a8 2e       	mov	r10, r24
 b72:	a8 18       	sub	r10, r8
 b74:	43 c0       	rjmp	.+134    	; 0xbfc <vfprintf+0x2aa>
 b76:	85 37       	cpi	r24, 0x75	; 117
 b78:	29 f4       	brne	.+10     	; 0xb84 <vfprintf+0x232>
 b7a:	2f 7e       	andi	r18, 0xEF	; 239
 b7c:	b2 2e       	mov	r11, r18
 b7e:	2a e0       	ldi	r18, 0x0A	; 10
 b80:	30 e0       	ldi	r19, 0x00	; 0
 b82:	25 c0       	rjmp	.+74     	; 0xbce <vfprintf+0x27c>
 b84:	f2 2f       	mov	r31, r18
 b86:	f9 7f       	andi	r31, 0xF9	; 249
 b88:	bf 2e       	mov	r11, r31
 b8a:	8f 36       	cpi	r24, 0x6F	; 111
 b8c:	c1 f0       	breq	.+48     	; 0xbbe <vfprintf+0x26c>
 b8e:	18 f4       	brcc	.+6      	; 0xb96 <vfprintf+0x244>
 b90:	88 35       	cpi	r24, 0x58	; 88
 b92:	79 f0       	breq	.+30     	; 0xbb2 <vfprintf+0x260>
 b94:	ad c0       	rjmp	.+346    	; 0xcf0 <vfprintf+0x39e>
 b96:	80 37       	cpi	r24, 0x70	; 112
 b98:	19 f0       	breq	.+6      	; 0xba0 <vfprintf+0x24e>
 b9a:	88 37       	cpi	r24, 0x78	; 120
 b9c:	21 f0       	breq	.+8      	; 0xba6 <vfprintf+0x254>
 b9e:	a8 c0       	rjmp	.+336    	; 0xcf0 <vfprintf+0x39e>
 ba0:	2f 2f       	mov	r18, r31
 ba2:	20 61       	ori	r18, 0x10	; 16
 ba4:	b2 2e       	mov	r11, r18
 ba6:	b4 fe       	sbrs	r11, 4
 ba8:	0d c0       	rjmp	.+26     	; 0xbc4 <vfprintf+0x272>
 baa:	8b 2d       	mov	r24, r11
 bac:	84 60       	ori	r24, 0x04	; 4
 bae:	b8 2e       	mov	r11, r24
 bb0:	09 c0       	rjmp	.+18     	; 0xbc4 <vfprintf+0x272>
 bb2:	24 ff       	sbrs	r18, 4
 bb4:	0a c0       	rjmp	.+20     	; 0xbca <vfprintf+0x278>
 bb6:	9f 2f       	mov	r25, r31
 bb8:	96 60       	ori	r25, 0x06	; 6
 bba:	b9 2e       	mov	r11, r25
 bbc:	06 c0       	rjmp	.+12     	; 0xbca <vfprintf+0x278>
 bbe:	28 e0       	ldi	r18, 0x08	; 8
 bc0:	30 e0       	ldi	r19, 0x00	; 0
 bc2:	05 c0       	rjmp	.+10     	; 0xbce <vfprintf+0x27c>
 bc4:	20 e1       	ldi	r18, 0x10	; 16
 bc6:	30 e0       	ldi	r19, 0x00	; 0
 bc8:	02 c0       	rjmp	.+4      	; 0xbce <vfprintf+0x27c>
 bca:	20 e1       	ldi	r18, 0x10	; 16
 bcc:	32 e0       	ldi	r19, 0x02	; 2
 bce:	f8 01       	movw	r30, r16
 bd0:	b7 fe       	sbrs	r11, 7
 bd2:	07 c0       	rjmp	.+14     	; 0xbe2 <vfprintf+0x290>
 bd4:	60 81       	ld	r22, Z
 bd6:	71 81       	ldd	r23, Z+1	; 0x01
 bd8:	82 81       	ldd	r24, Z+2	; 0x02
 bda:	93 81       	ldd	r25, Z+3	; 0x03
 bdc:	0c 5f       	subi	r16, 0xFC	; 252
 bde:	1f 4f       	sbci	r17, 0xFF	; 255
 be0:	06 c0       	rjmp	.+12     	; 0xbee <vfprintf+0x29c>
 be2:	60 81       	ld	r22, Z
 be4:	71 81       	ldd	r23, Z+1	; 0x01
 be6:	80 e0       	ldi	r24, 0x00	; 0
 be8:	90 e0       	ldi	r25, 0x00	; 0
 bea:	0e 5f       	subi	r16, 0xFE	; 254
 bec:	1f 4f       	sbci	r17, 0xFF	; 255
 bee:	a4 01       	movw	r20, r8
 bf0:	07 d1       	rcall	.+526    	; 0xe00 <__ultoa_invert>
 bf2:	a8 2e       	mov	r10, r24
 bf4:	a8 18       	sub	r10, r8
 bf6:	fb 2d       	mov	r31, r11
 bf8:	ff 77       	andi	r31, 0x7F	; 127
 bfa:	bf 2e       	mov	r11, r31
 bfc:	b6 fe       	sbrs	r11, 6
 bfe:	0b c0       	rjmp	.+22     	; 0xc16 <vfprintf+0x2c4>
 c00:	2b 2d       	mov	r18, r11
 c02:	2e 7f       	andi	r18, 0xFE	; 254
 c04:	a5 14       	cp	r10, r5
 c06:	50 f4       	brcc	.+20     	; 0xc1c <vfprintf+0x2ca>
 c08:	b4 fe       	sbrs	r11, 4
 c0a:	0a c0       	rjmp	.+20     	; 0xc20 <vfprintf+0x2ce>
 c0c:	b2 fc       	sbrc	r11, 2
 c0e:	08 c0       	rjmp	.+16     	; 0xc20 <vfprintf+0x2ce>
 c10:	2b 2d       	mov	r18, r11
 c12:	2e 7e       	andi	r18, 0xEE	; 238
 c14:	05 c0       	rjmp	.+10     	; 0xc20 <vfprintf+0x2ce>
 c16:	7a 2c       	mov	r7, r10
 c18:	2b 2d       	mov	r18, r11
 c1a:	03 c0       	rjmp	.+6      	; 0xc22 <vfprintf+0x2d0>
 c1c:	7a 2c       	mov	r7, r10
 c1e:	01 c0       	rjmp	.+2      	; 0xc22 <vfprintf+0x2d0>
 c20:	75 2c       	mov	r7, r5
 c22:	24 ff       	sbrs	r18, 4
 c24:	0d c0       	rjmp	.+26     	; 0xc40 <vfprintf+0x2ee>
 c26:	fe 01       	movw	r30, r28
 c28:	ea 0d       	add	r30, r10
 c2a:	f1 1d       	adc	r31, r1
 c2c:	80 81       	ld	r24, Z
 c2e:	80 33       	cpi	r24, 0x30	; 48
 c30:	11 f4       	brne	.+4      	; 0xc36 <vfprintf+0x2e4>
 c32:	29 7e       	andi	r18, 0xE9	; 233
 c34:	09 c0       	rjmp	.+18     	; 0xc48 <vfprintf+0x2f6>
 c36:	22 ff       	sbrs	r18, 2
 c38:	06 c0       	rjmp	.+12     	; 0xc46 <vfprintf+0x2f4>
 c3a:	73 94       	inc	r7
 c3c:	73 94       	inc	r7
 c3e:	04 c0       	rjmp	.+8      	; 0xc48 <vfprintf+0x2f6>
 c40:	82 2f       	mov	r24, r18
 c42:	86 78       	andi	r24, 0x86	; 134
 c44:	09 f0       	breq	.+2      	; 0xc48 <vfprintf+0x2f6>
 c46:	73 94       	inc	r7
 c48:	23 fd       	sbrc	r18, 3
 c4a:	12 c0       	rjmp	.+36     	; 0xc70 <vfprintf+0x31e>
 c4c:	20 ff       	sbrs	r18, 0
 c4e:	06 c0       	rjmp	.+12     	; 0xc5c <vfprintf+0x30a>
 c50:	5a 2c       	mov	r5, r10
 c52:	73 14       	cp	r7, r3
 c54:	18 f4       	brcc	.+6      	; 0xc5c <vfprintf+0x30a>
 c56:	53 0c       	add	r5, r3
 c58:	57 18       	sub	r5, r7
 c5a:	73 2c       	mov	r7, r3
 c5c:	73 14       	cp	r7, r3
 c5e:	60 f4       	brcc	.+24     	; 0xc78 <vfprintf+0x326>
 c60:	b7 01       	movw	r22, r14
 c62:	80 e2       	ldi	r24, 0x20	; 32
 c64:	90 e0       	ldi	r25, 0x00	; 0
 c66:	2c 87       	std	Y+12, r18	; 0x0c
 c68:	99 d0       	rcall	.+306    	; 0xd9c <fputc>
 c6a:	73 94       	inc	r7
 c6c:	2c 85       	ldd	r18, Y+12	; 0x0c
 c6e:	f6 cf       	rjmp	.-20     	; 0xc5c <vfprintf+0x30a>
 c70:	73 14       	cp	r7, r3
 c72:	10 f4       	brcc	.+4      	; 0xc78 <vfprintf+0x326>
 c74:	37 18       	sub	r3, r7
 c76:	01 c0       	rjmp	.+2      	; 0xc7a <vfprintf+0x328>
 c78:	31 2c       	mov	r3, r1
 c7a:	24 ff       	sbrs	r18, 4
 c7c:	11 c0       	rjmp	.+34     	; 0xca0 <vfprintf+0x34e>
 c7e:	b7 01       	movw	r22, r14
 c80:	80 e3       	ldi	r24, 0x30	; 48
 c82:	90 e0       	ldi	r25, 0x00	; 0
 c84:	2c 87       	std	Y+12, r18	; 0x0c
 c86:	8a d0       	rcall	.+276    	; 0xd9c <fputc>
 c88:	2c 85       	ldd	r18, Y+12	; 0x0c
 c8a:	22 ff       	sbrs	r18, 2
 c8c:	16 c0       	rjmp	.+44     	; 0xcba <vfprintf+0x368>
 c8e:	21 ff       	sbrs	r18, 1
 c90:	03 c0       	rjmp	.+6      	; 0xc98 <vfprintf+0x346>
 c92:	88 e5       	ldi	r24, 0x58	; 88
 c94:	90 e0       	ldi	r25, 0x00	; 0
 c96:	02 c0       	rjmp	.+4      	; 0xc9c <vfprintf+0x34a>
 c98:	88 e7       	ldi	r24, 0x78	; 120
 c9a:	90 e0       	ldi	r25, 0x00	; 0
 c9c:	b7 01       	movw	r22, r14
 c9e:	0c c0       	rjmp	.+24     	; 0xcb8 <vfprintf+0x366>
 ca0:	82 2f       	mov	r24, r18
 ca2:	86 78       	andi	r24, 0x86	; 134
 ca4:	51 f0       	breq	.+20     	; 0xcba <vfprintf+0x368>
 ca6:	21 fd       	sbrc	r18, 1
 ca8:	02 c0       	rjmp	.+4      	; 0xcae <vfprintf+0x35c>
 caa:	80 e2       	ldi	r24, 0x20	; 32
 cac:	01 c0       	rjmp	.+2      	; 0xcb0 <vfprintf+0x35e>
 cae:	8b e2       	ldi	r24, 0x2B	; 43
 cb0:	27 fd       	sbrc	r18, 7
 cb2:	8d e2       	ldi	r24, 0x2D	; 45
 cb4:	b7 01       	movw	r22, r14
 cb6:	90 e0       	ldi	r25, 0x00	; 0
 cb8:	71 d0       	rcall	.+226    	; 0xd9c <fputc>
 cba:	a5 14       	cp	r10, r5
 cbc:	30 f4       	brcc	.+12     	; 0xcca <vfprintf+0x378>
 cbe:	b7 01       	movw	r22, r14
 cc0:	80 e3       	ldi	r24, 0x30	; 48
 cc2:	90 e0       	ldi	r25, 0x00	; 0
 cc4:	6b d0       	rcall	.+214    	; 0xd9c <fputc>
 cc6:	5a 94       	dec	r5
 cc8:	f8 cf       	rjmp	.-16     	; 0xcba <vfprintf+0x368>
 cca:	aa 94       	dec	r10
 ccc:	f4 01       	movw	r30, r8
 cce:	ea 0d       	add	r30, r10
 cd0:	f1 1d       	adc	r31, r1
 cd2:	80 81       	ld	r24, Z
 cd4:	b7 01       	movw	r22, r14
 cd6:	90 e0       	ldi	r25, 0x00	; 0
 cd8:	61 d0       	rcall	.+194    	; 0xd9c <fputc>
 cda:	a1 10       	cpse	r10, r1
 cdc:	f6 cf       	rjmp	.-20     	; 0xcca <vfprintf+0x378>
 cde:	33 20       	and	r3, r3
 ce0:	09 f4       	brne	.+2      	; 0xce4 <vfprintf+0x392>
 ce2:	5d ce       	rjmp	.-838    	; 0x99e <vfprintf+0x4c>
 ce4:	b7 01       	movw	r22, r14
 ce6:	80 e2       	ldi	r24, 0x20	; 32
 ce8:	90 e0       	ldi	r25, 0x00	; 0
 cea:	58 d0       	rcall	.+176    	; 0xd9c <fputc>
 cec:	3a 94       	dec	r3
 cee:	f7 cf       	rjmp	.-18     	; 0xcde <vfprintf+0x38c>
 cf0:	f7 01       	movw	r30, r14
 cf2:	86 81       	ldd	r24, Z+6	; 0x06
 cf4:	97 81       	ldd	r25, Z+7	; 0x07
 cf6:	02 c0       	rjmp	.+4      	; 0xcfc <vfprintf+0x3aa>
 cf8:	8f ef       	ldi	r24, 0xFF	; 255
 cfa:	9f ef       	ldi	r25, 0xFF	; 255
 cfc:	2c 96       	adiw	r28, 0x0c	; 12
 cfe:	0f b6       	in	r0, 0x3f	; 63
 d00:	f8 94       	cli
 d02:	de bf       	out	0x3e, r29	; 62
 d04:	0f be       	out	0x3f, r0	; 63
 d06:	cd bf       	out	0x3d, r28	; 61
 d08:	df 91       	pop	r29
 d0a:	cf 91       	pop	r28
 d0c:	1f 91       	pop	r17
 d0e:	0f 91       	pop	r16
 d10:	ff 90       	pop	r15
 d12:	ef 90       	pop	r14
 d14:	df 90       	pop	r13
 d16:	cf 90       	pop	r12
 d18:	bf 90       	pop	r11
 d1a:	af 90       	pop	r10
 d1c:	9f 90       	pop	r9
 d1e:	8f 90       	pop	r8
 d20:	7f 90       	pop	r7
 d22:	6f 90       	pop	r6
 d24:	5f 90       	pop	r5
 d26:	4f 90       	pop	r4
 d28:	3f 90       	pop	r3
 d2a:	2f 90       	pop	r2
 d2c:	08 95       	ret

00000d2e <calloc>:
 d2e:	0f 93       	push	r16
 d30:	1f 93       	push	r17
 d32:	cf 93       	push	r28
 d34:	df 93       	push	r29
 d36:	86 9f       	mul	r24, r22
 d38:	80 01       	movw	r16, r0
 d3a:	87 9f       	mul	r24, r23
 d3c:	10 0d       	add	r17, r0
 d3e:	96 9f       	mul	r25, r22
 d40:	10 0d       	add	r17, r0
 d42:	11 24       	eor	r1, r1
 d44:	c8 01       	movw	r24, r16
 d46:	83 dc       	rcall	.-1786   	; 0x64e <malloc>
 d48:	ec 01       	movw	r28, r24
 d4a:	00 97       	sbiw	r24, 0x00	; 0
 d4c:	21 f0       	breq	.+8      	; 0xd56 <calloc+0x28>
 d4e:	a8 01       	movw	r20, r16
 d50:	60 e0       	ldi	r22, 0x00	; 0
 d52:	70 e0       	ldi	r23, 0x00	; 0
 d54:	11 d0       	rcall	.+34     	; 0xd78 <memset>
 d56:	ce 01       	movw	r24, r28
 d58:	df 91       	pop	r29
 d5a:	cf 91       	pop	r28
 d5c:	1f 91       	pop	r17
 d5e:	0f 91       	pop	r16
 d60:	08 95       	ret

00000d62 <strnlen_P>:
 d62:	fc 01       	movw	r30, r24
 d64:	05 90       	lpm	r0, Z+
 d66:	61 50       	subi	r22, 0x01	; 1
 d68:	70 40       	sbci	r23, 0x00	; 0
 d6a:	01 10       	cpse	r0, r1
 d6c:	d8 f7       	brcc	.-10     	; 0xd64 <strnlen_P+0x2>
 d6e:	80 95       	com	r24
 d70:	90 95       	com	r25
 d72:	8e 0f       	add	r24, r30
 d74:	9f 1f       	adc	r25, r31
 d76:	08 95       	ret

00000d78 <memset>:
 d78:	dc 01       	movw	r26, r24
 d7a:	01 c0       	rjmp	.+2      	; 0xd7e <memset+0x6>
 d7c:	6d 93       	st	X+, r22
 d7e:	41 50       	subi	r20, 0x01	; 1
 d80:	50 40       	sbci	r21, 0x00	; 0
 d82:	e0 f7       	brcc	.-8      	; 0xd7c <memset+0x4>
 d84:	08 95       	ret

00000d86 <strnlen>:
 d86:	fc 01       	movw	r30, r24
 d88:	61 50       	subi	r22, 0x01	; 1
 d8a:	70 40       	sbci	r23, 0x00	; 0
 d8c:	01 90       	ld	r0, Z+
 d8e:	01 10       	cpse	r0, r1
 d90:	d8 f7       	brcc	.-10     	; 0xd88 <strnlen+0x2>
 d92:	80 95       	com	r24
 d94:	90 95       	com	r25
 d96:	8e 0f       	add	r24, r30
 d98:	9f 1f       	adc	r25, r31
 d9a:	08 95       	ret

00000d9c <fputc>:
 d9c:	0f 93       	push	r16
 d9e:	1f 93       	push	r17
 da0:	cf 93       	push	r28
 da2:	df 93       	push	r29
 da4:	18 2f       	mov	r17, r24
 da6:	09 2f       	mov	r16, r25
 da8:	eb 01       	movw	r28, r22
 daa:	8b 81       	ldd	r24, Y+3	; 0x03
 dac:	81 fd       	sbrc	r24, 1
 dae:	03 c0       	rjmp	.+6      	; 0xdb6 <fputc+0x1a>
 db0:	8f ef       	ldi	r24, 0xFF	; 255
 db2:	9f ef       	ldi	r25, 0xFF	; 255
 db4:	20 c0       	rjmp	.+64     	; 0xdf6 <fputc+0x5a>
 db6:	82 ff       	sbrs	r24, 2
 db8:	10 c0       	rjmp	.+32     	; 0xdda <fputc+0x3e>
 dba:	4e 81       	ldd	r20, Y+6	; 0x06
 dbc:	5f 81       	ldd	r21, Y+7	; 0x07
 dbe:	2c 81       	ldd	r18, Y+4	; 0x04
 dc0:	3d 81       	ldd	r19, Y+5	; 0x05
 dc2:	42 17       	cp	r20, r18
 dc4:	53 07       	cpc	r21, r19
 dc6:	7c f4       	brge	.+30     	; 0xde6 <fputc+0x4a>
 dc8:	e8 81       	ld	r30, Y
 dca:	f9 81       	ldd	r31, Y+1	; 0x01
 dcc:	9f 01       	movw	r18, r30
 dce:	2f 5f       	subi	r18, 0xFF	; 255
 dd0:	3f 4f       	sbci	r19, 0xFF	; 255
 dd2:	39 83       	std	Y+1, r19	; 0x01
 dd4:	28 83       	st	Y, r18
 dd6:	10 83       	st	Z, r17
 dd8:	06 c0       	rjmp	.+12     	; 0xde6 <fputc+0x4a>
 dda:	e8 85       	ldd	r30, Y+8	; 0x08
 ddc:	f9 85       	ldd	r31, Y+9	; 0x09
 dde:	81 2f       	mov	r24, r17
 de0:	19 95       	eicall
 de2:	89 2b       	or	r24, r25
 de4:	29 f7       	brne	.-54     	; 0xdb0 <fputc+0x14>
 de6:	2e 81       	ldd	r18, Y+6	; 0x06
 de8:	3f 81       	ldd	r19, Y+7	; 0x07
 dea:	2f 5f       	subi	r18, 0xFF	; 255
 dec:	3f 4f       	sbci	r19, 0xFF	; 255
 dee:	3f 83       	std	Y+7, r19	; 0x07
 df0:	2e 83       	std	Y+6, r18	; 0x06
 df2:	81 2f       	mov	r24, r17
 df4:	90 2f       	mov	r25, r16
 df6:	df 91       	pop	r29
 df8:	cf 91       	pop	r28
 dfa:	1f 91       	pop	r17
 dfc:	0f 91       	pop	r16
 dfe:	08 95       	ret

00000e00 <__ultoa_invert>:
 e00:	fa 01       	movw	r30, r20
 e02:	aa 27       	eor	r26, r26
 e04:	28 30       	cpi	r18, 0x08	; 8
 e06:	51 f1       	breq	.+84     	; 0xe5c <__ultoa_invert+0x5c>
 e08:	20 31       	cpi	r18, 0x10	; 16
 e0a:	81 f1       	breq	.+96     	; 0xe6c <__ultoa_invert+0x6c>
 e0c:	e8 94       	clt
 e0e:	6f 93       	push	r22
 e10:	6e 7f       	andi	r22, 0xFE	; 254
 e12:	6e 5f       	subi	r22, 0xFE	; 254
 e14:	7f 4f       	sbci	r23, 0xFF	; 255
 e16:	8f 4f       	sbci	r24, 0xFF	; 255
 e18:	9f 4f       	sbci	r25, 0xFF	; 255
 e1a:	af 4f       	sbci	r26, 0xFF	; 255
 e1c:	b1 e0       	ldi	r27, 0x01	; 1
 e1e:	3e d0       	rcall	.+124    	; 0xe9c <__ultoa_invert+0x9c>
 e20:	b4 e0       	ldi	r27, 0x04	; 4
 e22:	3c d0       	rcall	.+120    	; 0xe9c <__ultoa_invert+0x9c>
 e24:	67 0f       	add	r22, r23
 e26:	78 1f       	adc	r23, r24
 e28:	89 1f       	adc	r24, r25
 e2a:	9a 1f       	adc	r25, r26
 e2c:	a1 1d       	adc	r26, r1
 e2e:	68 0f       	add	r22, r24
 e30:	79 1f       	adc	r23, r25
 e32:	8a 1f       	adc	r24, r26
 e34:	91 1d       	adc	r25, r1
 e36:	a1 1d       	adc	r26, r1
 e38:	6a 0f       	add	r22, r26
 e3a:	71 1d       	adc	r23, r1
 e3c:	81 1d       	adc	r24, r1
 e3e:	91 1d       	adc	r25, r1
 e40:	a1 1d       	adc	r26, r1
 e42:	20 d0       	rcall	.+64     	; 0xe84 <__ultoa_invert+0x84>
 e44:	09 f4       	brne	.+2      	; 0xe48 <__ultoa_invert+0x48>
 e46:	68 94       	set
 e48:	3f 91       	pop	r19
 e4a:	2a e0       	ldi	r18, 0x0A	; 10
 e4c:	26 9f       	mul	r18, r22
 e4e:	11 24       	eor	r1, r1
 e50:	30 19       	sub	r19, r0
 e52:	30 5d       	subi	r19, 0xD0	; 208
 e54:	31 93       	st	Z+, r19
 e56:	de f6       	brtc	.-74     	; 0xe0e <__ultoa_invert+0xe>
 e58:	cf 01       	movw	r24, r30
 e5a:	08 95       	ret
 e5c:	46 2f       	mov	r20, r22
 e5e:	47 70       	andi	r20, 0x07	; 7
 e60:	40 5d       	subi	r20, 0xD0	; 208
 e62:	41 93       	st	Z+, r20
 e64:	b3 e0       	ldi	r27, 0x03	; 3
 e66:	0f d0       	rcall	.+30     	; 0xe86 <__ultoa_invert+0x86>
 e68:	c9 f7       	brne	.-14     	; 0xe5c <__ultoa_invert+0x5c>
 e6a:	f6 cf       	rjmp	.-20     	; 0xe58 <__ultoa_invert+0x58>
 e6c:	46 2f       	mov	r20, r22
 e6e:	4f 70       	andi	r20, 0x0F	; 15
 e70:	40 5d       	subi	r20, 0xD0	; 208
 e72:	4a 33       	cpi	r20, 0x3A	; 58
 e74:	18 f0       	brcs	.+6      	; 0xe7c <__ultoa_invert+0x7c>
 e76:	49 5d       	subi	r20, 0xD9	; 217
 e78:	31 fd       	sbrc	r19, 1
 e7a:	40 52       	subi	r20, 0x20	; 32
 e7c:	41 93       	st	Z+, r20
 e7e:	02 d0       	rcall	.+4      	; 0xe84 <__ultoa_invert+0x84>
 e80:	a9 f7       	brne	.-22     	; 0xe6c <__ultoa_invert+0x6c>
 e82:	ea cf       	rjmp	.-44     	; 0xe58 <__ultoa_invert+0x58>
 e84:	b4 e0       	ldi	r27, 0x04	; 4
 e86:	a6 95       	lsr	r26
 e88:	97 95       	ror	r25
 e8a:	87 95       	ror	r24
 e8c:	77 95       	ror	r23
 e8e:	67 95       	ror	r22
 e90:	ba 95       	dec	r27
 e92:	c9 f7       	brne	.-14     	; 0xe86 <__ultoa_invert+0x86>
 e94:	00 97       	sbiw	r24, 0x00	; 0
 e96:	61 05       	cpc	r22, r1
 e98:	71 05       	cpc	r23, r1
 e9a:	08 95       	ret
 e9c:	9b 01       	movw	r18, r22
 e9e:	ac 01       	movw	r20, r24
 ea0:	0a 2e       	mov	r0, r26
 ea2:	06 94       	lsr	r0
 ea4:	57 95       	ror	r21
 ea6:	47 95       	ror	r20
 ea8:	37 95       	ror	r19
 eaa:	27 95       	ror	r18
 eac:	ba 95       	dec	r27
 eae:	c9 f7       	brne	.-14     	; 0xea2 <__ultoa_invert+0xa2>
 eb0:	62 0f       	add	r22, r18
 eb2:	73 1f       	adc	r23, r19
 eb4:	84 1f       	adc	r24, r20
 eb6:	95 1f       	adc	r25, r21
 eb8:	a0 1d       	adc	r26, r0
 eba:	08 95       	ret

00000ebc <_exit>:
 ebc:	f8 94       	cli

00000ebe <__stop_program>:
 ebe:	ff cf       	rjmp	.-2      	; 0xebe <__stop_program>
