#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 16 11:49:50 2021
# Process ID: 5504
# Current directory: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16684 D:\LogicDesignExperiment\LAB06_1202\Slot_Machine_fpga\Slot_Machine_fpga.xpr
# Log file: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/vivado.log
# Journal file: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.844 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.844 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2369.914 ; gain = 1365.070
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:03:37 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 12:03:37 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Dec 16 12:07:47 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Dec 16 12:08:54 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2718.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 3346.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3346.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3346.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3512.156 ; gain = 1076.707
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports rst T18
set_property target_constrs_file D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/slot_machine/cons.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:12:02 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:14:10 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 12:14:10 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:36:54 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 12:36:54 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'TACO-SUGO-KAWAI' and cannot be killed from host 'TACO-SUGO-KAWAII'

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:43:33 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 12:43:33 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Dec 16 12:47:00 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 12:48:32 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 12:48:32 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 13:27:18 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 13:27:18 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 13:38:31 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 13:38:31 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 13:43:44 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 13:43:44 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 13:47:44 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 13:47:44 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:03:15 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:03:15 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
[Thu Dec 16 14:03:27 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Dec 16 14:04:18 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Dec 16 14:05:24 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3598.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 3598.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 3598.254 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3598.254 ; gain = 11.898
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list down]]
place_ports down T17
set_property IOSTANDARD LVCMOS33 [get_ports [list up]]
place_ports up W19
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:07:52 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:10:17 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:10:17 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3646.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 3646.332 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3646.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3646.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list down]]
set_property IOSTANDARD LVCMOS33 [get_ports [list up]]
place_ports up W19
place_ports down T17
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:15:00 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:15:00 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3702.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 3702.938 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 3702.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3702.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Dec 16 14:21:41 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Dec 16 14:22:34 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:23:58 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:26:37 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:26:37 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:31:46 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:31:46 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'TACO-SUGO-KAWAI' and cannot be killed from host 'TACO-SUGO-KAWAII'

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 16 14:33:31 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/synth_1/runme.log
[Thu Dec 16 14:33:31 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/LAB06_1202/Slot_Machine_fpga/Slot_Machine_fpga.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 15:08:15 2021...
