#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  7 07:45:06 2022
# Process ID: 12916
# Current directory: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18444 C:\Users\Usuario\Documents\Noveno Semestre\Arquitectura de computadores\RVfpgaSoC-v1.0\RVfpgaSoC\Labs\LabProjects\Lab1.xpr
# Log file: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/vivado.log
# Journal file: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects'
CRITICAL WARNING: [Project 1-19] Could not find the file '$PGENDIR/sources_1/bd/BD/hdl/BD_wrapper.v'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_1_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_2_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_intcon_wrapper_bd_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_swerv_wrapper_verilog_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bootrom_wrapper_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_syscon_wrapper_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_gpio_wrapper_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_7_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_10_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_6_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_11_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_5_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_13_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_14_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_12_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_2_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_4_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_5_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_6_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_3_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_16_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_18_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_1_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_8_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_9_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_10_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_7_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_8_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_9_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_3_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_2_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_1_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_15_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_4_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_1_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_2_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_intcon_wrapper_bd_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_swerv_wrapper_verilog_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bootrom_wrapper_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_syscon_wrapper_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_gpio_wrapper_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_7_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_10_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_6_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_11_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_5_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_13_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_14_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_12_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_2_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_4_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_5_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_6_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_3_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_16_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_18_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_1_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_8_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_9_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_19_10_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_7_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_8_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_9_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_3_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_2_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_1_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_15_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run BD_bidirec_2_4_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
WARNING: [BD 41-1663] The design 'BD.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_1/BD_bidirec_0_1.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_0_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_2/BD_bidirec_0_2.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_0_2' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_intcon_wrapper_bd_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_swerv_wrapper_verilog_0_0/BD_swerv_wrapper_verilog_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_swerv_wrapper_verilog_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bootrom_wrapper_0_0/BD_bootrom_wrapper_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bootrom_wrapper_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_syscon_wrapper_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_0/BD_bidirec_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/BD_gpio_wrapper_0_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_gpio_wrapper_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_7/BD_bidirec_19_7.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_7' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_10/BD_bidirec_2_10.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_10' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_6/BD_bidirec_2_6.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_6' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_11/BD_bidirec_2_11.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_11' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_5/BD_bidirec_2_5.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_5' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_13/BD_bidirec_2_13.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_13' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_14/BD_bidirec_2_14.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_14' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_12/BD_bidirec_2_12.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_12' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_2/BD_bidirec_19_2.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_2' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_4/BD_bidirec_19_4.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_4' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_5/BD_bidirec_19_5.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_5' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_6/BD_bidirec_19_6.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_6' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_3/BD_bidirec_19_3.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_3' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_16/BD_bidirec_2_16.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_0/BD_bidirec_19_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_18_0/BD_bidirec_18_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_18_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_1/BD_bidirec_19_1.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_8/BD_bidirec_19_8.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_8' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_9/BD_bidirec_19_9.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_9' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_19_10/BD_bidirec_19_10.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_19_10' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_7/BD_bidirec_2_7.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_7' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_8/BD_bidirec_2_8.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_8' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_9/BD_bidirec_2_9.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_9' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_3/BD_bidirec_2_3.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_3' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_2/BD_bidirec_2_2.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_2' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_1/BD_bidirec_2_1.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_15/BD_bidirec_2_15.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_0/BD_bidirec_2_0.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_4/BD_bidirec_2_4.xci' could not be found in the subdesign 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd', but fileset 'BD_bidirec_2_4' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-231] Project 'Lab1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 763.672 ; gain = 76.766
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as Lab1 {C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1'
save_project_as: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 841.508 ; gain = 14.734
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/$PGENDIR/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
update_compile_order -fileset sources_1
save_project_as Lab1 {C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects'
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 844.875 ; gain = 0.805
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/$PGENDIR/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
make_wrapper -files [get_files {{C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd}}] -top
WARNING: [BD 41-1284] Cannot set parameter FREQ_TOLERANCE_HZ on port /clk_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/pic_map_auto.h:2]
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'dmi_reg'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ifu_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'lsu_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sb_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dmi_hard_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ifu_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_swerv_wrapper_verilog_0_0 
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_ifu' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_lsu' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_ram' due to missing master read-channel signals ARADDR ARVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_sb' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_lsu' due to missing slave read-channel signals ARADDR ARVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_ram' due to missing master read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_sb' due to missing slave read-channel signals ARADDR ARVALID RREADY.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_intcon_wrapper_bd_0_0 
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_bootrom_wrapper_0_0 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_gpio_wrapper_0_0 
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_syscon_wrapper_0_0 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_0_0 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_0_1 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_0_2 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_1 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_2 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_3 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_4 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_5 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_6 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_7 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_8 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_9 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_10 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_11 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_12 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_13 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_14 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_15 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_2_16 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_1 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_2 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_3 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_4 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_5 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_6 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_7 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_8 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_9 
INFO: [BD 41-1728] Could not find a module with name: BD_bidirec_19_10 
WARNING: [BD 41-1731] Type mismatch between connected pins: /gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /intcon_wrapper_bd_0/clk_i_wrapper(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /intcon_wrapper_bd_0/rst_ni_wrapper(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /gpio_wrapper_0/wb_rst_i(undef)
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
WARNING: [BD 41-927] Following properties on pin /swerv_wrapper_verilog_0/timer_int have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /intcon_wrapper_bd_0/clk_i_wrapper have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /intcon_wrapper_bd_0/rst_ni_wrapper have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/intcon_wrapper_bd_0/wb_spi_flash_dat_i
/intcon_wrapper_bd_0/wb_spi_flash_ack_i
/intcon_wrapper_bd_0/wb_spi_flash_err_i
/intcon_wrapper_bd_0/wb_spi_flash_rty_i
/intcon_wrapper_bd_0/wb_sys_err_i
/intcon_wrapper_bd_0/wb_sys_rty_i
/intcon_wrapper_bd_0/wb_uart_dat_i
/intcon_wrapper_bd_0/wb_uart_ack_i
/intcon_wrapper_bd_0/wb_uart_err_i
/intcon_wrapper_bd_0/wb_uart_rty_i
/intcon_wrapper_bd_0/wb_ptc_dat_i
/intcon_wrapper_bd_0/wb_ptc_ack_i
/intcon_wrapper_bd_0/wb_ptc_err_i
/intcon_wrapper_bd_0/wb_ptc_rty_i
/intcon_wrapper_bd_0/wb_spi_accel_dat_i
/intcon_wrapper_bd_0/wb_spi_accel_ack_i
/intcon_wrapper_bd_0/wb_spi_accel_err_i
/intcon_wrapper_bd_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\Usuario\Documents\Noveno Semestre\Arquitectura de computadores\RVfpgaSoC-v1.0\RVfpgaSoC\Labs\LabProjects\Lab1.srcs\sources_1\bd\BD\BD.bd> 
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
make_wrapper: Time (s): cpu = 00:00:28 ; elapsed = 00:04:27 . Memory (MB): peak = 1505.047 ; gain = 538.312
add_files -norecurse {{C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v}}
update_compile_order -fileset sources_1
update_module_reference BD_intcon_wrapper_bd_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_ifu' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_lsu' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_ram' due to missing master read-channel signals ARADDR ARVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'i_sb' due to missing slave read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_lsu' due to missing slave read-channel signals ARADDR ARVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_ram' due to missing master read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'o_sb' due to missing slave read-channel signals ARADDR ARVALID RREADY.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:intcon_wrapper_bd:1.0 - intcon_wrapper_bd_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:gpio_wrapper:1.0 - gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_0
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_1
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_2
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_3
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_4
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_5
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_6
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_7
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_8
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_9
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_10
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_11
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_12
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_13
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_14
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_15
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_16
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_17
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_18
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_19
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_20
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_21
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_22
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_23
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_24
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_25
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_26
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_27
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_28
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_29
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_30
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_31
WARNING: [BD 41-1731] Type mismatch between connected pins: /gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /intcon_wrapper_bd_0/clk_i_wrapper(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /intcon_wrapper_bd_0/rst_ni_wrapper(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /gpio_wrapper_0/wb_rst_i(undef)
Successfully read diagram <BD> from BD file <C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd>
Upgrading 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd'
INFO: [IP_Flow 19-1972] Upgraded BD_intcon_wrapper_bd_0_0 from intcon_wrapper_bd_v1_0 1.0 to intcon_wrapper_bd_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /intcon_wrapper_bd_0_upgraded_ipi/clk_i_wrapper(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /intcon_wrapper_bd_0_upgraded_ipi/rst_ni_wrapper(undef)
Wrote  : <C:\Users\Usuario\Documents\Noveno Semestre\Arquitectura de computadores\RVfpgaSoC-v1.0\RVfpgaSoC\Labs\LabProjects\Lab1.srcs\sources_1\bd\BD\BD.bd> 
Wrote  : <C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1505.047 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1505.047 ; gain = 0.000
open_bd_design {C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd}
make_wrapper -files [get_files {{C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /swerv_wrapper_verilog_0/timer_int have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	SENSITIVITY=LEVEL_HIGH 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /gpio_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/syscon_wrapper_0/ptc_irq
/intcon_wrapper_bd_0/wb_spi_flash_dat_i
/intcon_wrapper_bd_0/wb_spi_flash_ack_i
/intcon_wrapper_bd_0/wb_spi_flash_err_i
/intcon_wrapper_bd_0/wb_spi_flash_rty_i
/intcon_wrapper_bd_0/wb_sys_err_i
/intcon_wrapper_bd_0/wb_sys_rty_i
/intcon_wrapper_bd_0/wb_uart_dat_i
/intcon_wrapper_bd_0/wb_uart_ack_i
/intcon_wrapper_bd_0/wb_uart_err_i
/intcon_wrapper_bd_0/wb_uart_rty_i
/intcon_wrapper_bd_0/wb_ptc_dat_i
/intcon_wrapper_bd_0/wb_ptc_ack_i
/intcon_wrapper_bd_0/wb_ptc_err_i
/intcon_wrapper_bd_0/wb_ptc_rty_i
/intcon_wrapper_bd_0/wb_spi_accel_dat_i
/intcon_wrapper_bd_0/wb_spi_accel_ack_i
/intcon_wrapper_bd_0/wb_spi_accel_err_i
/intcon_wrapper_bd_0/wb_spi_accel_rty_i

Wrote  : <C:\Users\Usuario\Documents\Noveno Semestre\Arquitectura de computadores\RVfpgaSoC-v1.0\RVfpgaSoC\Labs\LabProjects\Lab1.srcs\sources_1\bd\BD\BD.bd> 
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/syscon_wrapper_0/ptc_irq
/intcon_wrapper_bd_0/wb_spi_flash_dat_i
/intcon_wrapper_bd_0/wb_spi_flash_ack_i
/intcon_wrapper_bd_0/wb_spi_flash_err_i
/intcon_wrapper_bd_0/wb_spi_flash_rty_i
/intcon_wrapper_bd_0/wb_sys_err_i
/intcon_wrapper_bd_0/wb_sys_rty_i
/intcon_wrapper_bd_0/wb_uart_dat_i
/intcon_wrapper_bd_0/wb_uart_ack_i
/intcon_wrapper_bd_0/wb_uart_err_i
/intcon_wrapper_bd_0/wb_uart_rty_i
/intcon_wrapper_bd_0/wb_ptc_dat_i
/intcon_wrapper_bd_0/wb_ptc_ack_i
/intcon_wrapper_bd_0/wb_ptc_err_i
/intcon_wrapper_bd_0/wb_ptc_rty_i
/intcon_wrapper_bd_0/wb_spi_accel_dat_i
/intcon_wrapper_bd_0/wb_spi_accel_ack_i
/intcon_wrapper_bd_0/wb_spi_accel_err_i
/intcon_wrapper_bd_0/wb_spi_accel_rty_i

Wrote  : <C:\Users\Usuario\Documents\Noveno Semestre\Arquitectura de computadores\RVfpgaSoC-v1.0\RVfpgaSoC\Labs\LabProjects\Lab1.srcs\sources_1\bd\BD\BD.bd> 
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intcon_wrapper_bd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_31 .
Exporting to file C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Block Design Tcl file C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/hw_handoff/BD_bd.tcl
Generated Hardware Definition File C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/synth/BD.hwdef
[Mon Mar  7 08:00:47 2022] Launched BD_bidirec_22_0_synth_1, BD_bidirec_30_0_synth_1, BD_bidirec_5_0_synth_1, BD_bidirec_4_0_synth_1, BD_bidirec_6_0_synth_1, BD_bidirec_1_0_synth_1, BD_bidirec_12_0_synth_1, BD_bidirec_7_0_synth_1, BD_bidirec_25_0_synth_1, BD_bidirec_26_0_synth_1, BD_bidirec_21_0_synth_1, BD_bidirec_13_0_synth_1, BD_bidirec_8_0_synth_1, BD_bidirec_3_0_synth_1, BD_bidirec_20_0_synth_1, BD_bidirec_17_0_synth_1, BD_bidirec_10_0_synth_1, BD_bidirec_11_0_synth_1, BD_bidirec_14_0_synth_1, BD_bidirec_9_0_synth_1, BD_bidirec_27_0_synth_1, BD_bidirec_15_0_synth_1, BD_bidirec_16_0_synth_1, BD_bidirec_24_0_synth_1, BD_bidirec_23_0_synth_1, BD_bidirec_28_0_synth_1, BD_bidirec_31_0_synth_1, BD_bidirec_29_0_synth_1, synth_1...
Run output will be captured here:
BD_bidirec_22_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_22_0_synth_1/runme.log
BD_bidirec_30_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_30_0_synth_1/runme.log
BD_bidirec_5_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_5_0_synth_1/runme.log
BD_bidirec_4_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_4_0_synth_1/runme.log
BD_bidirec_6_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_6_0_synth_1/runme.log
BD_bidirec_1_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_1_0_synth_1/runme.log
BD_bidirec_12_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_12_0_synth_1/runme.log
BD_bidirec_7_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_7_0_synth_1/runme.log
BD_bidirec_25_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_25_0_synth_1/runme.log
BD_bidirec_26_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_26_0_synth_1/runme.log
BD_bidirec_21_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_21_0_synth_1/runme.log
BD_bidirec_13_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_13_0_synth_1/runme.log
BD_bidirec_8_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_8_0_synth_1/runme.log
BD_bidirec_3_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_3_0_synth_1/runme.log
BD_bidirec_20_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_20_0_synth_1/runme.log
BD_bidirec_17_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_17_0_synth_1/runme.log
BD_bidirec_10_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_10_0_synth_1/runme.log
BD_bidirec_11_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_11_0_synth_1/runme.log
BD_bidirec_14_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_14_0_synth_1/runme.log
BD_bidirec_9_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_9_0_synth_1/runme.log
BD_bidirec_27_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_27_0_synth_1/runme.log
BD_bidirec_15_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_15_0_synth_1/runme.log
BD_bidirec_16_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_16_0_synth_1/runme.log
BD_bidirec_24_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_24_0_synth_1/runme.log
BD_bidirec_23_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_23_0_synth_1/runme.log
BD_bidirec_28_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_28_0_synth_1/runme.log
BD_bidirec_31_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_31_0_synth_1/runme.log
BD_bidirec_29_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_29_0_synth_1/runme.log
synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/synth_1/runme.log
[Mon Mar  7 08:00:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1573.020 ; gain = 67.973
open_bd_design {C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/BD.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/$PGENDIR/sources_1/bd/BD/hdl/BD_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/$PGENDIR/sources_1/bd/BD/hdl/BD_wrapper.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  7 08:43:40 2022] Launched BD_bidirec_18_0_synth_1, BD_syscon_wrapper_0_0_synth_1, BD_intcon_wrapper_bd_0_0_synth_1, BD_bootrom_wrapper_0_0_synth_1, BD_bidirec_0_0_synth_1, BD_swerv_wrapper_verilog_0_0_synth_1, BD_bidirec_2_0_synth_1, BD_gpio_wrapper_0_0_synth_1, BD_bidirec_19_0_synth_1, synth_1...
Run output will be captured here:
BD_bidirec_18_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_18_0_synth_1/runme.log
BD_syscon_wrapper_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/runme.log
BD_intcon_wrapper_bd_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_intcon_wrapper_bd_0_0_synth_1/runme.log
BD_bootrom_wrapper_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bootrom_wrapper_0_0_synth_1/runme.log
BD_bidirec_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_0_0_synth_1/runme.log
BD_swerv_wrapper_verilog_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_swerv_wrapper_verilog_0_0_synth_1/runme.log
BD_bidirec_2_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_2_0_synth_1/runme.log
BD_gpio_wrapper_0_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/runme.log
BD_bidirec_19_0_synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_bidirec_19_0_synth_1/runme.log
synth_1: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/synth_1/runme.log
[Mon Mar  7 08:43:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1712.324 ; gain = 14.422
