<!-- Creator     : groff version 1.22.4 -->
<!-- CreationDate: Sat Jun 17 19:56:01 2023 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>HM2_PKTUART</title>

 <link rel="stylesheet" href="../../asciidoc.css" type="text/css" /> <link rel="stylesheet" href="../../linuxcnc.css" type="text/css" /> <style type="text/css"> h2 {font-size: 1.2em;} </style>
</head>
<body>

<h1 align="center">HM2_PKTUART</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#Acessing the UARTs">Acessing the UARTs</a><br>
<a href="#Configuring the UART">Configuring the UART</a><br>
<a href="#Direct reads and writes">Direct reads and writes</a><br>
<a href="#Queued Reads and Writes">Queued Reads and Writes</a><br>
<a href="#Data Formats">Data Formats</a><br>
<a href="#Typical Usage">Typical Usage</a><br>
<a href="#PINS">PINS</a><br>
<a href="#EXAMPLE">EXAMPLE</a><br>
<a href="#TESTING">TESTING</a><br>
<a href="#AUTHOR">AUTHOR</a><br>
<a href="#LICENSE">LICENSE</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">hm2_pktuart -
functions to access the Mesa FPGA card packeted UARTs</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>#include
hostmot2-serial.h</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_setup(char *name, int bitrate, rtapi_s32
tx_mode, rtapi_s32 rx_mode, int txclear, int
rxclear)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_send(char *name, unsigned char data[], rtapi_u8
*num_frames, rtapi_u16 frame_sizes[])</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_read(char *name, unsigned char data[], rtapi_u8
*num_frames, rtapi_u16 *max_frame_length, rtapi_u16
frame_sizes[])</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_queue_get_frame_sizes(char *name, rtapi_u32
fsizes[])</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_queue_read_data(char *name, rtapi_u32 *data, int
bytes)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_get_clock(char *name)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_get_version(char *name)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>rtapi_u32
hm2_pktuart_get_rx_status(char *name)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>rtapi_u32
hm2_pktuart_get_tx_status(char *name)</b></p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">In this context
a &quot;Packeted UART&quot; sends data as a burst of bytes
separated by blank space, and receives packets of bytes
similarly delimited. Each &quot;packet&quot; of N bytes is
sent from, or stored in 32-bit &quot;frames&quot; inside
16-deep FIFOs in the FPGA code.</p>

<p style="margin-left:11%; margin-top: 1em">Unlike the
other hostmot2 functions, the hostmot2 uart and pktuart do
not create any HAL pins or usable driver code when hostmot2
is loaded. Instead interfaxes are created to allow secondary
drivers to use them.</p>

<p style="margin-left:11%; margin-top: 1em">In LinuxCNC
v2.8 and earlier the PktUART driver was entirely inactive.
In LinuxCNC v2.9 onwards the driver polls the Rx and Tx
status registers every servo thread, and these can be read
with the functions rtapi_u32 hm2_pktuart_get_rx_status() and
rtapi_u32 hm2_pktuart_get_tx_status().</p>

<h3>Acessing the UARTs
<a name="Acessing the UARTs"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">The UART
functions above can be included in your driver code by
&rsquo;&rsquo;#include
&quot;hostmot2-serial.h&quot;&rsquo;&rsquo; This will make
the functions above available for use in your own C
code.</p>

<p style="margin-left:11%; margin-top: 1em">The UARTs are
accessed by name, and the names will be printed to the
terminal (or dmesg in the case of RTAI kernel realtime) when
the board driver (hm2_eth, hm2_pci etc) is loaded.
Internally the UARTs are addressed by index, but the indices
are per-card so not unambiguous. Internally the functions
all use the private *hm2_get_pktuart&quot; function which
returns the index of the UART <i>and</i> the low level
driver instance it belongs to.[These functions are not hard-
private, you can <b>#include &quot;hostmot2.h&quot;</b> if
you need the lower-level functions, but then need to track
the board instances yourself]</p>

<h3>Configuring the UART
<a name="Configuring the UART"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">You should
refer to the Hostmot2 &quot;regmap&quot; file for up-to-date
register setup information. The latest version will normally
be found at http://freeby.mesanet.com/regmap.</p>

<p style="margin-left:11%; margin-top: 1em">You should use
the function <b>hm2_pktuart_get_version()</b> to check the
module version loaded to the FPGA board. This documentation
is valid for Rx v0 / v1 and Tx v0. The return value of the
function is 16 * Tx + Rx. If viewed in Hex then 0x01 would
indicate Tx v0 and Rx v1 (The latest at the time of
writing)</p>

<p style="margin-left:11%; margin-top: 1em">When reading
the Regmap file it should be considered that to an FPGA read
and write addresses are not the same. You will see that
there are overlaps, in that some bits in the registers have
different functions when read or written.</p>

<p style="margin-left:11%; margin-top: 1em">To configure
the UART use</p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_setup(name, bitrate, tx_mode, rx_mode, txclear,
rxclear)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>bitrate</b>
is simply the bitrate. (eg 9600, 115200 etc).</p>

<p style="margin-left:11%; margin-top: 1em"><b>txmode</b>
is built up from the following bits (directly copied from
the regmap)</p>

<p style="margin-left:17%; margin-top: 1em">Bit 17 Parity
enable WO <br>
Bit 18 Odd Parity WO (1=odd, 0=even) <br>
Bits 15..8 InterFrame delay in bit times RW <br>
Bit 6 Drive Enable bit (enables external RS-422/485 Driver
when set) RW <br>
Bit 5 Drive enable Auto (Automatic external drive enable) RW
<br>
Drive Enable Auto has priority over Drive Enable (bit 6 is a
no-op if bit 5 is set) <br>
Bits 3..0 Drive enable delay (delay from asserting drive
enable <br>
to start of data transmit. In Clock Low periods RW <br>
Drive enable delay is important to avoid start bit timing
errors <br>
at high baud rates in RS-485 (half duplex) modes</p>

<p style="margin-left:11%; margin-top: 1em">A reasonable
starting value for txmode is <b>0x00000A20</b></p>

<p style="margin-left:17%; margin-top: 1em">**rxmode** is
built from the following:</p>

<p style="margin-left:17%; margin-top: 1em">Bits 29..22 RX
data digital filter (in ClockLow periods) <br>
Should be set to 1/2 bit time <br>
(or max=255 if it cannot be set long enough) <br>
Bit 17 Parity enable WO <br>
Bit 18 Odd Parity WO (1=odd, 0=even) <br>
Bits 15..8 InterFrame delay in bit times RW <br>
Bit 6 RXMask RO <br>
Bit 3 RXEnable (must be set to receive packets) RW <br>
Bit 2 RXMask Enable (enables input data masking when
transmitting) RW</p>

<p style="margin-left:11%; margin-top: 1em">For low
baudrates <b>0x3FC0140C</b> will generally work, but the
filter bits should really be set according to the actual
baudrate.</p>

<p style="margin-left:11%; margin-top: 1em">The function
<b>int hm2_pktuart_get_clock(name)</b> is provided to enable
calculation of the required filter period. It returns units
of Hz.</p>

<p style="margin-left:11%; margin-top: 1em">[Note] It is
expected that v2 of Rx will extend the number of bits in the
filter definition for better behaviour at low bitrates.</p>

<h3>Direct reads and writes
<a name="Direct reads and writes"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">The
function:</p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_send()</b></p>

<p style="margin-left:11%; margin-top: 1em">Will always use
the hm2_llio_queue_write function where available.</p>

<p style="margin-left:11%; margin-top: 1em">However:</p>

<p style="margin-left:11%; margin-top: 1em"><b>int
hm2_pktuart_read()</b></p>

<p style="margin-left:11%; margin-top: 1em">Will force an
immediate read transaction. It may be used in setup and
teardown code, but should not be called in the realtime
functions as this will cause extra packets to be
transmitted. This may be acceptable for PCI cards, but
should otherwise be avoided.</p>

<h3>Queued Reads and Writes
<a name="Queued Reads and Writes"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">In the realtime
threads the queued reads and writes should be used. This
means that most transactions will be spread over more than
one thread period.</p>

<p style="margin-left:11%; margin-top: 1em"><b>rtapi_u32
hm2_pktuart_get_rx_status(name)</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>rtapi_u32
hm2_pktuart_get_tx_status(name)</b></p>

<p style="margin-left:11%; margin-top: 1em">These functions
will always return the latest status from the most recent
data packet from the FPGA. The status should be used to
check if any new data has been recieved, or if the UART has
completed the recent transmissions.</p>

<p style="margin-left:11%; margin-top: 1em">The Tx status
is encoded as:</p>

<p style="margin-left:17%; margin-top: 1em">Bit 21
FrameBuffer Has Data RO <br>
Bits 20..16 Frames to send RO <br>
Bit 7 Send busy RO <br>
Bit 4 SCFIFO Error RO</p>

<p style="margin-left:11%; margin-top: 1em">The Rx status
is:</p>

<p style="margin-left:17%; margin-top: 1em">Bit 21
FrameBuffer has data RO <br>
Bits 20..16 Frames received RO <br>
Bit 7 Buffer error (RX idle but data in RX data FIFO) RO
<br>
Bit 6 RXMask RO <br>
Bit 5 Parity Error RW <br>
Bit 4 RCFIFO Error RW <br>
Bit 1 Overrun error (no stop bit when expected) (sticky) RW
<br>
Bit 0 False Start bit error (sticky) RW</p>

<p style="margin-left:11%; margin-top: 1em">Based on the
status of the Rx and Tx components reads or writes from the
FPGA can then be set up. This is typically a multi-step
process:</p>

<p style="margin-left:11%; margin-top: 1em">1) rxstatus
indicates that there are packets of data, but at this point
we need to know how big each packet is (and reading two much
or two little data from the FIFOs will cause problems). 2)
Queue a read of the frame sizes.
<b>hm2_pktuart_queue_get_frame_sizes(name, fsizes[])</b> On
return, the fsizes[] array will have been loaded with the
frame sizes (size in bytes). If fsizes are [8] [7] [6] and
you only read 1 frame from the data FIFO then on the next
call to get_frame_sizes the returned array would be [7] [6].
3) Wait one thread cycle to get the data. Note that there is
no serial latency here, the data is already on the FPGA but
we can only know how much data to request once we know the
packet size 4) Queue enough data reads to get all the data
frames that the packet is spread over. <b>int
hm2_pktuart_queue_read_data(name, data, bytes)</b> On return
the data[] array will have been loaded with enough 32-bit
frames to include &quot;bytes&quot; bytes. 5) Parse the
data.</p>

<h3>Data Formats
<a name="Data Formats"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">Both the Tx and
Rx pack the bytes that are to be read or written in 32-bit
&quot;frames&quot; stored in a 16-deep FIFO.</p>

<p style="margin-left:11%; margin-top: 1em">To send the
sequence 01, 02, 03, 04, 05, 06 folowed by the sequence F1,
F2, F3, F3, F5, F6, F7 the registers would be loaded
with:</p>

<p style="margin-left:17%; margin-top: 1em">0x04030201 <br>
0xXXXX0605 <br>
0xF4F3F2F1 <br>
0xXXF7F6F5</p>

<p style="margin-left:11%; margin-top: 1em">(Where X
indicates data that will be ignored).</p>

<p style="margin-left:11%; margin-top: 1em">ie, the data is
filled right-to-left and right-justified with consecutive
packets not sharing a 32-bit frame.</p>

<h3>Typical Usage
<a name="Typical Usage"></a>
</h3>


<p style="margin-left:11%; margin-top: 1em">Because the
transactions are necessarily split over multiple reads, and
some steps will have serial-port latency delays it is
recommended to use a state machine in the realtime code
where waiting on input is not possible.</p>

<p style="margin-left:17%; margin-top: 1em">int
process(void *arg, long period) { <br>
static int state = START;</p>

<p style="margin-left:17%; margin-top: 1em">switch (state)
{ <br>
case START:</p>

<p style="margin-left:17%; margin-top: 1em">// Check for
received data <br>
if (rxstatus &amp; 0x200000) { <br>
state = WAIT_FOR_DATA_FRAME; <br>
break; <br>
}</p>

<p style="margin-left:17%; margin-top: 1em">// No incoming
data, so service the outputs</p>

<p style="margin-left:17%; margin-top: 1em">if (time to
send data){ <br>
hm2_pktuart_send(pktUART_name, some_data); <br>
state = WAIT_FOR_SEND_COMPLETE; <br>
break;</p>

<p style="margin-left:17%; margin-top: 1em">case
WAIT_FOR_SEND_COMPLETE: <br>
if ( ! (txstatus &amp; 0x80)){ // ie the Tx is not busy <br>
state = WAIT_FOR_DATA_FRAME; <br>
} <br>
break;</p>

<p style="margin-left:17%; margin-top: 1em">case
WAIT_FOR_DATA_FRAME: <br>
if ( ! ( rxstatus &amp; 0x1F0000)) { // no data yet <br>
break; <br>
} <br>
// find the frame size <br>
hm2_pktuart_queue_get_frame_sizes(pktUART_name, fsizes);
<br>
state = WAIT_FOR_FRAME_SIZES; <br>
frame_inde = 0; <br>
break;</p>

<p style="margin-left:17%; margin-top: 1em">case
WAIT_FOR_FRAME_SIZES: <br>
case FETCH_MORE_DATA: <br>
// This step may need to be iterated if there are multiple
frames <br>
r = hm2_pktuart_queue_read_data(pktUART_name, rxdata,
fsizes[frame_index]); <br>
state = WAIT_FOR_DATA; // Just a one-cycle delay, the data
is on the FPGA <br>
break;</p>

<p style="margin-left:17%; margin-top: 1em">case
WAIT_FOR_DATA: <br>
parse_data(rxdata); <br>
if ((fsizes[++frame_index] &amp; 0x3FF) &gt; 0){ <br>
state = FETCH_MORE_DATA; <br>
} else { <br>
state = WAIT_FOR_RX_CLEAR; <br>
} <br>
break;</p>

<p style="margin-left:17%; margin-top: 1em">case
WAIT_FOR_RX_CLEAR: <br>
if (rxstatus &amp; 0x200000) break; <br>
state = START; <br>
break; <br>
} <br>
}</p>

<h2>PINS
<a name="PINS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The functions /
hostmot2 component do not create any HAL pins.</p>

<h2>EXAMPLE
<a name="EXAMPLE"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">See
inuxcnc-dev/src/hal/components/mesa_pktgyro_test.comp for a
simple example (which might not work, and uses the
deprecated direct reads and writes. <b>mesa_modbus</b> is a
better example, but significantly more complex and less
instructive because of that.</p>

<h2>TESTING
<a name="TESTING"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The PktUART can
be tested using low-level register writes outside the
realtime context using mesaflash. Here is an example bash
script:</p>

<p style="margin-left:17%; margin-top: 1em"># First setup
the DDR and Alt Source regs for the 7I96 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x1100=0x1F800 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x1104=0x1C3FF <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x1200=0x1F800 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x1204=0x1C3FF <br>
# Next set the baud rate DDS's for 9600 baud <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo 0x6300=0x65
<br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo 0x6700=0x65
<br>
# setup the TX and RX mode registers <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6400=0x00062840 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6800=0x3FC61408 <br>
# Reset the TX and RX UARTS <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6400=0x80010000 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6800=0x80010000 <br>
# load 7 bytes of data into the TX UART <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6100=0x54535251 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6100=0x58575655 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6100=0x64636261 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo
0x6100=0x68676665 <br>
# Command the TX UART to send 8 bytes twice <br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo 0x6200=0x08
<br>
mesaflash --device 7i96 --addr 10.10.10.10 --wpo 0x6200=0x08
<br>
sleep .1 <br>
# display the RX mode reg, RX count, and the data <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6800 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6600 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6500 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6500 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6800 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6600 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6500 <br>
mesaflash --device 7i96 --addr 10.10.10.10 --rpo 0x6500</p>

<h2>AUTHOR
<a name="AUTHOR"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Andy Pugh</p>

<h2>LICENSE
<a name="LICENSE"></a>
</h2>

 
<p style="margin-left:11%; margin-top: 1em">GPL-2.0+</p>
<hr>
</body>
</html>
