
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis

# Written on Fri Apr 25 20:24:45 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\repo2\gpb\dmd\P1060973_FPGA\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                 Requested     Requested     Clock        Clock          Clock
Level     Clock                 Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------
0 -       top|SYS_CLK           100.0 MHz     10.000        inferred     (multiple)     641  
                                                                                             
0 -       top|DBUG_HEADER10     100.0 MHz     10.000        inferred     (multiple)     1    
=============================================================================================


Clock Load Summary
******************

                      Clock     Source                  Clock Pin                         Non-clock Pin                               Non-clock Pin                  
Clock                 Load      Pin                     Seq Example                       Seq Example                                 Comb Example                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|SYS_CLK           641       SYS_CLK(port)           scratch_pad_0.dev_sp1[15:0].C     -                                           I_1.A(CLKINT)                  
                                                                                                                                                                     
top|DBUG_HEADER10     1         DBUG_HEADER10(port)     osc_counter_0.cntr_trig.C         osc_counter_0.counter.count[15:0].D[15]     osc_counter_0.cntr_en.I[0](and)
=====================================================================================================================================================================
