INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Low_part_or_Adder 16/Low_part_or_Adder 16.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Low_part_or_Adder 16/Low_part_or_Adder 16.srcs/sources_1/new/Low_part_OR_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Low_part_OR_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Low_part_or_Adder 16/Low_part_or_Adder 16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
