#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000029216634d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029216634f10 .scope module, "sram_array_tb" "sram_array_tb" 3 4;
 .timescale 0 0;
P_000002921663f570 .param/l "ADDR_WIDTH" 1 3 7, +C4<00000000000000000000000000100000>;
P_000002921663f5a8 .param/l "WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
L_0000029216637680 .functor XOR 1, v0000029216623cb0_0, L_00000292166995d0, C4<0>, C4<0>;
L_00000292166369d0 .functor AND 1, L_0000029216637680, L_00000292166998f0, C4<1>, C4<1>;
L_0000029216636a40 .functor NOT 1, L_00000292166369d0, C4<0>, C4<0>, C4<0>;
v0000029216699c10_0 .net "Mclk", 0 0, v0000029216623cb0_0;  1 drivers
v0000029216699fd0_0 .var "ReadEn", 0 0;
v0000029216699ad0_0 .var "WriteEn", 0 0;
v0000029216699670_0 .net *"_ivl_1", 0 0, L_00000292166995d0;  1 drivers
v00000292166984f0_0 .net *"_ivl_12", 0 0, L_0000029216698a90;  1 drivers
v0000029216699030_0 .net *"_ivl_16", 0 0, L_0000029216698f90;  1 drivers
v00000292166990d0_0 .net *"_ivl_2", 0 0, L_0000029216637680;  1 drivers
v0000029216699170_0 .net *"_ivl_20", 0 0, L_000002921669a070;  1 drivers
v0000029216699490_0 .net *"_ivl_24", 0 0, L_0000029216699710;  1 drivers
v0000029216699210_0 .net *"_ivl_28", 0 0, L_0000029216698810;  1 drivers
v00000292166981d0_0 .net *"_ivl_32", 0 0, L_0000029216699cb0;  1 drivers
v0000029216698950_0 .net *"_ivl_36", 0 0, L_0000029216698590;  1 drivers
v00000292166992b0_0 .net *"_ivl_5", 0 0, L_00000292166998f0;  1 drivers
v0000029216699350_0 .var "clk", 0 0;
v00000292166983b0_0 .net "clkpos", 9 0, v0000029216623c10_0;  1 drivers
v00000292166986d0_0 .var "in", 15 0;
v00000292166993f0_0 .net "instFlag", 0 0, v0000029216623210_0;  1 drivers
v0000029216698270_0 .net "outA", 15 0, v00000292166238f0_0;  1 drivers
v0000029216698770_0 .net "outB", 15 0, v0000029216623990_0;  1 drivers
v0000029216699b70_0 .var "reset", 0 0;
v00000292166997b0_0 .net "srclkneg", 0 0, L_00000292166369d0;  1 drivers
v0000029216698ef0_0 .net "srclkpos", 0 0, L_0000029216636a40;  1 drivers
v0000029216699530_0 .var "wordA", 31 0;
v0000029216698e50_0 .var "wordB", 31 0;
E_0000029216620ee0 .event posedge, L_0000029216698590;
E_00000292166211a0 .event posedge, L_0000029216699cb0;
E_00000292166208e0 .event posedge, L_0000029216698810;
E_00000292166211e0 .event posedge, L_0000029216699710;
E_0000029216620a20 .event posedge, L_000002921669a070;
E_0000029216620e20 .event posedge, L_0000029216698f90;
E_0000029216620b20 .event posedge, L_0000029216698a90;
L_00000292166995d0 .part v0000029216623c10_0, 6, 1;
L_00000292166998f0 .part v0000029216623c10_0, 6, 1;
L_0000029216698a90 .part v0000029216623c10_0, 2, 1;
L_0000029216698f90 .part v0000029216623c10_0, 4, 1;
L_000002921669a070 .part v0000029216623c10_0, 8, 1;
L_0000029216699710 .part v0000029216623c10_0, 9, 1;
L_0000029216698810 .part v0000029216623c10_0, 2, 1;
L_0000029216699cb0 .part v0000029216623c10_0, 6, 1;
L_0000029216698590 .part v0000029216623c10_0, 8, 1;
S_00000292165f29c0 .scope module, "bennett" "bennett_clock" 3 29, 4 1 0, S_0000029216634f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "clkp";
    .port_info 3 /OUTPUT 1 "Mclk";
    .port_info 4 /OUTPUT 1 "instFlag";
P_00000292165f2b50 .param/l "MAX_STATE" 1 4 12, +C4<00000000000000000000000000000000000000000000000000000000000010101>;
P_00000292165f2b88 .param/l "PHASES" 0 4 2, +C4<00000000000000000000000000001010>;
P_00000292165f2bc0 .param/l "STATE_WIDTH" 1 4 14, +C4<00000000000000000000000000000101>;
v0000029216623cb0_0 .var "Mclk", 0 0;
v0000029216622f90_0 .net "clk", 0 0, v0000029216699350_0;  1 drivers
v0000029216623c10_0 .var "clkp", 9 0;
v0000029216623210_0 .var "instFlag", 0 0;
v0000029216623350_0 .net "reset", 0 0, v0000029216699b70_0;  1 drivers
v0000029216623ad0_0 .var "state", 4 0;
E_0000029216621660 .event anyedge, v0000029216623ad0_0;
E_0000029216621820 .event posedge, v0000029216623350_0, v0000029216622f90_0;
E_0000029216620aa0 .event posedge, v0000029216622f90_0;
S_00000292165f2c00 .scope begin, "$unm_blk_13" "$unm_blk_13" 4 41, 4 41 0, S_00000292165f29c0;
 .timescale 0 0;
v0000029216623170_0 .var/i "i", 31 0;
S_00000292166246c0 .scope module, "dut" "sram_array" 3 37, 5 1 0, S_0000029216634f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "outA";
    .port_info 1 /OUTPUT 16 "outB";
    .port_info 2 /INPUT 32 "wordA";
    .port_info 3 /INPUT 32 "wordB";
    .port_info 4 /INPUT 1 "ReadEn";
    .port_info 5 /INPUT 1 "WriteEn";
    .port_info 6 /INPUT 16 "in";
    .port_info 7 /INPUT 1 "srclkneg";
    .port_info 8 /INPUT 1 "srclkpos";
v0000029216623850_0 .net "ReadEn", 0 0, v0000029216699fd0_0;  1 drivers
v0000029216623df0_0 .net "WriteEn", 0 0, v0000029216699ad0_0;  1 drivers
v0000029216623b70_0 .var "conv", 4 0;
v00000292166235d0_0 .var/i "i", 31 0;
v00000292166233f0_0 .net "in", 15 0, v00000292166986d0_0;  1 drivers
v00000292166238f0_0 .var "outA", 15 0;
v0000029216623990_0 .var "outB", 15 0;
v0000029216623a30 .array "sram", 31 0, 15 0;
v0000029216699f30_0 .net "srclkneg", 0 0, L_00000292166369d0;  alias, 1 drivers
v0000029216698450_0 .net "srclkpos", 0 0, L_0000029216636a40;  alias, 1 drivers
v0000029216698db0_0 .net "wordA", 31 0, v0000029216699530_0;  1 drivers
v0000029216699a30_0 .net "wordB", 31 0, v0000029216698e50_0;  1 drivers
v0000029216623a30_0 .array/port v0000029216623a30, 0;
v0000029216623a30_1 .array/port v0000029216623a30, 1;
E_00000292166213a0/0 .event anyedge, v0000029216623850_0, v0000029216623b70_0, v0000029216623a30_0, v0000029216623a30_1;
v0000029216623a30_2 .array/port v0000029216623a30, 2;
v0000029216623a30_3 .array/port v0000029216623a30, 3;
v0000029216623a30_4 .array/port v0000029216623a30, 4;
v0000029216623a30_5 .array/port v0000029216623a30, 5;
E_00000292166213a0/1 .event anyedge, v0000029216623a30_2, v0000029216623a30_3, v0000029216623a30_4, v0000029216623a30_5;
v0000029216623a30_6 .array/port v0000029216623a30, 6;
v0000029216623a30_7 .array/port v0000029216623a30, 7;
v0000029216623a30_8 .array/port v0000029216623a30, 8;
v0000029216623a30_9 .array/port v0000029216623a30, 9;
E_00000292166213a0/2 .event anyedge, v0000029216623a30_6, v0000029216623a30_7, v0000029216623a30_8, v0000029216623a30_9;
v0000029216623a30_10 .array/port v0000029216623a30, 10;
v0000029216623a30_11 .array/port v0000029216623a30, 11;
v0000029216623a30_12 .array/port v0000029216623a30, 12;
v0000029216623a30_13 .array/port v0000029216623a30, 13;
E_00000292166213a0/3 .event anyedge, v0000029216623a30_10, v0000029216623a30_11, v0000029216623a30_12, v0000029216623a30_13;
v0000029216623a30_14 .array/port v0000029216623a30, 14;
v0000029216623a30_15 .array/port v0000029216623a30, 15;
v0000029216623a30_16 .array/port v0000029216623a30, 16;
v0000029216623a30_17 .array/port v0000029216623a30, 17;
E_00000292166213a0/4 .event anyedge, v0000029216623a30_14, v0000029216623a30_15, v0000029216623a30_16, v0000029216623a30_17;
v0000029216623a30_18 .array/port v0000029216623a30, 18;
v0000029216623a30_19 .array/port v0000029216623a30, 19;
v0000029216623a30_20 .array/port v0000029216623a30, 20;
v0000029216623a30_21 .array/port v0000029216623a30, 21;
E_00000292166213a0/5 .event anyedge, v0000029216623a30_18, v0000029216623a30_19, v0000029216623a30_20, v0000029216623a30_21;
v0000029216623a30_22 .array/port v0000029216623a30, 22;
v0000029216623a30_23 .array/port v0000029216623a30, 23;
v0000029216623a30_24 .array/port v0000029216623a30, 24;
v0000029216623a30_25 .array/port v0000029216623a30, 25;
E_00000292166213a0/6 .event anyedge, v0000029216623a30_22, v0000029216623a30_23, v0000029216623a30_24, v0000029216623a30_25;
v0000029216623a30_26 .array/port v0000029216623a30, 26;
v0000029216623a30_27 .array/port v0000029216623a30, 27;
v0000029216623a30_28 .array/port v0000029216623a30, 28;
v0000029216623a30_29 .array/port v0000029216623a30, 29;
E_00000292166213a0/7 .event anyedge, v0000029216623a30_26, v0000029216623a30_27, v0000029216623a30_28, v0000029216623a30_29;
v0000029216623a30_30 .array/port v0000029216623a30, 30;
v0000029216623a30_31 .array/port v0000029216623a30, 31;
E_00000292166213a0/8 .event anyedge, v0000029216623a30_30, v0000029216623a30_31, v0000029216623df0_0, v00000292166233f0_0;
E_00000292166213a0 .event/or E_00000292166213a0/0, E_00000292166213a0/1, E_00000292166213a0/2, E_00000292166213a0/3, E_00000292166213a0/4, E_00000292166213a0/5, E_00000292166213a0/6, E_00000292166213a0/7, E_00000292166213a0/8;
E_0000029216621420 .event anyedge, v0000029216698db0_0;
    .scope S_00000292165f29c0;
T_0 ;
    %wait E_0000029216620aa0;
    %load/vec4 v0000029216623c10_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029216623cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029216623210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029216623cb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000292165f29c0;
T_1 ;
    %wait E_0000029216621820;
    %load/vec4 v0000029216623350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029216623ad0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 65;
    %cmpi/e 21, 0, 65;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029216623ad0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000029216623ad0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000029216623ad0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000292165f29c0;
T_2 ;
    %wait E_0000029216621660;
    %fork t_1, S_00000292165f2c00;
    %jmp t_0;
    .scope S_00000292165f2c00;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216623210_0, 0, 1;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000029216623c10_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029216623210_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029216623170_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000029216623170_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000029216623170_0;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000029216623170_0;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
T_2.9 ;
T_2.7 ;
    %load/vec4 v0000029216623170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029216623170_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0000029216623c10_0, 0, 10;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029216623170_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000029216623170_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0000029216623170_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 65;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000029216623170_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v0000029216623ad0_0;
    %pad/u 65;
    %sub;
    %cmp/e;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000029216623170_0;
    %store/vec4 v0000029216623c10_0, 4, 1;
T_2.17 ;
T_2.15 ;
    %load/vec4 v0000029216623170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029216623170_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %end;
    .scope S_00000292165f29c0;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000292166246c0;
T_3 ;
    %wait E_0000029216621420;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029216623b70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292166235d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000292166235d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000029216698db0_0;
    %load/vec4 v00000292166235d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000292166235d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000029216623b70_0, 0, 5;
T_3.2 ;
    %load/vec4 v00000292166235d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292166235d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000292166246c0;
T_4 ;
    %wait E_00000292166213a0;
    %load/vec4 v0000029216623850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029216623b70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029216623a30, 4;
    %store/vec4 v00000292166238f0_0, 0, 16;
    %load/vec4 v0000029216623b70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029216623a30, 4;
    %store/vec4 v0000029216623990_0, 0, 16;
T_4.0 ;
    %load/vec4 v0000029216623df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000292166233f0_0;
    %load/vec4 v0000029216623b70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029216623a30, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029216634f10;
T_5 ;
    %vpi_call/w 3 47 "$dumpfile", "sram_array.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029216634f10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000029216634f10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699350_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000029216699350_0;
    %inv;
    %store/vec4 v0000029216699350_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000029216634f10;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029216699b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699ad0_0, 0, 1;
    %wait E_0000029216620b20;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029216699530_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029216698e50_0, 0, 32;
    %wait E_0000029216620e20;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v00000292166986d0_0, 0, 16;
    %wait E_0000029216620a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029216699ad0_0, 0, 1;
    %wait E_00000292166211e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699ad0_0, 0, 1;
    %wait E_00000292166208e0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029216699530_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029216698e50_0, 0, 32;
    %wait E_00000292166211a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029216699fd0_0, 0, 1;
    %wait E_0000029216620ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029216699fd0_0, 0, 1;
    %delay 400, 0;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sram_array_tb.sv";
    "./../../bennettclock/bennettClock.sv";
    "../../sram_2port_bank/sram_array.sv";
