Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 11 23:21:12 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.060        0.000                      0                 4499        0.155        0.000                      0                 4499        4.500        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.060        0.000                      0                 4498        0.155        0.000                      0                 4498        9.500        0.000                       0                  1540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.115        0.000                      0                    1        0.232        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 5.755ns (31.453%)  route 12.542ns (68.547%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 27.430 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    26.359    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509    27.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.454    27.884    
                         clock uncertainty           -0.035    27.848    
    SLICE_X13Y109        FDRE (Setup_fdre_C_R)       -0.429    27.419    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.359    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 5.755ns (31.453%)  route 12.542ns (68.547%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 27.430 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    26.359    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509    27.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.454    27.884    
                         clock uncertainty           -0.035    27.848    
    SLICE_X13Y109        FDRE (Setup_fdre_C_R)       -0.429    27.419    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.359    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 5.755ns (31.453%)  route 12.542ns (68.547%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 27.430 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    26.359    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509    27.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.454    27.884    
                         clock uncertainty           -0.035    27.848    
    SLICE_X13Y109        FDRE (Setup_fdre_C_R)       -0.429    27.419    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.359    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 5.755ns (31.453%)  route 12.542ns (68.547%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 27.430 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    26.359    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509    27.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism              0.454    27.884    
                         clock uncertainty           -0.035    27.848    
    SLICE_X13Y109        FDRE (Setup_fdre_C_R)       -0.429    27.419    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.359    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.755ns (31.490%)  route 12.521ns (68.510%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 27.431 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    26.338    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510    27.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.454    27.885    
                         clock uncertainty           -0.035    27.849    
    SLICE_X13Y108        FDRE (Setup_fdre_C_R)       -0.429    27.420    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.420    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.755ns (31.490%)  route 12.521ns (68.510%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 27.431 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    26.338    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510    27.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.454    27.885    
                         clock uncertainty           -0.035    27.849    
    SLICE_X13Y108        FDRE (Setup_fdre_C_R)       -0.429    27.420    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.420    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.755ns (31.490%)  route 12.521ns (68.510%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 27.431 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    26.338    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510    27.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.454    27.885    
                         clock uncertainty           -0.035    27.849    
    SLICE_X13Y108        FDRE (Setup_fdre_C_R)       -0.429    27.420    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.420    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.755ns (31.490%)  route 12.521ns (68.510%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 27.431 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 r  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    25.397    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    26.338    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510    27.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.454    27.885    
                         clock uncertainty           -0.035    27.849    
    SLICE_X13Y108        FDRE (Setup_fdre_C_R)       -0.429    27.420    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.420    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.475ns  (logic 5.747ns (31.107%)  route 12.728ns (68.893%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=5 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 27.433 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.057    20.973    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124    21.097 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6/O
                         net (fo=1, routed)           0.491    21.587    rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_6_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.711 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[31]_i_2/O
                         net (fo=2, routed)           0.588    22.300    rvsteel_soc_instance/rvsteel_core_instance/next_program_counter[31]
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    22.424 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.651    23.075    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.124    23.199 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.780    23.978    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.150    24.128 f  rvsteel_soc_instance/rvsteel_core_instance/mem_write_request_ack_i_1/O
                         net (fo=2, routed)           0.609    24.738    rvsteel_soc_instance/rvsteel_core_instance/s1_mem_write_request
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.328    25.066 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.639    25.705    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X14Y101        LUT4 (Prop_lut4_I0_O)        0.116    25.821 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_2/O
                         net (fo=1, routed)           0.716    26.536    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[8]
    SLICE_X14Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.512    27.433    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/C
                         clock pessimism              0.454    27.887    
                         clock uncertainty           -0.035    27.851    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)       -0.220    27.631    rvsteel_soc_instance/uart_instance/tx_register_reg[8]
  -------------------------------------------------------------------
                         required time                         27.631    
                         arrival time                         -26.536    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 5.525ns (30.264%)  route 12.731ns (69.736%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 27.433 - 20.000 ) 
    Source Clock Delay      (SCD):    8.062ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.687     8.062    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.516 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[6]
                         net (fo=1, routed)           1.385    11.901    rvsteel_soc_instance/bus_mux_instance/mem_read_data[22]
    SLICE_X15Y100        LUT4 (Prop_lut4_I3_O)        0.152    12.053 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_2/O
                         net (fo=4, routed)           1.370    13.422    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[22]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.326    13.748 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.209    14.957    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X55Y100        MUXF7 (Prop_muxf7_S_O)       0.276    15.233 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.794    16.027    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]_i_5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.299    16.326 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_4/O
                         net (fo=6, routed)           1.205    17.531    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_11
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    17.655 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47/O
                         net (fo=1, routed)           0.000    17.655    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_47_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.205 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.205    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.319 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.319    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.433 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.805    19.238    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.362 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.430    19.792    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    19.916 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.907    20.822    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[7]_i_2/O
                         net (fo=2, routed)           0.883    21.830    rvsteel_soc_instance/rvsteel_core_instance/program_counter[7]_i_2_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.954 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[7]_i_1/O
                         net (fo=2, routed)           0.466    22.419    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[7]_i_1_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.124    22.543 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[7]_i_1/O
                         net (fo=6, routed)           0.712    23.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]_0[5]
    SLICE_X14Y101        LUT4 (Prop_lut4_I0_O)        0.124    23.380 f  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_9/O
                         net (fo=2, routed)           0.805    24.184    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_9_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.308 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.577    24.885    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I0_O)        0.124    25.009 f  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=9, routed)           0.682    25.691    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter3__1
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.502    26.318    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X13Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536    25.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.512    27.433    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C
                         clock pessimism              0.454    27.887    
                         clock uncertainty           -0.035    27.851    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429    27.422    rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.422    
                         arrival time                         -26.318    
  -------------------------------------------------------------------
                         slack                                  1.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y99         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/Q
                         net (fo=2, routed)           0.173     2.756    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[8]
    SLICE_X48Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.801 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2/O
                         net (fo=1, routed)           0.000     2.801    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.916 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.917    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.971 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.971    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[9]
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.288    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[9]/C
                         clock pessimism             -0.576     2.711    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     2.816    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y99         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/Q
                         net (fo=2, routed)           0.173     2.756    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[8]
    SLICE_X48Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.801 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2/O
                         net (fo=1, routed)           0.000     2.801    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.916 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.917    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.982 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.982    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[11]
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.288    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[11]/C
                         clock pessimism             -0.576     2.711    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     2.816    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.566     2.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X32Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     2.584 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/Q
                         net (fo=4, routed)           0.110     2.694    rvsteel_soc_instance/bus_mux_instance/Q[18]
    SLICE_X33Y109        LUT3 (Prop_lut3_I0_O)        0.048     2.742 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[19]_i_1/O
                         net (fo=1, routed)           0.000     2.742    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[17]
    SLICE_X33Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.836     3.291    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X33Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/C
                         clock pessimism             -0.834     2.456    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.107     2.563    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.209ns (30.760%)  route 0.470ns (69.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.571     2.448    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y103        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.164     2.612 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/Q
                         net (fo=1, routed)           0.083     2.695    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]
    SLICE_X15Y103        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           0.387     3.128    rvsteel_soc_instance/ram_instance/D[10]
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.887     3.341    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.576     2.765    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.948    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.576%)  route 0.475ns (69.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.571     2.448    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y103        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.164     2.612 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[12]/Q
                         net (fo=1, routed)           0.083     2.695    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]
    SLICE_X15Y103        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[12]_i_1/O
                         net (fo=6, routed)           0.391     3.132    rvsteel_soc_instance/ram_instance/D[10]
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.886     3.340    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.576     2.764    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.947    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y99         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/Q
                         net (fo=2, routed)           0.173     2.756    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[8]
    SLICE_X48Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.801 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2/O
                         net (fo=1, routed)           0.000     2.801    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.916 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.917    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.007 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.007    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[10]
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.288    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[10]/C
                         clock pessimism             -0.576     2.711    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     2.816    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y99         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/Q
                         net (fo=2, routed)           0.173     2.756    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[8]
    SLICE_X48Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.801 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2/O
                         net (fo=1, routed)           0.000     2.801    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.916 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.917    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.007 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.007    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[12]
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.288    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y100        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[12]/C
                         clock pessimism             -0.576     2.711    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     2.816    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.396%)  route 0.174ns (30.604%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y99         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[8]/Q
                         net (fo=2, routed)           0.173     2.756    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[8]
    SLICE_X48Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.801 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2/O
                         net (fo=1, routed)           0.000     2.801    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.916 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.917    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.956 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.956    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[12]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.010 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.010    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[13]
    SLICE_X48Y101        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.288    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X48Y101        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[13]/C
                         clock pessimism             -0.576     2.711    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     2.816    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.442    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X30Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.164     2.606 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/Q
                         net (fo=4, routed)           0.095     2.701    rvsteel_soc_instance/bus_mux_instance/Q[20]
    SLICE_X31Y110        LUT6 (Prop_lut6_I3_O)        0.045     2.746 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[21]_i_1/O
                         net (fo=1, routed)           0.000     2.746    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]_0
    SLICE_X31Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.836     3.290    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X31Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/C
                         clock pessimism             -0.834     2.455    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.092     2.547    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.646%)  route 0.133ns (41.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.563     2.440    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X37Y112        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.141     2.581 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/Q
                         net (fo=4, routed)           0.133     2.715    rvsteel_soc_instance/bus_mux_instance/Q[26]
    SLICE_X36Y112        LUT3 (Prop_lut3_I0_O)        0.048     2.763 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.763    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[25]
    SLICE_X36Y112        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.287    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X36Y112        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/C
                         clock pessimism             -0.833     2.453    
    SLICE_X36Y112        FDRE (Hold_fdre_C_D)         0.107     2.560    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y100  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y103  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y101  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y100  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y100  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y103  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y103  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y101  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y101  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y100  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y100  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y101  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y103  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y103  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y101  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y101  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.124ns (9.530%)  route 1.177ns (90.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.177     6.861    clock_50mhz
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.985 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.985    clock_50mhz_i_1_n_0
    SLICE_X52Y95         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.029    15.100    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  8.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.452ns  (logic 0.045ns (9.951%)  route 0.407ns (90.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 11.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564    11.483    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    11.624 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.407    12.032    clock_50mhz
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045    12.077 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.077    clock_50mhz_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.753    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.091    11.844    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.844    
                         arrival time                          12.077    
  -------------------------------------------------------------------
                         slack                                  0.232    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 4.041ns (53.823%)  route 3.466ns (46.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.595     6.279    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.632     8.007    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.518     8.525 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           3.466    11.991    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    15.514 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.514    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.387ns (55.477%)  route 1.113ns (44.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.227     1.852    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.878 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.571     2.448    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.164     2.612 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.113     3.726    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.949 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.949    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1775 Endpoints
Min Delay          1775 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.901ns  (logic 2.223ns (17.235%)  route 10.677ns (82.765%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.639    12.069    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X14Y101        LUT4 (Prop_lut4_I0_O)        0.116    12.185 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_2/O
                         net (fo=1, routed)           0.716    12.901    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[8]
    SLICE_X14Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.512     7.433    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.723ns  (logic 2.231ns (17.538%)  route 10.492ns (82.462%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    12.723    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509     7.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.723ns  (logic 2.231ns (17.538%)  route 10.492ns (82.462%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    12.723    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509     7.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.723ns  (logic 2.231ns (17.538%)  route 10.492ns (82.462%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    12.723    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509     7.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.723ns  (logic 2.231ns (17.538%)  route 10.492ns (82.462%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.838    12.723    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.509     7.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.702ns  (logic 2.231ns (17.567%)  route 10.470ns (82.433%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    12.702    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510     7.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.702ns  (logic 2.231ns (17.567%)  route 10.470ns (82.433%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    12.702    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510     7.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.702ns  (logic 2.231ns (17.567%)  route 10.470ns (82.433%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    12.702    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510     7.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.702ns  (logic 2.231ns (17.567%)  route 10.470ns (82.433%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.808    11.306    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.331    11.761    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X13Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.885 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.817    12.702    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.510     7.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 2.231ns (17.588%)  route 10.456ns (82.412%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_IBUF_inst/O
                         net (fo=50, routed)          4.456     5.943    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.067 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        2.821     8.888    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X31Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.012 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=3, routed)           0.595     9.607    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.731 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.642    10.373    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.497 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.757    11.255    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I2_O)        0.124    11.379 f  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=9, routed)           0.682    12.061    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter3__1
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.185 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.502    12.687    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X13Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.536     5.830    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.921 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.512     7.433    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.255ns (13.517%)  route 1.632ns (86.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_IBUF_inst/O
                         net (fo=50, routed)          1.632     1.888    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X15Y102        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.843     3.297    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X15Y102        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.294ns (15.299%)  route 1.626ns (84.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.626     1.920    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.841     3.296    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.300ns (15.561%)  route 1.629ns (84.439%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.629     1.884    rvsteel_soc_instance/uart_instance/reset_IBUF
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    rvsteel_soc_instance/uart_instance/tx_bit_counter[0]_i_1_n_0
    SLICE_X14Y105        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.841     3.296    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y105        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.300ns (14.949%)  route 1.708ns (85.051%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.708     1.963    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.008 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1/O
                         net (fo=2, routed)           0.000     2.008    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1_n_0
    SLICE_X15Y105        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.841     3.296    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X15Y105        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.300ns (14.283%)  route 1.801ns (85.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_IBUF_inst/O
                         net (fo=50, routed)          1.746     2.001    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.045     2.046 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[0]_i_1/O
                         net (fo=1, routed)           0.055     2.101    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.841     3.296    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.130ns  (logic 0.300ns (14.091%)  route 1.830ns (85.909%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.830     2.085    rvsteel_soc_instance/uart_instance/reset_IBUF
    SLICE_X28Y103        LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     2.130    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.837     3.292    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X28Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.301ns (14.131%)  route 1.830ns (85.869%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.830     2.085    rvsteel_soc_instance/uart_instance/reset_IBUF
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.046     2.131 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.131    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.837     3.292    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X28Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.300ns (13.736%)  route 1.885ns (86.264%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.739     1.995    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y102        LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[2]_i_1/O
                         net (fo=1, routed)           0.145     2.185    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]_0[2]
    SLICE_X14Y101        FDRE                                         r  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.843     3.297    rvsteel_soc_instance/bus_mux_instance/clock_50mhz_BUFG
    SLICE_X14Y101        FDRE                                         r  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.300ns (13.517%)  route 1.920ns (86.483%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_IBUF_inst/O
                         net (fo=50, routed)          1.748     2.003    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.045     2.048 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.172     2.220    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.841     3.296    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.300ns (13.330%)  route 1.951ns (86.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=50, routed)          1.951     2.206    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.251 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     2.251    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]_0[1]
    SLICE_X14Y101        FDRE                                         r  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.251     2.425    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.454 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.843     3.297    rvsteel_soc_instance/bus_mux_instance/clock_50mhz_BUFG
    SLICE_X14Y101        FDRE                                         r  rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C





