#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 10 16:57:20 2023
# Process ID: 93717
# Current directory: /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1
# Command line: vivado -log Simple_Test_VGA.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Simple_Test_VGA.tcl -notrace
# Log file: /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA.vdi
# Journal file: /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/vivado.jou
# Running On: PARALED07, OS: Linux, CPU Frequency: 3700.000 MHz, CPU Physical cores: 6, Host memory: 33315 MB
#-----------------------------------------------------------
source Simple_Test_VGA.tcl -notrace
Command: link_design -top Simple_Test_VGA -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.621 ; gain = 0.000 ; free physical = 17995 ; free virtual = 54793
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/estudiante/Descargas/P4_MS/change_square_color/Basys3_Master.xdc]
Finished Parsing XDC File [/home/estudiante/Descargas/P4_MS/change_square_color/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.117 ; gain = 0.000 ; free physical = 17891 ; free virtual = 54689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1810.867 ; gain = 84.812 ; free physical = 17886 ; free virtual = 54684

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d5796577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2255.727 ; gain = 444.859 ; free physical = 17523 ; free virtual = 54321

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d5796577

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2534.617 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d5796577

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2534.617 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12f06d03c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2534.617 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG_inst to drive 37 load(s) on clock net Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12736327d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2566.633 ; gain = 32.016 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12736327d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2566.633 ; gain = 32.016 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b16ec39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2566.633 ; gain = 32.016 ; free physical = 17281 ; free virtual = 54079
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.633 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
Ending Logic Optimization Task | Checksum: 1babfb608

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2566.633 ; gain = 32.016 ; free physical = 17281 ; free virtual = 54079

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1babfb608

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.633 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1babfb608

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.633 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.633 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
Ending Netlist Obfuscation Task | Checksum: 1babfb608

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.633 ; gain = 0.000 ; free physical = 17281 ; free virtual = 54079
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.633 ; gain = 840.578 ; free physical = 17281 ; free virtual = 54079
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2590.645 ; gain = 16.008 ; free physical = 17277 ; free virtual = 54075
INFO: [Common 17-1381] The checkpoint '/home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Simple_Test_VGA_drc_opted.rpt -pb Simple_Test_VGA_drc_opted.pb -rpx Simple_Test_VGA_drc_opted.rpx
Command: report_drc -file Simple_Test_VGA_drc_opted.rpt -pb Simple_Test_VGA_drc_opted.pb -rpx Simple_Test_VGA_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17228 ; free virtual = 54026
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca2e6a5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17228 ; free virtual = 54026
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17228 ; free virtual = 54026

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de2a112c

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17202 ; free virtual = 54000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d5184650

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17218 ; free virtual = 54016

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d5184650

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17218 ; free virtual = 54016
Phase 1 Placer Initialization | Checksum: 1d5184650

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17218 ; free virtual = 54016

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18ef8a53d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17206 ; free virtual = 54004

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18ef8a53d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17206 ; free virtual = 54004

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18ef8a53d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17205 ; free virtual = 54003

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002
Phase 2.1.1 Partition Driven Placement | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002
Phase 2.1 Floorplanning | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10575fec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17204 ; free virtual = 54002

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11b52880d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17172 ; free virtual = 53970

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14da846d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17172 ; free virtual = 53970
Phase 2.4 Global Placement Core | Checksum: 17e48c540

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17172 ; free virtual = 53970
Phase 2 Global Placement | Checksum: 17e48c540

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17172 ; free virtual = 53970

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f58325b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f821fd47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19bb9ab96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185c0edb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fb22a185

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 181887f10

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17790c12f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968
Phase 3 Detail Placement | Checksum: 17790c12f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12653e7ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.024 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd8e6512

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15f109e1b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968
Phase 4.1.1.1 BUFG Insertion | Checksum: 12653e7ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.024. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1343ef3d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968
Phase 4.1 Post Commit Optimization | Checksum: 1343ef3d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17170 ; free virtual = 53968

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1343ef3d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1343ef3d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969
Phase 4.3 Placer Reporting | Checksum: 1343ef3d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11276a5e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969
Ending Placer Task | Checksum: 4cb7047d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17171 ; free virtual = 53969
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17186 ; free virtual = 53985
INFO: [Common 17-1381] The checkpoint '/home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Simple_Test_VGA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17218 ; free virtual = 54016
INFO: [runtcl-4] Executing : report_utilization -file Simple_Test_VGA_utilization_placed.rpt -pb Simple_Test_VGA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Simple_Test_VGA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17214 ; free virtual = 54008
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17189 ; free virtual = 53984
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.680 ; gain = 0.000 ; free physical = 17185 ; free virtual = 53980
INFO: [Common 17-1381] The checkpoint '/home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4956ce86 ConstDB: 0 ShapeSum: 36035f7 RouteDB: 0
Post Restoration Checksum: NetGraph: 4946aa61 NumContArr: fa01287e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14347d2df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2680.168 ; gain = 15.973 ; free physical = 17098 ; free virtual = 53893

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14347d2df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2711.168 ; gain = 46.973 ; free physical = 17065 ; free virtual = 53859

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14347d2df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2711.168 ; gain = 46.973 ; free physical = 17065 ; free virtual = 53859
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 7f7ab39b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.168 ; gain = 55.973 ; free physical = 17055 ; free virtual = 53850
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.999  | TNS=0.000  | WHS=-0.067 | THS=-0.067 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00111616 %
  Global Horizontal Routing Utilization  = 0.00312337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 128
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e553870b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e553870b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845
Phase 3 Initial Routing | Checksum: 1724f2003

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.740  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20f632284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845
Phase 4 Rip-up And Reroute | Checksum: 20f632284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20f632284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20f632284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845
Phase 5 Delay and Skew Optimization | Checksum: 20f632284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1769f31ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.832  | TNS=0.000  | WHS=0.298  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1769f31ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845
Phase 6 Post Hold Fix | Checksum: 1769f31ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0342023 %
  Global Horizontal Routing Utilization  = 0.0295419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1769f31ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1769f31ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.168 ; gain = 60.973 ; free physical = 17051 ; free virtual = 53845

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e61c97d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.176 ; gain = 76.980 ; free physical = 17051 ; free virtual = 53845

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.832  | TNS=0.000  | WHS=0.298  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e61c97d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.176 ; gain = 76.980 ; free physical = 17051 ; free virtual = 53845
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.176 ; gain = 76.980 ; free physical = 17080 ; free virtual = 53874

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.176 ; gain = 78.496 ; free physical = 17080 ; free virtual = 53874
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2741.176 ; gain = 0.000 ; free physical = 17079 ; free virtual = 53874
INFO: [Common 17-1381] The checkpoint '/home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Simple_Test_VGA_drc_routed.rpt -pb Simple_Test_VGA_drc_routed.pb -rpx Simple_Test_VGA_drc_routed.rpx
Command: report_drc -file Simple_Test_VGA_drc_routed.rpt -pb Simple_Test_VGA_drc_routed.pb -rpx Simple_Test_VGA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Simple_Test_VGA_methodology_drc_routed.rpt -pb Simple_Test_VGA_methodology_drc_routed.pb -rpx Simple_Test_VGA_methodology_drc_routed.rpx
Command: report_methodology -file Simple_Test_VGA_methodology_drc_routed.rpt -pb Simple_Test_VGA_methodology_drc_routed.pb -rpx Simple_Test_VGA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/estudiante/Descargas/P4_MS/project_1/project_1.runs/impl_1/Simple_Test_VGA_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Simple_Test_VGA_power_routed.rpt -pb Simple_Test_VGA_power_summary_routed.pb -rpx Simple_Test_VGA_power_routed.rpx
Command: report_power -file Simple_Test_VGA_power_routed.rpt -pb Simple_Test_VGA_power_summary_routed.pb -rpx Simple_Test_VGA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Simple_Test_VGA_route_status.rpt -pb Simple_Test_VGA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Simple_Test_VGA_timing_summary_routed.rpt -pb Simple_Test_VGA_timing_summary_routed.pb -rpx Simple_Test_VGA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Simple_Test_VGA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Simple_Test_VGA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Simple_Test_VGA_bus_skew_routed.rpt -pb Simple_Test_VGA_bus_skew_routed.pb -rpx Simple_Test_VGA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 16:57:56 2023...
