325|170|Public
5|$|The Cray-3 system {{architecture}} comprised a foreground processing system, up to 16 background processors {{and up to}} 2 gigawords (16 GB) of common memory. The foreground system was dedicated to input/output and system management. It included a 32-bit processor and four <b>synchronous</b> <b>data</b> channels for mass storage and network devices, primarily via HiPPI channels.|$|E
25|$|Below is a {{table of}} some of the most common SSTV modes and their differences. These modes share many properties, such as {{synchronization}} and/or frequencies and grey/color level correspondence. Their main difference is the image quality, which is proportional to the time taken to transfer the image and in the case of the AVT modes, related to <b>synchronous</b> <b>data</b> transmission methods and noise resistance conferred by the use of interlace.|$|E
5000|$|... #Subtitle level 2: Asynchronous and <b>synchronous</b> <b>data</b> {{transmission}} ...|$|E
50|$|Rate adapted sub-rate {{information}} like circuit switched asynchronous and <b>synchronous</b> duplex <b>data,</b> 300-9600 bits.|$|R
5000|$|The OBDH {{receives}} the TCs as a <b>synchronous</b> PCM <b>data</b> stream from the TT&C ...|$|R
40|$|Test data {{developed}} {{primarily on}} low earth, {{but also some}} accelerated <b>synchronous</b> orbit <b>data</b> are presented for first 40 hour ampere hour boiler plate cells. Graphic data show the following characteristics: charge/discharge voltage; charge/discharge temperature; voltage; pressure; temperature; and discharge voltage...|$|R
5000|$|... a <b>Synchronous</b> <b>Data</b> Link Control (SDLC) {{communications}} interface ...|$|E
5000|$|<b>Synchronous</b> <b>Data</b> Link Control (SDLC) {{high speed}} wide area {{networks}} ...|$|E
5000|$|... 2652 Multi-Protocol Communications Circuit (incl. <b>Synchronous</b> <b>Data</b> Link Control (SDLC)) ...|$|E
40|$|The {{objective}} of this project is to design SPI Master Core using Verilog and verify the code using system verilog. Serial Peripheral Interface (SPI) is an interface that facilitates the transfer of <b>synchronous</b> serial <b>data.</b> SPI (Serial Peripheral Interface) is a <b>synchronous</b> serial <b>data</b> link that operates in full duplex mode. It communicates in master/slave mode where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select line. Serial Peripheral Interface of symmetrical structure can be synthesized using Xilinx 12. 3, and then can be simulated using Questa 10. 0 b. It is a popular interface used for connecting peripherals {{to each other and}} to microprocessors. The verification of the project is done using system verilog...|$|R
50|$|Starting with MySQL Cluster 7.2, {{support for}} <b>synchronous</b> {{replication}} between <b>data</b> centers was supported with the Multi-Site Clustering feature.|$|R
5000|$|<b>Synchronous</b> framing High-Level <b>Data</b> Link Control is {{a popular}} bit-oriented protocol.Synchronous framing High-Level Data Link Control may work like this: ...|$|R
5000|$|<b>Synchronous</b> <b>Data</b> Link Control (SDLC), a {{protocol}} which greatly improved {{the efficiency of}} data transfer over a single link: ...|$|E
50|$|<b>Synchronous</b> <b>Data</b> Flow is a {{restriction}} of Kahn process networks, nodes produce and consume a fixed number of data items per firing.|$|E
50|$|ADCCP is an ANSI standard, X3.66, {{derived from}} IBM's <b>Synchronous</b> <b>Data</b> Link Control (SDLC) protocol, and is {{functionally}} {{equivalent to the}} ISO High-Level Data Link Control (HDLC) standard.|$|E
40|$|Abstract: For {{the first}} time <b>synchronous</b> QPSK <b>data</b> is {{transmitted}} in real-time with standard DFB lasers. FEC-compatible performance is reached at 400 Mbaud after 63 -km of fiber. Self-homodyne operation with an ECL is error-free. © 2006 Optical Society of America OCIS codes: (060. 1660) Coherent communications; (060. 2920) Homodynin...|$|R
40|$|Abstract – Fog {{is a kind}} of {{meteorological}} disaster, {{which has}} a serious impact on social economic activities and daily life of human beings. In this paper, the fog detection model based on the characteristics of HJ- 1 satellite is put forward firstly. Then the model is tested by HJ- 1 B <b>data</b> and <b>synchronous</b> MODIS <b>data</b> in southern China at January 9 th, 2009. By comparing the experiment results of HJ data and MODIS data, it shows that HJ data is suitable for fog detection. EOS/MODIS data. In this paper, the characteristics of HJ satellite will be analyzed, and a fog detection model is proposed. Then this model is used to detect fog at daytime by HJ- 1 <b>data</b> and <b>synchronous</b> MODIS <b>data.</b> The two results are compared in order to prove the fog detection capability of HJ- 1 data...|$|R
40|$|PCIO card in input/output interface-circuit card {{enabling}} {{computer based}} on ISA bus to transmit and receive high-speed, <b>synchronous</b> serial <b>data</b> and clock signals. Designed specifically to plug into IBM PC-AT or compatible computer and to handle {{input and output}} of data in packet formats like those of telemetric data streams used throughout NASA and aerospace industry. Reduces amount of auxiliary equipment needed...|$|R
50|$|Note 2: Flag {{sequences}} {{are used}} in bit-oriented protocols, such as Advanced Data Communication Control Procedures (ADCCP), <b>Synchronous</b> <b>Data</b> Link Control (SDLC), and High-Level Data Link Control (HDLC).|$|E
5000|$|... an ITU-T recommendation, {{approved}} in November 1988, titled Standardization of data signalling rates for <b>synchronous</b> <b>data</b> transmission {{in the general}} switched telephone network. It has been withdrawn since ...|$|E
5000|$|... 5250 devices can be {{directly}} attached to the host or communicate remotely using <b>Synchronous</b> <b>Data</b> Link Control (SDLC) at up to 9600bit/s. Devices can also be clustered or daisy-chained.|$|E
50|$|When used in {{traditional}} serial mode, the SCC could {{be set to}} use 5, 6, 7 or 8 bits/character, 1, 1/5 or 2 stop bits, odd, even or no parity, and automatically detected or generated break signals. In <b>synchronous</b> modes, <b>data</b> could be optionally sent with NRZ, NRZI or FM encoding, as well as Manchester decoding, although Manchester encoding had to be handled in external logic.|$|R
40|$|This paper {{presents}} a methodology of detecting rotor imbalances, such as mass imbalance and crack-induced imbalance, using shaft synchronous vibrations. An iterative scheme is developed to identify parameters from measured <b>synchronous</b> vibration <b>data.</b> A detection system is integrated by using state-of-the-art commercial analysis equipment. A laboratory rotor test rig {{is used to}} verify the system integration and algorithm validation. A real engine test {{has been carried out}} and the results are reported...|$|R
40|$|Abstract- Modern {{computer}} system rely {{more and more}} on- chip communication protocol to exchange data. System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. AMBA AHB protocol incorporate advanced features such as pipelining burst and split transfers. Serial Peripheral Interface or SPI bus is a <b>synchronous</b> serial <b>data</b> link, a de facto standard, named by Motorola, that operates in full duplex mode. It is used for short distance, single master communication ________________________________________________________________________________________________________ I...|$|R
50|$|VTAM was {{introduced}} in 1974 {{after a series of}} delays as a major component of SNA along with the 370x Network Control Program (NCP) and <b>Synchronous</b> <b>Data</b> Link Control (SDLC).|$|E
5000|$|PSI5 is a {{two-wire}} interface, used {{to connect}} peripheral sensors to {{electronic control units}} in automotive electronics. Both point-to-point and bus configurations with asynchronous and <b>synchronous</b> <b>data</b> transmission are supported.|$|E
5000|$|High-Level Data Link Control (HDLC) is a bit-oriented code-transparent <b>synchronous</b> <b>data</b> {{link layer}} {{protocol}} {{developed by the}} International Organization for Standardization (ISO). The original ISO standards for HDLC are as follows: ...|$|E
40|$|In this paper, {{we study}} {{consistent}} <b>synchronous</b> multi-rate <b>data</b> flow graphs {{to determine the}} minimal required buffer sizes that still guarantee {{the construction of a}} deadlock-free static schedule. A graph is split up in chains and clusters that can be studied independently. We present the results for chains, {{as well as for the}} most frequent clusters. The results will be used in the rapid prototyping environment GRAPE-II in case the emulation hardware contains FPGAs, or when memory is critical. status: publishe...|$|R
40|$|This paper {{proposes a}} novel method to {{reconstruct}} dynamic scenes by integrating depth {{data obtained by}} multiple Kinects, which cannot be synchronized to one another. In this method, the multiple Kinects located so as to cover the whole surface are firstly calibrated so that their depth data are mapped into the world co-ordinate system. The <b>synchronous</b> depth <b>data</b> for each Kinect is then generated by interpolation of temporally neighboring captured data. Experimental results of marching person reconstruction show the effectiveness of our method. ...|$|R
40|$|The SPI is a full-duplex, <b>synchronous,</b> serial <b>data</b> {{link that}} enables {{communication}} between a host processor and peripherals. Based upon Motorola’s SPI-bus specifications, version V 03. 06, release February 2003, the designs are general purpose solutions offering viable ways to controlling SPI-bus, and highly flexible to suit any particular needs. However, Field {{programmable gate array}} devices offer a quicker and more customizable solution. This paper provides a full description of an up to- date SPI Master/Slave FPGA implementations, In conformity with design-reuse methodology...|$|R
5000|$|SNA {{was made}} public as part of IBM's [...] "Advanced Function for Communications" [...] {{announcement}} in September, 1974, which included {{the implementation of the}} SNA/SDLC (<b>Synchronous</b> <b>Data</b> Link Control) protocols on new communications products: ...|$|E
5000|$|The SDP — The <b>Synchronous</b> <b>Data</b> Processor — added V.35, RS-422, and RS-232 {{data to the}} IPX (this {{card was}} a very early use of Xilinx FPGAs & StrataCom was their largest {{customer}} for a time) ...|$|E
50|$|Merit renamed its Communication Computers to be Primary Communication Processors (PCPs) {{and created}} LSI-11 based Secondary Communication Processors (SCPs). PCPs formed {{the core of}} the network and were {{attached}} to each other over Ethernet and dedicated <b>synchronous</b> <b>data</b> circuits. SCPs were attached to PCPs over <b>synchronous</b> <b>data</b> circuits. PCPs and SCPs would eventually include Ethernet interfaces and support local area network (LAN) attachments. PCPs would also serve as gateways to commercial networks such as GTE's Telenet (later SprintNet), Tymnet, and ADP's Autonet, providing national and international network access to MTS. Later still the PCPs provided gateway services to the TCP/IP networks that became today's Internet.|$|E
5000|$|USARTs in <b>{{synchronous}}</b> mode transmits <b>data</b> in frames. In synchronous operation, characters must {{be provided}} on time until a frame is complete; if the controlling processor does not do so, this is an [...] "underrun error," [...] and transmission of the frame is aborted.|$|R
40|$|Abstract: The SPI is a full-duplex, <b>synchronous,</b> serial <b>data</b> {{link that}} enables {{communication}} between a host processor and peripherals. Based upon Motorola’s SPI-bus specifications, version V 03. 06, release February 2003, the designs are general purpose solutions offering viable ways to controlling SPI-bus, and highly flexible to suit any particular needs. However, Field {{programmable gate array}} devices offer a quicker and more customizable solution. This paper provides a full description of an up to- date SPI Master/Slave FPGA implementations, In conformity with design-reuse methodology...|$|R
40|$|The {{issue of}} accelertion and {{transport}} of {{particles in the}} upstream solar wind was investigated using the energetic ion and electron observations obtained simultaneously by three fortuitously positioned geostationary spececraft during a strong magnetospheric compression event of November 1, 1984. This compression event brought the subsolar magnetopause inward of the <b>synchronous</b> orbit. <b>Data</b> obtained indicate that, in the November 1 event, the process of magnetospheric ion escape was a very likely source for energetic particles both in the magnetosheath and the upstream solar wind...|$|R
