----------------------------------------------------------------------
Report for cell opl3.verilog

Register bits: 1094 of 83640 (1%)
PIC Latch:       0
I/O cells:       77
                                          Cell usage:
                               cell       count    Res Usage(%)
                             ALU54B        1       100.0
                              CCU2C      195       100.0
                             DP16KD        1       100.0
                           DPR16X4C      172       100.0
                            FD1P3AX      275       100.0
                            FD1P3AY        1       100.0
                            FD1P3DX       24       100.0
                            FD1P3IX       53       100.0
                            FD1S3AX      630       100.0
                            FD1S3AY       10       100.0
                            FD1S3BX        4       100.0
                            FD1S3DX       30       100.0
                            FD1S3IX       20       100.0
                                GSR        1       100.0
                                 IB       15       100.0
                           IFS1P3BX        2       100.0
                           IFS1P3DX       10       100.0
                                INV        3       100.0
                         MULT18X18D        2       100.0
                                 OB       62       100.0
                           OFS1P3DX       35       100.0
                           ORCALUT4     1638       100.0
                              PFUMX      172       100.0
                                PUR        1       100.0
                          ROM256X1A       12       100.0
                                VHI       97       100.0
                                VLO       97       100.0
SUB MODULES 
             afifo_6s_10s_2s_1_1_6s        1       100.0
                     calc_phase_inc        1       100.0
                  calc_rhythm_phase        1       100.0
                           channels        1       100.0
                       clk_div_256s        1       100.0
                  control_operators        1       100.0
                           dac_prep        1       100.0
             edge_detector_1s_0s_0s        1       100.0
           edge_detector_1s_0s_0s_0        1       100.0
           edge_detector_1s_0s_0s_1        1       100.0
           edge_detector_1s_0s_0s_2        1       100.0
           edge_detector_1s_0s_0s_3        1       100.0
                   env_rate_counter        1       100.0
                 envelope_generator        1       100.0
                            host_if        1       100.0
                        ksl_add_rom        1       100.0
                               leds        1       100.0
          mem_multi_bank_13s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_1s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_20s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_26s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_3s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_4s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_6s_9_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_1        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_2        1       100.0
          mem_multi_bank_8s_9_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_8s_9_0s_0s_2s_1s_2s_1        1       100.0
          mem_multi_bank_9s_18s_0s_511s_2s_1s_2s        1       100.0
          mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s        1       100.0
          mem_simple_dual_port_13s_18s_1s_0s        1       100.0
          mem_simple_dual_port_13s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
          mem_simple_dual_port_1s_9_1s_0s        1       100.0
          mem_simple_dual_port_1s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_4s_9_1s_0s        1       100.0
          mem_simple_dual_port_4s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s_0        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_2        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_3        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_4        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_5        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_6        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_2        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
                           operator        1       100.0
                       opl3_exp_lut        1       100.0
                  opl3_log_sine_lut        1       100.0
                    phase_generator        1       100.0
            pipeline_sr_1s_1s_2s_0s        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
          pipeline_sr_1s_1s_2s_0s_8_3        1       100.0
            pipeline_sr_1s_1s_6s_0s        1       100.0
          pipeline_sr_1s_1s_6s_0s_1        1       100.0
          pipeline_sr_1s_1s_6s_0s_2        1       100.0
          pipeline_sr_1s_1s_6s_0s_3        1       100.0
          pipeline_sr_1s_1s_6s_0s_6        1       100.0
           pipeline_sr_26s_2s_6s_0s        1       100.0
             pipeline_sr_3s_1s_3s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_1        1       100.0
          pipeline_sr_5s_1s_6s_0s_2        1       100.0
            pipeline_sr_6s_1s_3s_0s        1       100.0
                         reset_sync        1       100.0
                            tremolo        1       100.0
                            vibrato        1       100.0
                            
                         TOTAL          3659           
----------------------------------------------------------------------
Report for cell leds.netlist
     Instance path:  leds
                                          Cell usage:
                               cell       count    Res Usage(%)
                           ORCALUT4        6         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             8           
----------------------------------------------------------------------
Report for cell channels.netlist
     Instance path:  channels
                                          Cell usage:
                               cell       count    Res Usage(%)
                             ALU54B        1       100.0
                              CCU2C      182        93.3
                             DP16KD        1       100.0
                           DPR16X4C      160        93.0
                            FD1P3AX      275       100.0
                            FD1P3AY        1       100.0
                            FD1P3IX       53       100.0
                            FD1S3AX      592        94.0
                            FD1S3AY       10       100.0
                            FD1S3IX       20       100.0
                                INV        2        66.7
                         MULT18X18D        2       100.0
                           ORCALUT4     1557        95.1
                              PFUMX      162        94.2
                          ROM256X1A       12       100.0
                                VHI       91        93.8
                                VLO       91        93.8
SUB MODULES 
                     calc_phase_inc        1       100.0
                  calc_rhythm_phase        1       100.0
                  control_operators        1       100.0
                           dac_prep        1       100.0
             edge_detector_1s_0s_0s        1       100.0
           edge_detector_1s_0s_0s_0        1       100.0
           edge_detector_1s_0s_0s_1        1       100.0
           edge_detector_1s_0s_0s_2        1       100.0
           edge_detector_1s_0s_0s_3        1       100.0
                   env_rate_counter        1       100.0
                 envelope_generator        1       100.0
                        ksl_add_rom        1       100.0
          mem_multi_bank_13s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_1s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_20s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_26s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_3s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_4s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_6s_9_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_1        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_2        1       100.0
          mem_multi_bank_8s_9_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_8s_9_0s_0s_2s_1s_2s_1        1       100.0
          mem_multi_bank_9s_18s_0s_511s_2s_1s_2s        1       100.0
          mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s        1       100.0
          mem_simple_dual_port_13s_18s_1s_0s        1       100.0
          mem_simple_dual_port_13s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
          mem_simple_dual_port_1s_9_1s_0s        1       100.0
          mem_simple_dual_port_1s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_4s_9_1s_0s        1       100.0
          mem_simple_dual_port_4s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s_0        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_2        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_3        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_4        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_5        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_6        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_2        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
                           operator        1       100.0
                       opl3_exp_lut        1       100.0
                  opl3_log_sine_lut        1       100.0
                    phase_generator        1       100.0
            pipeline_sr_1s_1s_2s_0s        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
          pipeline_sr_1s_1s_2s_0s_8_3        1       100.0
            pipeline_sr_1s_1s_6s_0s        1       100.0
          pipeline_sr_1s_1s_6s_0s_1        1       100.0
          pipeline_sr_1s_1s_6s_0s_2        1       100.0
          pipeline_sr_1s_1s_6s_0s_3        1       100.0
          pipeline_sr_1s_1s_6s_0s_6        1       100.0
           pipeline_sr_26s_2s_6s_0s        1       100.0
             pipeline_sr_3s_1s_3s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_1        1       100.0
          pipeline_sr_5s_1s_6s_0s_2        1       100.0
            pipeline_sr_6s_1s_3s_0s        1       100.0
                            tremolo        1       100.0
                            vibrato        1       100.0
                            
                         TOTAL          3302           
----------------------------------------------------------------------
Report for cell dac_prep.netlist
     Instance path:  channels.dac_prep
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        2         0.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell mem_multi_bank_13s_18s_1s_0s_2s_1s_2s.netlist
     Instance path:  channels.operator_out_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       16         9.3
                            FD1P3AX       26         9.5
                            FD1S3AX       29         4.6
                           ORCALUT4       58         3.5
                              PFUMX       13         7.6
                                VHI        4         4.1
                                VLO        4         4.1
SUB MODULES 
          mem_simple_dual_port_13s_18s_1s_0s        1       100.0
          mem_simple_dual_port_13s_18s_1s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_8_3        1       100.0
                            
                         TOTAL           153           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_13s_18s_1s_0s_0.netlist
  Original Cell name mem_simple_dual_port_13s_18s_1s_0s
     Instance path:  channels.operator_out_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                            FD1P3AX       13         4.7
                            FD1S3AX       14         2.2
                           ORCALUT4       15         0.9
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            52           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_13s_18s_1s_0s.netlist
  Original Cell name mem_simple_dual_port_13s_18s_1s_0s
     Instance path:  channels.operator_out_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                            FD1P3AX       13         4.7
                            FD1S3AX       14         2.2
                           ORCALUT4       15         0.9
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            52           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_2s_0s_8_3.netlist
  Original Cell name pipeline_sr_1s_1s_2s_0s_8
     Instance path:  channels.operator_out_mem.bankb_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell control_operators.netlist
     Instance path:  channels.control_operators
                                          Cell usage:
                               cell       count    Res Usage(%)
                             ALU54B        1       100.0
                              CCU2C      133        68.2
                             DP16KD        1       100.0
                           DPR16X4C      140        81.4
                            FD1P3AX      204        74.2
                            FD1P3AY        1       100.0
                            FD1S3AX      537        85.2
                            FD1S3AY        9        90.0
                            FD1S3IX       16        80.0
                                INV        2        66.7
                         MULT18X18D        2       100.0
                           ORCALUT4     1398        85.3
                              PFUMX      149        86.6
                          ROM256X1A       12       100.0
                                VHI       82        84.5
                                VLO       82        84.5
SUB MODULES 
                     calc_phase_inc        1       100.0
                  calc_rhythm_phase        1       100.0
             edge_detector_1s_0s_0s        1       100.0
           edge_detector_1s_0s_0s_0        1       100.0
           edge_detector_1s_0s_0s_1        1       100.0
           edge_detector_1s_0s_0s_2        1       100.0
           edge_detector_1s_0s_0s_3        1       100.0
                   env_rate_counter        1       100.0
                 envelope_generator        1       100.0
                        ksl_add_rom        1       100.0
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_1s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_20s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_26s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_3s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_4s_9_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_6s_9_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_1        1       100.0
          mem_multi_bank_8s_22_0s_0s_2s_1s_2s_2        1       100.0
          mem_multi_bank_8s_9_0s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_9s_18s_0s_511s_2s_1s_2s        1       100.0
          mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
          mem_simple_dual_port_1s_9_1s_0s        1       100.0
          mem_simple_dual_port_1s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_4s_9_1s_0s        1       100.0
          mem_simple_dual_port_4s_9_1s_0s_0        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s_0        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_0        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_2        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_3        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_4        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_5        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_6        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_2        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
                           operator        1       100.0
                       opl3_exp_lut        1       100.0
                  opl3_log_sine_lut        1       100.0
                    phase_generator        1       100.0
            pipeline_sr_1s_1s_2s_0s        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
            pipeline_sr_1s_1s_6s_0s        1       100.0
          pipeline_sr_1s_1s_6s_0s_1        1       100.0
          pipeline_sr_1s_1s_6s_0s_2        1       100.0
          pipeline_sr_1s_1s_6s_0s_3        1       100.0
          pipeline_sr_1s_1s_6s_0s_6        1       100.0
           pipeline_sr_26s_2s_6s_0s        1       100.0
             pipeline_sr_3s_1s_3s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_1        1       100.0
          pipeline_sr_5s_1s_6s_0s_2        1       100.0
            pipeline_sr_6s_1s_3s_0s        1       100.0
                            tremolo        1       100.0
                            vibrato        1       100.0
                            
                         TOTAL          2850           
----------------------------------------------------------------------
Report for cell pipeline_sr_5s_1s_6s_0s_2.netlist
  Original Cell name pipeline_sr_5s_1s_6s_0s
     Instance path:  channels.control_operators.op_num_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       30         4.8
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            32           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_6s_0s_3.netlist
  Original Cell name pipeline_sr_1s_1s_6s_0s
     Instance path:  channels.control_operators.bank_num_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        5         0.8
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_6s_0s.netlist
  Original Cell name pipeline_sr_1s_1s_6s_0s
     Instance path:  channels.control_operators.sample_clk_en_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        3         0.5
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             5           
----------------------------------------------------------------------
Report for cell operator.netlist
     Instance path:  channels.control_operators.operator
                                          Cell usage:
                               cell       count    Res Usage(%)
                             ALU54B        1       100.0
                              CCU2C      116        59.5
                             DP16KD        1       100.0
                           DPR16X4C       92        53.5
                            FD1P3AX      186        67.6
                            FD1P3AY        1       100.0
                            FD1S3AX      449        71.3
                            FD1S3AY        9        90.0
                            FD1S3IX       16        80.0
                         MULT18X18D        2       100.0
                           ORCALUT4      827        50.5
                              PFUMX       91        52.9
                          ROM256X1A       12       100.0
                                VHI       51        52.6
                                VLO       51        52.6
SUB MODULES 
                     calc_phase_inc        1       100.0
                  calc_rhythm_phase        1       100.0
             edge_detector_1s_0s_0s        1       100.0
           edge_detector_1s_0s_0s_0        1       100.0
           edge_detector_1s_0s_0s_1        1       100.0
           edge_detector_1s_0s_0s_2        1       100.0
           edge_detector_1s_0s_0s_3        1       100.0
                   env_rate_counter        1       100.0
                 envelope_generator        1       100.0
                        ksl_add_rom        1       100.0
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_0s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_20s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_26s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_9s_18s_0s_511s_2s_1s_2s        1       100.0
          mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s_0        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
                       opl3_exp_lut        1       100.0
                  opl3_log_sine_lut        1       100.0
                    phase_generator        1       100.0
            pipeline_sr_1s_1s_2s_0s        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
          pipeline_sr_1s_1s_6s_0s_1        1       100.0
          pipeline_sr_1s_1s_6s_0s_2        1       100.0
          pipeline_sr_1s_1s_6s_0s_6        1       100.0
           pipeline_sr_26s_2s_6s_0s        1       100.0
             pipeline_sr_3s_1s_3s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_1        1       100.0
            pipeline_sr_6s_1s_3s_0s        1       100.0
                            tremolo        1       100.0
                            vibrato        1       100.0
                            
                         TOTAL          1955           
----------------------------------------------------------------------
Report for cell pipeline_sr_26s_2s_6s_0s.netlist
     Instance path:  channels.control_operators.operator.feedback_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       65        10.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            67           
----------------------------------------------------------------------
Report for cell mem_multi_bank_26s_18s_1s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.feedback_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       28        16.3
                            FD1P3AX       52        18.9
                            FD1S3AX       52         8.3
                           ORCALUT4      104         6.3
                              PFUMX       26        15.1
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_26s_18s_1s_0s        1       100.0
          mem_simple_dual_port_26s_18s_1s_0s_0        1       100.0
                            
                         TOTAL           270           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_26s_18s_1s_0s_0.netlist
  Original Cell name mem_simple_dual_port_26s_18s_1s_0s
     Instance path:  channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       14         8.1
                            FD1P3AX       26         9.5
                            FD1S3AX       26         4.1
                           ORCALUT4       26         1.6
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            94           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_26s_18s_1s_0s.netlist
  Original Cell name mem_simple_dual_port_26s_18s_1s_0s
     Instance path:  channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       14         8.1
                            FD1P3AX       26         9.5
                            FD1S3AX       26         4.1
                           ORCALUT4       26         1.6
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            94           
----------------------------------------------------------------------
Report for cell phase_generator.netlist
     Instance path:  channels.control_operators.operator.phase_generator
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       23        11.8
                             DP16KD        1       100.0
                           DPR16X4C       28        16.3
                            FD1P3AX       74        26.9
                            FD1S3AX      197        31.3
                           ORCALUT4      287        17.5
                              PFUMX       10         5.8
                          ROM256X1A       12       100.0
                                VHI       18        18.6
                                VLO       18        18.6
SUB MODULES 
                  calc_rhythm_phase        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0        1       100.0
          mem_multi_bank_20s_18s_2s_0s_2s_1s_2s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
                       opl3_exp_lut        1       100.0
                  opl3_log_sine_lut        1       100.0
          pipeline_sr_1s_1s_6s_0s_1        1       100.0
          pipeline_sr_1s_1s_6s_0s_2        1       100.0
             pipeline_sr_3s_1s_3s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_0        1       100.0
          pipeline_sr_3s_1s_6s_0s_1        1       100.0
                            
                         TOTAL           685           
----------------------------------------------------------------------
Report for cell opl3_exp_lut.netlist
     Instance path:  channels.control_operators.operator.phase_generator.exp_lut_inst
                                          Cell usage:
                               cell       count    Res Usage(%)
                             DP16KD        1       100.0
                           ORCALUT4       18         1.1
                              PFUMX        1         0.6
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            22           
----------------------------------------------------------------------
Report for cell opl3_log_sine_lut.netlist
     Instance path:  channels.control_operators.operator.phase_generator.log_sine_lut_inst
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       12         1.9
                          ROM256X1A       12       100.0
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            26           
----------------------------------------------------------------------
Report for cell mem_multi_bank_1s_18s_2s_0s_2s_1s_2s_0.netlist
  Original Cell name mem_multi_bank_1s_18s_2s_0s_2s_1s_2s
     Instance path:  channels.control_operators.operator.phase_generator.is_odd_period_msb_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                            FD1P3AX        2         0.7
                            FD1S3AX        4         0.6
                           ORCALUT4        9         0.5
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_1s_18s_2s_0s_1        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_2        1       100.0
                            
                         TOTAL            27           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_18s_2s_0s_2.netlist
  Original Cell name mem_simple_dual_port_1s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        1         0.4
                            FD1S3AX        2         0.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_18s_2s_0s_1.netlist
  Original Cell name mem_simple_dual_port_1s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        1         0.4
                            FD1S3AX        2         0.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_multi_bank_1s_18s_2s_0s_2s_1s_2s.netlist
  Original Cell name mem_multi_bank_1s_18s_2s_0s_2s_1s_2s
     Instance path:  channels.control_operators.operator.phase_generator.final_phase_msb_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                            FD1P3AX        2         0.7
                            FD1S3AX        4         0.6
                           ORCALUT4        9         0.5
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_1s_18s_2s_0s        1       100.0
          mem_simple_dual_port_1s_18s_2s_0s_0        1       100.0
                            
                         TOTAL            27           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_18s_2s_0s_0.netlist
  Original Cell name mem_simple_dual_port_1s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        1         0.4
                            FD1S3AX        2         0.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_18s_2s_0s.netlist
  Original Cell name mem_simple_dual_port_1s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        1         0.4
                            FD1S3AX        2         0.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell calc_rhythm_phase.netlist
     Instance path:  channels.control_operators.operator.phase_generator.calc_rhythm_phase
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        5         0.8
                           ORCALUT4        1         0.1
                                VHI        2         2.1
                                VLO        2         2.1
SUB MODULES 
             pipeline_sr_3s_1s_3s_0        1       100.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell pipeline_sr_3s_1s_3s_0.netlist
     Instance path:  channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        5         0.8
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell mem_multi_bank_20s_18s_2s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.phase_generator.phase_acc_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       20        11.6
                            FD1P3AX       40        14.5
                            FD1S3AX       80        12.7
                           ORCALUT4      104         6.3
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_20s_18s_2s_0s        1       100.0
          mem_simple_dual_port_20s_18s_2s_0s_0        1       100.0
                            
                         TOTAL           252           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_20s_18s_2s_0s_0.netlist
  Original Cell name mem_simple_dual_port_20s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.phase_acc_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       10         5.8
                            FD1P3AX       20         7.3
                            FD1S3AX       40         6.3
                           ORCALUT4       52         3.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL           124           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_20s_18s_2s_0s.netlist
  Original Cell name mem_simple_dual_port_20s_18s_2s_0s
     Instance path:  channels.control_operators.operator.phase_generator.phase_acc_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       10         5.8
                            FD1P3AX       20         7.3
                            FD1S3AX       40         6.3
                           ORCALUT4       52         3.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL           124           
----------------------------------------------------------------------
Report for cell pipeline_sr_3s_1s_6s_0s_0.netlist
  Original Cell name pipeline_sr_3s_1s_6s_0s
     Instance path:  channels.control_operators.operator.phase_generator.ws_post_opl_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       18         2.9
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            23           
----------------------------------------------------------------------
Report for cell pipeline_sr_3s_1s_6s_0s_1.netlist
  Original Cell name pipeline_sr_3s_1s_6s_0s
     Instance path:  channels.control_operators.operator.phase_generator.op_type_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       10         1.6
                           ORCALUT4        9         0.5
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            21           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_6s_0s_1.netlist
  Original Cell name pipeline_sr_1s_1s_6s_0s
     Instance path:  channels.control_operators.operator.phase_generator.key_on_pulse_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_6s_0s_2.netlist
  Original Cell name pipeline_sr_1s_1s_6s_0s
     Instance path:  channels.control_operators.operator.phase_generator.sample_clk_en_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        3         0.5
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             5           
----------------------------------------------------------------------
Report for cell envelope_generator.netlist
     Instance path:  channels.control_operators.operator.envelope_generator
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       67        34.4
                           DPR16X4C       32        18.6
                            FD1P3AX       47        17.1
                            FD1P3AY        1       100.0
                            FD1S3AX      110        17.5
                            FD1S3AY        9        90.0
                            FD1S3IX        8        40.0
                           ORCALUT4      337        20.6
                              PFUMX       29        16.9
                                VHI       16        16.5
                                VLO       16        16.5
SUB MODULES 
                   env_rate_counter        1       100.0
                        ksl_add_rom        1       100.0
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_multi_bank_9s_18s_0s_511s_2s_1s_2s        1       100.0
          mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
            pipeline_sr_6s_1s_3s_0s        1       100.0
                            tremolo        1       100.0
                            
                         TOTAL           687           
----------------------------------------------------------------------
Report for cell tremolo.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.tremolo
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        8         4.1
                            FD1P3AX       13         4.7
                            FD1S3AX        8         1.3
                           ORCALUT4       22         1.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            53           
----------------------------------------------------------------------
Report for cell mem_multi_bank_9s_18s_0s_511s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.env_int_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       12         7.0
                           ORCALUT4       23         1.4
                              PFUMX        8         4.7
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s        1       100.0
          mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0        1       100.0
                            
                         TOTAL            51           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_9s_18s_18446744073709551615s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_9s_18s_18446744073709551615s
     Instance path:  channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        6         3.5
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_9s_18s_18446744073709551615s.netlist
  Original Cell name mem_simple_dual_port_async_read_9s_18s_18446744073709551615s
     Instance path:  channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        6         3.5
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell env_rate_counter.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       10         5.1
                           DPR16X4C       16         9.3
                            FD1P3AX       30        10.9
                            FD1S3AX       54         8.6
                           ORCALUT4      107         6.5
                              PFUMX       15         8.7
                                VHI        6         6.2
                                VLO        6         6.2
SUB MODULES 
          mem_multi_bank_15s_18s_1s_0s_2s_1s_2s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_0        1       100.0
          pipeline_sr_1s_1s_2s_0s_2        1       100.0
                            
                         TOTAL           249           
----------------------------------------------------------------------
Report for cell mem_multi_bank_15s_18s_1s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C       16         9.3
                            FD1P3AX       30        10.9
                            FD1S3AX       30         4.8
                           ORCALUT4       34         2.1
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_15s_18s_1s_0s        1       100.0
          mem_simple_dual_port_15s_18s_1s_0s_0        1       100.0
                            
                         TOTAL           118           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_15s_18s_1s_0s_0.netlist
  Original Cell name mem_simple_dual_port_15s_18s_1s_0s
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                            FD1P3AX       15         5.5
                            FD1S3AX       15         2.4
                           ORCALUT4       17         1.0
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            57           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_15s_18s_1s_0s.netlist
  Original Cell name mem_simple_dual_port_15s_18s_1s_0s
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                            FD1P3AX       15         5.5
                            FD1S3AX       15         2.4
                           ORCALUT4       17         1.0
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            57           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_2s_0s_2.netlist
  Original Cell name pipeline_sr_1s_1s_2s_0s
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        2         0.3
                           ORCALUT4        1         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             5           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_2s_0s_0.netlist
  Original Cell name pipeline_sr_1s_1s_2s_0s
     Instance path:  channels.control_operators.operator.envelope_generator.env_rate_counter.sample_clk_en_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.state_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        3         1.5
                           DPR16X4C        4         2.3
                            FD1P3AX        1         0.4
                            FD1S3AX        6         1.0
                           ORCALUT4       29         1.8
                              PFUMX        3         1.7
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_4s_18s_8        1       100.0
          mem_simple_dual_port_async_read_4s_18s_8_0        1       100.0
                            
                         TOTAL            54           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_4s_18s_8_0.netlist
  Original Cell name mem_simple_dual_port_async_read_4s_18s_8
     Instance path:  channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        6         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            10           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_4s_18s_8.netlist
  Original Cell name mem_simple_dual_port_async_read_4s_18s_8
     Instance path:  channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        7         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell ksl_add_rom.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.ksl_add_rom
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        3         1.5
                            FD1S3AX       12         1.9
                            FD1S3IX        8        40.0
                           ORCALUT4       24         1.5
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            49           
----------------------------------------------------------------------
Report for cell pipeline_sr_6s_1s_3s_0s.netlist
     Instance path:  channels.control_operators.operator.envelope_generator.tl_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX       12         1.9
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell calc_phase_inc.netlist
     Instance path:  channels.control_operators.operator.calc_phase_inc
                                          Cell usage:
                               cell       count    Res Usage(%)
                             ALU54B        1       100.0
                              CCU2C       18         9.2
                            FD1P3AX       13         4.7
                            FD1S3AX       18         2.9
                            FD1S3IX        8        40.0
                         MULT18X18D        2       100.0
                           ORCALUT4       41         2.5
                              PFUMX        6         3.5
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
            pipeline_sr_1s_1s_2s_0s        1       100.0
                            vibrato        1       100.0
                            
                         TOTAL           115           
----------------------------------------------------------------------
Report for cell vibrato.netlist
     Instance path:  channels.control_operators.operator.calc_phase_inc.vibrato
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        7         3.6
                            FD1P3AX       13         4.7
                            FD1S3AX        7         1.1
                           ORCALUT4        6         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            35           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_2s_0s.netlist
  Original Cell name pipeline_sr_1s_1s_2s_0s
     Instance path:  channels.control_operators.operator.calc_phase_inc.vib_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        2         0.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell edge_detector_1s_0s_0s_3.netlist
  Original Cell name edge_detector_1s_0s_0s
     Instance path:  channels.control_operators.operator.hh_edge_detect
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell edge_detector_1s_0s_0s_2.netlist
  Original Cell name edge_detector_1s_0s_0s
     Instance path:  channels.control_operators.operator.tc_edge_detect
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell edge_detector_1s_0s_0s_1.netlist
  Original Cell name edge_detector_1s_0s_0s
     Instance path:  channels.control_operators.operator.tom_edge_detect
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell edge_detector_1s_0s_0s_0.netlist
  Original Cell name edge_detector_1s_0s_0s
     Instance path:  channels.control_operators.operator.sd_edge_detect
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell edge_detector_1s_0s_0s.netlist
  Original Cell name edge_detector_1s_0s_0s
     Instance path:  channels.control_operators.operator.bd_edge_detect
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell mem_multi_bank_1s_18s_0s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.operator.kon_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        6         0.4
                              PFUMX        1         0.6
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_1s_18s_0s        1       100.0
          mem_simple_dual_port_async_read_1s_18s_0s_0        1       100.0
                            
                         TOTAL            19           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_1s_18s_0s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_1s_18s_0s
     Instance path:  channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_1s_18s_0s.netlist
  Original Cell name mem_simple_dual_port_async_read_1s_18s_0s
     Instance path:  channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell pipeline_sr_1s_1s_6s_0s_6.netlist
  Original Cell name pipeline_sr_1s_1s_6s_0s
     Instance path:  channels.control_operators.operator.sample_clk_en_sr
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3AX        1         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell mem_multi_bank_1s_9_1s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.fb_cnt1_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        2         0.7
                            FD1S3AX        2         0.3
                                INV        2        66.7
                           ORCALUT4        2         0.1
                              PFUMX        1         0.6
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_1s_9_1s_0s        1       100.0
          mem_simple_dual_port_1s_9_1s_0s_0        1       100.0
                            
                         TOTAL            19           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_9_1s_0s_0.netlist
  Original Cell name mem_simple_dual_port_1s_9_1s_0s
     Instance path:  channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        1         0.6
                            FD1P3AX        1         0.4
                            FD1S3AX        1         0.2
                                INV        1        33.3
                           ORCALUT4        1         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_1s_9_1s_0s.netlist
  Original Cell name mem_simple_dual_port_1s_9_1s_0s
     Instance path:  channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        1         0.6
                            FD1P3AX        1         0.4
                            FD1S3AX        1         0.2
                                INV        1        33.3
                           ORCALUT4        1         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell mem_multi_bank_4s_9_1s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.fb_cnt0_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                            FD1P3AX        8         2.9
                            FD1S3AX       10         1.6
                           ORCALUT4       10         0.6
                              PFUMX        4         2.3
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_4s_9_1s_0s        1       100.0
          mem_simple_dual_port_4s_9_1s_0s_0        1       100.0
                            
                         TOTAL            42           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_4s_9_1s_0s_0.netlist
  Original Cell name mem_simple_dual_port_4s_9_1s_0s
     Instance path:  channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        1         0.6
                            FD1P3AX        4         1.5
                            FD1S3AX        5         0.8
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_4s_9_1s_0s.netlist
  Original Cell name mem_simple_dual_port_4s_9_1s_0s
     Instance path:  channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        1         0.6
                            FD1P3AX        4         1.5
                            FD1S3AX        5         0.8
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell mem_multi_bank_6s_9_0s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.kon_block_fnum_high_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4       10         0.6
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_6s_9_0s        1       100.0
          mem_simple_dual_port_async_read_6s_9_0s_0        1       100.0
                            
                         TOTAL            22           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_6s_9_0s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_6s_9_0s
     Instance path:  channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_6s_9_0s.netlist
  Original Cell name mem_simple_dual_port_async_read_6s_9_0s
     Instance path:  channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        1         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             5           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_9_0s_0s_2s_1s_2s_0.netlist
  Original Cell name mem_multi_bank_8s_9_0s_0s_2s_1s_2s
     Instance path:  channels.control_operators.fnum_low_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4       10         0.6
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_9_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_2        1       100.0
                            
                         TOTAL            22           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_9_0s_2.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_9_0s
     Instance path:  channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_9_0s_1.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_9_0s
     Instance path:  channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell mem_multi_bank_3s_22_0s_0s_2s_1s_2s.netlist
     Instance path:  channels.control_operators.ws_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4       12         0.7
                              PFUMX        3         1.7
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_3s_22_0s        1       100.0
          mem_simple_dual_port_async_read_3s_22_0s_0        1       100.0
                            
                         TOTAL            27           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_3s_22_0s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_3s_22_0s
     Instance path:  channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        2         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             6           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_3s_22_0s.netlist
  Original Cell name mem_simple_dual_port_async_read_3s_22_0s
     Instance path:  channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                           ORCALUT4        2         0.1
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             6           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_22_0s_0s_2s_1s_2s_2.netlist
  Original Cell name mem_multi_bank_8s_22_0s_0s_2s_1s_2s
     Instance path:  channels.control_operators.sl_rr_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                           ORCALUT4       23         1.4
                              PFUMX        8         4.7
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_22_0s_5        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_6        1       100.0
                            
                         TOTAL            47           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_6.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            10           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_5.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        4         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            10           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_22_0s_0s_2s_1s_2s_1.netlist
  Original Cell name mem_multi_bank_8s_22_0s_0s_2s_1s_2s
     Instance path:  channels.control_operators.ar_dr_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                           ORCALUT4       20         1.2
                              PFUMX        8         4.7
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_22_0s_3        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_4        1       100.0
                            
                         TOTAL            44           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_4.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        7         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            13           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_3.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        7         0.4
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            13           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_22_0s_0s_2s_1s_2s_0.netlist
  Original Cell name mem_multi_bank_8s_22_0s_0s_2s_1s_2s
     Instance path:  channels.control_operators.ksl_tl_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                            FD1S3AX        2         0.3
                           ORCALUT4       21         1.3
                              PFUMX        7         4.1
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_22_0s_1        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_2        1       100.0
                            
                         TOTAL            46           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_2.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             9           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_1.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             9           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_22_0s_0s_2s_1s_2s.netlist
  Original Cell name mem_multi_bank_8s_22_0s_0s_2s_1s_2s
     Instance path:  channels.control_operators.am_vib_egt_ksr_mult_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        8         4.7
                           ORCALUT4       23         1.4
                              PFUMX        7         4.1
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_22_0s        1       100.0
          mem_simple_dual_port_async_read_8s_22_0s_0        1       100.0
                            
                         TOTAL            46           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        5         0.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_22_0s.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_22_0s
     Instance path:  channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        5         0.3
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            11           
----------------------------------------------------------------------
Report for cell mem_multi_bank_8s_9_0s_0s_2s_1s_2s_1.netlist
  Original Cell name mem_multi_bank_8s_9_0s_0s_2s_1s_2s
     Instance path:  channels.ch_abcd_cnt_mem
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        4         2.3
                           ORCALUT4        8         0.5
                                VHI        3         3.1
                                VLO        3         3.1
SUB MODULES 
          mem_simple_dual_port_async_read_8s_9_0s        1       100.0
          mem_simple_dual_port_async_read_8s_9_0s_0        1       100.0
                            
                         TOTAL            20           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_9_0s_0.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_9_0s
     Instance path:  channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell mem_simple_dual_port_async_read_8s_9_0s.netlist
  Original Cell name mem_simple_dual_port_async_read_8s_9_0s
     Instance path:  channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank
                                          Cell usage:
                               cell       count    Res Usage(%)
                           DPR16X4C        2         1.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell clk_div_256s.netlist
     Instance path:  sample_clk_gen
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        5         2.6
                            FD1S3AX        9         1.4
                           ORCALUT4        3         0.2
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL            19           
----------------------------------------------------------------------
Report for cell host_if.netlist
     Instance path:  host_if
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        8         4.1
                           DPR16X4C       12         7.0
                            FD1P3DX       24       100.0
                            FD1S3AX       29         4.6
                            FD1S3BX        1        25.0
                            FD1S3DX       30       100.0
                           ORCALUT4       72         4.4
                              PFUMX       10         5.8
                                VHI        2         2.1
                                VLO        2         2.1
SUB MODULES 
             afifo_6s_10s_2s_1_1_6s        1       100.0
                            
                         TOTAL           191           
----------------------------------------------------------------------
Report for cell afifo_6s_10s_2s_1_1_6s.netlist
     Instance path:  host_if.afifo
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        8         4.1
                           DPR16X4C       12         7.0
                            FD1P3DX       24       100.0
                            FD1S3AX       10         1.6
                            FD1S3BX        1        25.0
                            FD1S3DX       30       100.0
                           ORCALUT4       50         3.1
                              PFUMX       10         5.8
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL           147           
----------------------------------------------------------------------
Report for cell reset_sync.netlist
     Instance path:  reset_sync
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3BX        3        75.0
                                VHI        1         1.0
                                VLO        1         1.0
                            
                         TOTAL             5           
