// Seed: 4120544377
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input wor id_9
    , id_14,
    input tri1 id_10,
    output supply0 id_11,
    output tri0 id_12
);
endmodule
module module_1 #(
    parameter id_28 = 32'd79
) (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6#(.id_42(1)),
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10
    , id_43,
    output tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    input tri1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input tri id_18,
    input wand id_19,
    input tri0 id_20,
    output uwire id_21,
    input tri0 id_22,
    input wor id_23,
    input tri0 id_24,
    input uwire id_25,
    output tri1 id_26,
    input supply0 id_27,
    input wire _id_28,
    output wand id_29,
    input supply0 id_30,
    input supply1 id_31,
    input uwire id_32,
    input wand id_33,
    input wor id_34,
    input tri0 id_35,
    output wand id_36,
    input tri id_37,
    output wire id_38,
    input supply1 id_39,
    input tri1 id_40
);
  logic [id_28 : -1 'h0] id_44 = 1, id_45;
  parameter id_46 = 1;
  module_0 modCall_1 (
      id_36,
      id_9,
      id_27,
      id_33,
      id_33,
      id_34,
      id_25,
      id_8,
      id_16,
      id_25,
      id_39,
      id_16,
      id_21
  );
  assign modCall_1.id_2 = 0;
endmodule
