
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 341.590 ; gain = 131.754
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (9#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:02:06 . Memory (MB): peak = 539.934 ; gain = 330.098
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:02:06 . Memory (MB): peak = 539.934 ; gain = 330.098
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 754.000 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:03:01 . Memory (MB): peak = 754.000 ; gain = 544.164
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:03:01 . Memory (MB): peak = 754.000 ; gain = 544.164
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:03:01 . Memory (MB): peak = 754.000 ; gain = 544.164
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:03:02 . Memory (MB): peak = 754.000 ; gain = 544.164
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:03:03 . Memory (MB): peak = 754.000 ; gain = 544.164
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 757.125 ; gain = 547.289
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 758.094 ; gain = 548.258
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 767.785 ; gain = 557.949
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:03:20 . Memory (MB): peak = 809.641 ; gain = 547.152
