-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Thu Dec  2 15:13:21 2021
-- Host        : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ img_mem_sim_netlist.vhdl
-- Design      : img_mem
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\doutb[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      O => doutb(0),
      S => sel_pipe_d1(6)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_3_n_0\,
      I1 => \doutb[0]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[0]_INST_0_i_6_n_0\,
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_23_n_0\,
      I1 => \doutb[0]_INST_0_i_24_n_0\,
      O => \doutb[0]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(0),
      O => \doutb[0]_INST_0_i_11_n_0\
    );
\doutb[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0),
      O => \doutb[0]_INST_0_i_12_n_0\
    );
\doutb[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(0),
      O => \doutb[0]_INST_0_i_13_n_0\
    );
\doutb[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(0),
      O => \doutb[0]_INST_0_i_14_n_0\
    );
\doutb[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(0),
      O => \doutb[0]_INST_0_i_15_n_0\
    );
\doutb[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(0),
      O => \doutb[0]_INST_0_i_16_n_0\
    );
\doutb[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(0),
      O => \doutb[0]_INST_0_i_17_n_0\
    );
\doutb[0]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(0),
      O => \doutb[0]_INST_0_i_18_n_0\
    );
\doutb[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => \doutb[0]_INST_0_i_19_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_7_n_0\,
      I1 => \doutb[0]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[0]_INST_0_i_10_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      O => \doutb[0]_INST_0_i_20_n_0\
    );
\doutb[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      O => \doutb[0]_INST_0_i_21_n_0\
    );
\doutb[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      O => \doutb[0]_INST_0_i_22_n_0\
    );
\doutb[0]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0),
      O => \doutb[0]_INST_0_i_23_n_0\
    );
\doutb[0]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \doutb[0]_INST_0_i_24_n_0\
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_11_n_0\,
      I1 => \doutb[0]_INST_0_i_12_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_13_n_0\,
      I1 => \doutb[0]_INST_0_i_14_n_0\,
      O => \doutb[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_15_n_0\,
      I1 => \doutb[0]_INST_0_i_16_n_0\,
      O => \doutb[0]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_17_n_0\,
      I1 => \doutb[0]_INST_0_i_18_n_0\,
      O => \doutb[0]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[0]_INST_0_i_7_n_0\
    );
\doutb[0]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_19_n_0\,
      I1 => \doutb[0]_INST_0_i_20_n_0\,
      O => \doutb[0]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_21_n_0\,
      I1 => \doutb[0]_INST_0_i_22_n_0\,
      O => \doutb[0]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      O => doutb(1),
      S => sel_pipe_d1(6)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_3_n_0\,
      I1 => \doutb[1]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[1]_INST_0_i_6_n_0\,
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_23_n_0\,
      I1 => \doutb[1]_INST_0_i_24_n_0\,
      O => \doutb[1]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(1),
      O => \doutb[1]_INST_0_i_11_n_0\
    );
\doutb[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(1),
      O => \doutb[1]_INST_0_i_12_n_0\
    );
\doutb[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(1),
      O => \doutb[1]_INST_0_i_13_n_0\
    );
\doutb[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(1),
      O => \doutb[1]_INST_0_i_14_n_0\
    );
\doutb[1]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(1),
      O => \doutb[1]_INST_0_i_15_n_0\
    );
\doutb[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(1),
      O => \doutb[1]_INST_0_i_16_n_0\
    );
\doutb[1]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(1),
      O => \doutb[1]_INST_0_i_17_n_0\
    );
\doutb[1]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(1),
      O => \doutb[1]_INST_0_i_18_n_0\
    );
\doutb[1]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      O => \doutb[1]_INST_0_i_19_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_7_n_0\,
      I1 => \doutb[1]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[1]_INST_0_i_10_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      O => \doutb[1]_INST_0_i_20_n_0\
    );
\doutb[1]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(1),
      O => \doutb[1]_INST_0_i_21_n_0\
    );
\doutb[1]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1),
      O => \doutb[1]_INST_0_i_22_n_0\
    );
\doutb[1]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(1),
      O => \doutb[1]_INST_0_i_23_n_0\
    );
\doutb[1]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(1),
      O => \doutb[1]_INST_0_i_24_n_0\
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_11_n_0\,
      I1 => \doutb[1]_INST_0_i_12_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_13_n_0\,
      I1 => \doutb[1]_INST_0_i_14_n_0\,
      O => \doutb[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_15_n_0\,
      I1 => \doutb[1]_INST_0_i_16_n_0\,
      O => \doutb[1]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_17_n_0\,
      I1 => \doutb[1]_INST_0_i_18_n_0\,
      O => \doutb[1]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[1]_INST_0_i_7_n_0\
    );
\doutb[1]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_19_n_0\,
      I1 => \doutb[1]_INST_0_i_20_n_0\,
      O => \doutb[1]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_21_n_0\,
      I1 => \doutb[1]_INST_0_i_22_n_0\,
      O => \doutb[1]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      O => doutb(2),
      S => sel_pipe_d1(6)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_3_n_0\,
      I1 => \doutb[2]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[2]_INST_0_i_6_n_0\,
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_23_n_0\,
      I1 => \doutb[2]_INST_0_i_24_n_0\,
      O => \doutb[2]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(2),
      O => \doutb[2]_INST_0_i_11_n_0\
    );
\doutb[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(2),
      O => \doutb[2]_INST_0_i_12_n_0\
    );
\doutb[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(2),
      O => \doutb[2]_INST_0_i_13_n_0\
    );
\doutb[2]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(2),
      O => \doutb[2]_INST_0_i_14_n_0\
    );
\doutb[2]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(2),
      O => \doutb[2]_INST_0_i_15_n_0\
    );
\doutb[2]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(2),
      O => \doutb[2]_INST_0_i_16_n_0\
    );
\doutb[2]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(2),
      O => \doutb[2]_INST_0_i_17_n_0\
    );
\doutb[2]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(2),
      O => \doutb[2]_INST_0_i_18_n_0\
    );
\doutb[2]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      O => \doutb[2]_INST_0_i_19_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_7_n_0\,
      I1 => \doutb[2]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[2]_INST_0_i_10_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      O => \doutb[2]_INST_0_i_20_n_0\
    );
\doutb[2]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(2),
      O => \doutb[2]_INST_0_i_21_n_0\
    );
\doutb[2]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2),
      O => \doutb[2]_INST_0_i_22_n_0\
    );
\doutb[2]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(2),
      O => \doutb[2]_INST_0_i_23_n_0\
    );
\doutb[2]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(2),
      O => \doutb[2]_INST_0_i_24_n_0\
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_11_n_0\,
      I1 => \doutb[2]_INST_0_i_12_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_13_n_0\,
      I1 => \doutb[2]_INST_0_i_14_n_0\,
      O => \doutb[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_15_n_0\,
      I1 => \doutb[2]_INST_0_i_16_n_0\,
      O => \doutb[2]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_17_n_0\,
      I1 => \doutb[2]_INST_0_i_18_n_0\,
      O => \doutb[2]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[2]_INST_0_i_7_n_0\
    );
\doutb[2]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_19_n_0\,
      I1 => \doutb[2]_INST_0_i_20_n_0\,
      O => \doutb[2]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_21_n_0\,
      I1 => \doutb[2]_INST_0_i_22_n_0\,
      O => \doutb[2]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      O => doutb(3),
      S => sel_pipe_d1(6)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_3_n_0\,
      I1 => \doutb[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_23_n_0\,
      I1 => \doutb[3]_INST_0_i_24_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(3),
      O => \doutb[3]_INST_0_i_11_n_0\
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(3),
      O => \doutb[3]_INST_0_i_12_n_0\
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(3),
      O => \doutb[3]_INST_0_i_13_n_0\
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(3),
      O => \doutb[3]_INST_0_i_14_n_0\
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(3),
      O => \doutb[3]_INST_0_i_15_n_0\
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(3),
      O => \doutb[3]_INST_0_i_16_n_0\
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(3),
      O => \doutb[3]_INST_0_i_17_n_0\
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(3),
      O => \doutb[3]_INST_0_i_18_n_0\
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      O => \doutb[3]_INST_0_i_19_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_7_n_0\,
      I1 => \doutb[3]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_10_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      O => \doutb[3]_INST_0_i_20_n_0\
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(3),
      O => \doutb[3]_INST_0_i_21_n_0\
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3),
      O => \doutb[3]_INST_0_i_22_n_0\
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(3),
      O => \doutb[3]_INST_0_i_23_n_0\
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(3),
      O => \doutb[3]_INST_0_i_24_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_11_n_0\,
      I1 => \doutb[3]_INST_0_i_12_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_13_n_0\,
      I1 => \doutb[3]_INST_0_i_14_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_15_n_0\,
      I1 => \doutb[3]_INST_0_i_16_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_17_n_0\,
      I1 => \doutb[3]_INST_0_i_18_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_19_n_0\,
      I1 => \doutb[3]_INST_0_i_20_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_21_n_0\,
      I1 => \doutb[3]_INST_0_i_22_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      O => doutb(4),
      S => sel_pipe_d1(6)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_3_n_0\,
      I1 => \doutb[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_23_n_0\,
      I1 => \doutb[4]_INST_0_i_24_n_0\,
      O => \doutb[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(4),
      O => \doutb[4]_INST_0_i_11_n_0\
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(4),
      O => \doutb[4]_INST_0_i_12_n_0\
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(4),
      O => \doutb[4]_INST_0_i_13_n_0\
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(4),
      O => \doutb[4]_INST_0_i_14_n_0\
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(4),
      O => \doutb[4]_INST_0_i_15_n_0\
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(4),
      O => \doutb[4]_INST_0_i_16_n_0\
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(4),
      O => \doutb[4]_INST_0_i_17_n_0\
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(4),
      O => \doutb[4]_INST_0_i_18_n_0\
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      O => \doutb[4]_INST_0_i_19_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_7_n_0\,
      I1 => \doutb[4]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_10_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      O => \doutb[4]_INST_0_i_20_n_0\
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(4),
      O => \doutb[4]_INST_0_i_21_n_0\
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4),
      O => \doutb[4]_INST_0_i_22_n_0\
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(4),
      O => \doutb[4]_INST_0_i_23_n_0\
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(4),
      O => \doutb[4]_INST_0_i_24_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_11_n_0\,
      I1 => \doutb[4]_INST_0_i_12_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_13_n_0\,
      I1 => \doutb[4]_INST_0_i_14_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_15_n_0\,
      I1 => \doutb[4]_INST_0_i_16_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_17_n_0\,
      I1 => \doutb[4]_INST_0_i_18_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_19_n_0\,
      I1 => \doutb[4]_INST_0_i_20_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_21_n_0\,
      I1 => \doutb[4]_INST_0_i_22_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      O => doutb(5),
      S => sel_pipe_d1(6)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_3_n_0\,
      I1 => \doutb[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_23_n_0\,
      I1 => \doutb[5]_INST_0_i_24_n_0\,
      O => \doutb[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(5),
      O => \doutb[5]_INST_0_i_11_n_0\
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(5),
      O => \doutb[5]_INST_0_i_12_n_0\
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(5),
      O => \doutb[5]_INST_0_i_13_n_0\
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(5),
      O => \doutb[5]_INST_0_i_14_n_0\
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(5),
      O => \doutb[5]_INST_0_i_15_n_0\
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(5),
      O => \doutb[5]_INST_0_i_16_n_0\
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(5),
      O => \doutb[5]_INST_0_i_17_n_0\
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(5),
      O => \doutb[5]_INST_0_i_18_n_0\
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      O => \doutb[5]_INST_0_i_19_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_7_n_0\,
      I1 => \doutb[5]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_10_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      O => \doutb[5]_INST_0_i_20_n_0\
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(5),
      O => \doutb[5]_INST_0_i_21_n_0\
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5),
      O => \doutb[5]_INST_0_i_22_n_0\
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(5),
      O => \doutb[5]_INST_0_i_23_n_0\
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(5),
      O => \doutb[5]_INST_0_i_24_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_11_n_0\,
      I1 => \doutb[5]_INST_0_i_12_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_13_n_0\,
      I1 => \doutb[5]_INST_0_i_14_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_15_n_0\,
      I1 => \doutb[5]_INST_0_i_16_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_17_n_0\,
      I1 => \doutb[5]_INST_0_i_18_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_19_n_0\,
      I1 => \doutb[5]_INST_0_i_20_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_21_n_0\,
      I1 => \doutb[5]_INST_0_i_22_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      O => doutb(6),
      S => sel_pipe_d1(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_3_n_0\,
      I1 => \doutb[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_23_n_0\,
      I1 => \doutb[6]_INST_0_i_24_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(6),
      O => \doutb[6]_INST_0_i_11_n_0\
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(6),
      O => \doutb[6]_INST_0_i_12_n_0\
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(6),
      O => \doutb[6]_INST_0_i_13_n_0\
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(6),
      O => \doutb[6]_INST_0_i_14_n_0\
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(6),
      O => \doutb[6]_INST_0_i_15_n_0\
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(6),
      O => \doutb[6]_INST_0_i_16_n_0\
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(6),
      O => \doutb[6]_INST_0_i_17_n_0\
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(6),
      O => \doutb[6]_INST_0_i_18_n_0\
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      O => \doutb[6]_INST_0_i_19_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_7_n_0\,
      I1 => \doutb[6]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_10_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      O => \doutb[6]_INST_0_i_20_n_0\
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(6),
      O => \doutb[6]_INST_0_i_21_n_0\
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6),
      O => \doutb[6]_INST_0_i_22_n_0\
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(6),
      O => \doutb[6]_INST_0_i_23_n_0\
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(6),
      O => \doutb[6]_INST_0_i_24_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_11_n_0\,
      I1 => \doutb[6]_INST_0_i_12_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_13_n_0\,
      I1 => \doutb[6]_INST_0_i_14_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_15_n_0\,
      I1 => \doutb[6]_INST_0_i_16_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_17_n_0\,
      I1 => \doutb[6]_INST_0_i_18_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_19_n_0\,
      I1 => \doutb[6]_INST_0_i_20_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_21_n_0\,
      I1 => \doutb[6]_INST_0_i_22_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      O => doutb(7),
      S => sel_pipe_d1(6)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_3_n_0\,
      I1 => \doutb[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_23_n_0\,
      I1 => \doutb[7]_INST_0_i_24_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(7),
      O => \doutb[7]_INST_0_i_11_n_0\
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(7),
      O => \doutb[7]_INST_0_i_12_n_0\
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(7),
      O => \doutb[7]_INST_0_i_13_n_0\
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(7),
      O => \doutb[7]_INST_0_i_14_n_0\
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(7),
      O => \doutb[7]_INST_0_i_15_n_0\
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(7),
      O => \doutb[7]_INST_0_i_16_n_0\
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(7),
      O => \doutb[7]_INST_0_i_17_n_0\
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(7),
      O => \doutb[7]_INST_0_i_18_n_0\
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      O => \doutb[7]_INST_0_i_19_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      O => \doutb[7]_INST_0_i_20_n_0\
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(7),
      O => \doutb[7]_INST_0_i_21_n_0\
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7),
      O => \doutb[7]_INST_0_i_22_n_0\
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(7),
      O => \doutb[7]_INST_0_i_23_n_0\
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(7),
      O => \doutb[7]_INST_0_i_24_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => \doutb[7]_INST_0_i_12_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_13_n_0\,
      I1 => \doutb[7]_INST_0_i_14_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_15_n_0\,
      I1 => \doutb[7]_INST_0_i_16_n_0\,
      O => \doutb[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_17_n_0\,
      I1 => \doutb[7]_INST_0_i_18_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => DOBDO(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_19_n_0\,
      I1 => \doutb[7]_INST_0_i_20_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_21_n_0\,
      I1 => \doutb[7]_INST_0_i_22_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(16),
      I2 => addra(13),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(15),
      I1 => wea(0),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"92121212121212921212121212121212121292DBDBDB92121212121212121212",
      INIT_03 => X"1212129212121212121212121212121212121212121212121212121212929292",
      INIT_04 => X"1212121212121212121212121212121212DBDB92121212129292921212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212929292929292929212121212121212121212121212121212",
      INIT_0B => X"9292929292929292921212129292929292929292929292929292929292DB9292",
      INIT_0C => X"1292929292929292121212129292929292929292929292121212121212129292",
      INIT_0D => X"1212121212121212121212121212121212121292921212121212121212129292",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"12121212921212129212121212121212121212121292DBDBDB92121212121212",
      INIT_12 => X"1212121212929292121212121212121212121212121212121212121212929292",
      INIT_13 => X"121212121212121212121212121212DBDB921212121292921212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"DB92121212121212929292921212121212121212121212121212121212121212",
      INIT_1A => X"929292929292929292121212121292929292929292929292929292921292DB92",
      INIT_1B => X"1292929292129292929212121212121292929292929292929292121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212129212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"9292929292121212921212121212121212121212121212129292DBDBDB921212",
      INIT_21 => X"1212121212121212129212121212121212121212121212121212121212121212",
      INIT_22 => X"12121212121212121212121292DBDB1212121212929212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"92DB929212121212121212921212121212121212121212121212121212121212",
      INIT_29 => X"12121292929292929292929212121212129292929292DBDB9292929292929292",
      INIT_2A => X"1212121212929292929292921212121212129292929292929292929292921212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"121212129292929292921212121212121212121212121212121212129292DBDB",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121292DBDB12121212129292121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"9292929292121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121292929292929292921212121212121292929292929292929292929292",
      INIT_39 => X"1212121212121292929292929292929212121212929292929292929292929212",
      INIT_3A => X"1212121212121212121212121212121212121212121212129292929292121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212129292121212121212121212121212121212",
      INIT_40 => X"121212121212121292DBDB121212121292121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"9292929292121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"9292121212129292121292121212121212121212129292929292929212121212",
      INIT_48 => X"9212121212121212121212929292929292929212121292929292929292929292",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121292929292",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121292921212121212121212121212",
      INIT_4F => X"12121212121292DBDB9212121212929212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1292921212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"9292929292121212121292921212121212121212121292929292929212121212",
      INIT_57 => X"9292929212121212121212121212929292929292929292929292929292929292",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212921212121212121212",
      INIT_5E => X"12121212DBDB9212121212129212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"9292929292921212921212121212121212121212121212121292929212121212",
      INIT_66 => X"9292929292921212121212121212129292929292929292929212129292929292",
      INIT_67 => X"1212121212121212121212121212129292121212121212121212121212129292",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212DBDB92121212121292121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"9292929292929292921212121212121212121212121212121212121212121212",
      INIT_75 => X"1292929292929292921212121212121212129292929292929292929292929292",
      INIT_76 => X"1212121212121212121212121212129212129292929292921212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212129292929292121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121292921212",
      INIT_7C => X"DBDB921212121212921212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"929292929292DBDBDB9292921212121212121212121212121212121212121212",
      INIT_04 => X"1212121292929292929292921212121212121212929292929292929292929212",
      INIT_05 => X"1212121212121212121212121212121212129292929292921212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"9292121212121212121212121292921292929292121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_0B => X"1212121212929212121212121212121212121212121212121212121212121212",
      INIT_0C => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"92929292929292DB929292929212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121292929292929292929212121212121292929292929292121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212921292929292121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"9292929292929292121212929212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212129292121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"12121212121212121212121212121212121212121212121212121292DBDB9212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"9292929212929292929292929212121212121212121212121212121212121212",
      INIT_22 => X"1212929212121212121292929292929292921212121212129292929292929292",
      INIT_23 => X"1212121212121212121212121212121212121212121212121292929292929212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"12129292929292DB921212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212129292929292",
      INIT_29 => X"1292921212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121292DBDB92121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"9292929292929212929292929212121212121212121212121212121212121212",
      INIT_31 => X"9292929292929212121212121212929292929292929212121212121292929292",
      INIT_32 => X"1212121212121212121212121292921212121212121212121212121292929292",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212921212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121292929292929292929212929292121292929292",
      INIT_38 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"121212121212121212121212121212121212121212121292DBDB921212121292",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"9292929292921212121212121212121212121212121212121212121212121212",
      INIT_40 => X"9292929292929292121212121212929292929292929292121212121212129292",
      INIT_41 => X"1212121212121292921212121212121212121212121212121212121212129292",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212129212121212121212121212121212121212",
      INIT_46 => X"9292121292929212129292929292929292929292929292921212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"121212121212121212121212121212121212121212DBDBDB1212121212921212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212929292921212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1292929292929292929212121212121212121212929292929212121212121212",
      INIT_50 => X"1212121212121292921212121212121212121292121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121292121212121212121212121212121292",
      INIT_55 => X"9212121212121292929292121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212129292929292",
      INIT_57 => X"1212121212121212121212121212121212121292DBDB12121012129212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212129292921212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121292929292929292929212121212121212929292929292121292121212",
      INIT_5F => X"1212121212121212929292121212921212121212921212121212121212921212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"121212121212121212121212121212121212129292121212121212121292DB92",
      INIT_64 => X"1212121212929292121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212929292929292929292929212121212",
      INIT_66 => X"1212121212121212121212121212121212DBDBDB121212129292121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121292929292929292929212121212121292929292929292929212",
      INIT_6E => X"1212121212121212129292921212121212121212121212129292121212921212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"12121212121212121212121212121212121212121212129212121292DB921212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212129292929292929292929292921212121212121212",
      INIT_75 => X"12121212121212121212121212121292DB921212121212921212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121292929292929292929212121212129292929292929292",
      INIT_7D => X"1292929212121212929292929292921212921212121212121212929212929212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212129292929212121292",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121292929292921212121212121212121212121212121212121212",
      INIT_04 => X"12121212121212121212121212DBDB9212121212129212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"9292921212121212121212129292929292929292921212121212121292929292",
      INIT_0C => X"1292929212121212929292929292929212929212121212121212929292929292",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121292DBDBDB12121292DBDB",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"9292121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121292DBDB92121212129292121212121212121212129292",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"9292929212921212121212121212129292929292929292121212121212129292",
      INIT_1B => X"9292929292929292929212121292929292929292929292929292121212929292",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"121212121212121212121212121212121212121212DBDB9212121292DBDBDB12",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"121212121212121292DBDB921212121292921212121212129292121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"9292929292929212121212121212121212929292929292929292929212121212",
      INIT_2A => X"1212121292929292929292929292929292929292929292129292929212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"12121212121212121212121212121212121212DBDB9212121212DBDBDB121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"12121212121292DBDB1212121212929292121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121292929292121292921212121212121212929292929292929212121212",
      INIT_39 => X"1212121212129292929292929292929292929292929292929292929292121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212DBDBDB1212121292DBDB1212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121292DB9292121012129292121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121292129292929292921212121212121212121292921292929292929212",
      INIT_48 => X"1212121212121212129292929292929292929292129292929292929292929292",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"121212121212121212121212121292DBDB921212121292DBDBDB121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"121292DB92121212121292921212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"9292929212129292929292129292929212121212121212129292929292929212",
      INIT_57 => X"1292929292121212121292929292929292929292121292929292929292929292",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121292DBDB1212121292DBDB92DBDBDB1212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"DBDB921212121212921212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"9292929292929212129292929292129292929212121212121212129292929212",
      INIT_66 => X"1212121212121212121212121212129292929292929292929292929292929292",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212DBDBDB1212121292DBDB921292DB92929212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"9212121212129292121212121212121212121212121212121212121212121212",
      INIT_6E => X"12121212121212121212121212121212121212121212121212121212121292DB",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"9292929292929292929292121212129292929292921212121212121212121212",
      INIT_75 => X"1212121212129292929292921212121212929292929292929292921292929292",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"12121212121212121292DBDB1212121292DBDB92121212DB9212129212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121292921212121212121212121212121212121212121212121212121212",
      INIT_7D => X"12121212121212121212121212121212121212121212121212121212DBDB9212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"12121212121212121212121212121212DBDBDBDBDBDB92921212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"9292929292929292929292929212121292929292929292121212121212121212",
      INIT_04 => X"1212121212929292929292929292929212121292929292929292921212929292",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121292DBDB9212121292DBDB921212121292DB1212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212929212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212929212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121292DBDB92121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDB92921212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"9292929292929292129292929292929292121292929212929212121212121212",
      INIT_13 => X"1212121212121212129292929292929292929212921212929292929292929292",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"121212121292DBDB1212121292DBDBDB12121212121292921212121212129292",
      INIT_18 => X"1212121212121212129292929292929292929292121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"121212121212121212121212121212121212121212121292DBDB921210121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDB92929212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"9292929292929292929292929292929292921212129292929292121212121212",
      INIT_22 => X"1212121212121212121212129292929292929292929292921292929292929292",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"12121292DBDB9212101292DBDBDBDBDB92121212121292DB1212129212929292",
      INIT_27 => X"9292929292929292929292921212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"12121212121212121212121212121212121212121292DBDB9212121212929212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDB9292",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"9292929292929292929292929292929292929212129292929292921212121212",
      INIT_31 => X"1212121212121212921212929292929292929292929292929292929212929292",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1292DBDBDB1212121292DBDB121292DB92121212121292DBDBDB921292921212",
      INIT_36 => X"9292929212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212129292929292929292",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121292DBDB12121012129292121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"12121212121212121212121212121212DBDBDBDBDBDBDBDB9292DBDBDBDBDBDB",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"9292929292929292129292929292929292929292929292121292921212121212",
      INIT_40 => X"1212121212121212929292929292929292929292929292929292929292929292",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"DBDBDB12121212DBDBDB121212DBDB121292121212121292DB92121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212129292929292929292929212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212DBDB92121212121292921212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"9292929292929292929292129292929292929292929292121212121212121212",
      INIT_4F => X"1212121212121212929292929292929292929292929292929292929292929292",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"9212121212DBDBDB9212121292DB121212921212121212921292121212121212",
      INIT_54 => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_55 => X"1212121212129292929292929292929292929292121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"12121212121212121212121212121292DB921212121212929212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"DBDBDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"9292929292929292929292929292929292929292929292921212121212121212",
      INIT_5E => X"121212121212121292929292929292929292DBDB92929292DB92929292929292",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121292DBDB92121212121212DB121212121212129292929212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121292DBDB12",
      INIT_64 => X"1292929292929292929292929292929212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"12121212121212121212121212DBDB9212121212129292121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"DBDBDBFFDB921212121212121212121212121212121212121212121212121212",
      INIT_6A => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"9292929292121212929292929292929292929292929292921212121212121212",
      INIT_6D => X"1212121212121212121212129292929292929292DBDBDBDBDBDBDBDB92929292",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1292DBDB921212121212121292DB121292921292921212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212DBDBDB121212",
      INIT_73 => X"1212121292121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212929292929292929212121212",
      INIT_75 => X"121212121212121212121292DB92121212121292921212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"DBDBDBDBFFDB9292121212121212121212121212121212121212121212121212",
      INIT_79 => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"9292929292121212121292929292929212121212929292921212121212121212",
      INIT_7C => X"1212121212121212121212121212121212129292929292929292929292929292",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDB9212121212121212121212DBDB9292929212121212121212121212121212",
      INIT_01 => X"12121212121212121212121212121212121212121212121292DBDB9212121292",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212929292921212121212121292121292921212129212121212",
      INIT_04 => X"12121212121212121292DB921212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"DBFFFFDBDBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_08 => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212929212121212121212121212129212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121292929292929292121292",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"9212121212121212121212121292DB9292921212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121292DBDB9212121212DBDB",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121292929292121212129292929212121212121212121212121212121212",
      INIT_13 => X"12121212121212DBDB9212101212129212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"DBDBDBDBDBDBDBDBDBDB12121212121212121212121212121212121212121212",
      INIT_17 => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212929292121212121212121212121212121212",
      INIT_1F => X"121212121212121212121212121212121212121212DBDB9212121212DBDBDB12",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"9292921212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121292DBDB92121212121212929212121212121212121212129292921212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"DBDBDBDBDBDBDBFFFFDB92121212121212121212121212121212121212121212",
      INIT_26 => X"12121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"12121212121212121212121212121212121212DBDB9212121212DBDBDB121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"121292DBDB121212121212121212129292921212929212129292121212129292",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"DBDBDBDBDBDBFFFFDBDBDB921212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212929212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212DBDB9212121212DBDBDB9212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"92DB921212121212121212121212121292929292921212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"DBDBDBDBDBFFFFDBDBDBDBFFDB12121212121212121212121212121212121212",
      INIT_44 => X"121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212929292921212121212121212121212121212121212121212",
      INIT_4C => X"121212121212121212121212121292DBDB921212121292DBDB92121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"9212121212121212921212121212121212121212929212121212121212121212",
      INIT_50 => X"12121212121212121212121212121212121212121212121212121212121292DB",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"DBDBDBDBFFDBDBDBDBDBFFFFFFDB121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121292DBDB1212121292DBDBDB1212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121292929212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121292DBDB12",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"DBDBDBDBFFDBDBDBDBFFFFDBFFFF921212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDB9292DBDBDB",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212929292121212121212121212121212121212121212121212121212",
      INIT_6A => X"121212121212121212121292DBDB1212121292DBDB9212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212929212121212",
      INIT_6E => X"121212121212121212121212121212121212121212121212121212DBDB121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"DBDBDBDBDBDBDBFFFFFFFFFFFFFFDB9212121212121212121212121212121212",
      INIT_71 => X"121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212129212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"12121212121212121292DBDB1212121292DBDB92121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212921212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212DBDB12121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFF92121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"121212121212121212121212121212121292DBDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1292929212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121292DBDB9212121292DBDB921212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212DB9210121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"FFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFDB121212121212121212121212121212",
      INIT_0F => X"121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"9292121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"121212121292DBDB9212121212DBDBDB12121212121212121212121212121292",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121292DB9212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"FFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFF921212121212121212121212121212",
      INIT_1E => X"121212121212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"12121292DBDB9212101212DBDBDB921212121212121212121212121212129292",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121292921212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"12121212121212121212121212121212121212121212121212DB129292121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"FFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFF9212121212121212121212121212",
      INIT_2D => X"12121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1292DBDB9212121292DBDBDB1212121212121212121212121212129292921212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212921212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"12121212121212121212121212121212121212121212121212DB121292929212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"DBDBDBDBDBFFFFFFFFFFFFDBFFFFFFFFFFFFDB12121212121212121212121212",
      INIT_3C => X"12121212121212121212121212121212121212DBDBDBDBDBDBFFFFDBDBDBDBDB",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"DBDB921212121292DBDB92121212121212121212121212121212929212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_46 => X"9292929292121212121292929212121212121212121212121212121212121212",
      INIT_47 => X"9212121212121212121212121212121212121212121212121212121212929292",
      INIT_48 => X"12121212121212121212121212121212121212121212121292DB9212129292DB",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"DBDBDBFFFFFFFFDBFFFFFFDBDBFFFFFFFFFFFFDB121212121212121212121212",
      INIT_4B => X"12121212121212121212121212121212121212DBFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"9212121212DBDBDB121212121212121212121212121212929292121212121212",
      INIT_54 => X"12121212121212121212121212121212121212121212121212121212121292DB",
      INIT_55 => X"1212121212121292921212121292921212121212121212121212121212121212",
      INIT_56 => X"9292921212121212121212121212121212121212121212121212929212121212",
      INIT_57 => X"12121212121212121212121212121212121212121212121212DBDB9212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"DBDBFFFFFFFFFFDBFFDBDBDBDBFFFFFFFFDBFFFF921212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121292DBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121292DBDB9212121212121212121212121212129292129212121212121212",
      INIT_63 => X"12121212121212121212121212121212121212121212121212121212DBDB9292",
      INIT_64 => X"1212121212121212921212121212121292921212121212121212121212121212",
      INIT_65 => X"1212929292921212121212121212121212121212121212129212121212121212",
      INIT_66 => X"121212121212121212121212121212121212121212121212129292DBDB921212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"DBFFDBDBDBFFFFFFFFDBDBDBFFFFFFDBFFFFFFFFDB1212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212DBDBDBDBDBDBDB92DBDBDBDB",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1292DBDB92121212121212121212121212121212929292921212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212DBDBDB121212",
      INIT_73 => X"1212121212121212121212121212121212121292121212121212121212121212",
      INIT_74 => X"921212121292DBDB121212121212121212121212121212921212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121292DBDBDB",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"DBFFDBDBDBFFFFDBDBDBDBDBDBFFFFFFFFFFFFFFFF9212121212121212121212",
      INIT_78 => X"121212121212121212121212121212121212121292DBDBDBDB92DBDBDBDBDBFF",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDB921212121212121212121212121212121292921212121212121212121212",
      INIT_01 => X"12121212121212121212121212121212121212121212121292DBDB9212121212",
      INIT_02 => X"1212121212121212129212121212121212121212121212121212121212121212",
      INIT_03 => X"DBDB921212101212929292121212121212121212121212121212121212121212",
      INIT_04 => X"12121212121212121212121212121212121212121212121212921212121292DB",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"DBDBDBDBFFFFDBDBDBDBDBFFDBFFFFFFFFFFFFFFFFDB12121212121212121212",
      INIT_07 => X"12121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDB",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"9212121212121212121212121212121212929212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121292DBDB121212121292DB",
      INIT_11 => X"1212121212121212921212121212121212121212121212129292121212121212",
      INIT_12 => X"12DBDBDBDB121212121292DB9212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121292121292121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"DBDBDBDBFFDBDBDBDBDBDBFFDBDBFFFFFFFFFFFFFFFF92121212121212121212",
      INIT_16 => X"12121212121212121212121212121212121212121292DBDBDBDBDB9292929292",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212929292921212121212121212121212121212",
      INIT_1F => X"121212121212121212121212121212121212121292DBDB9212121212DBDBDB12",
      INIT_20 => X"1212121212129292121212121212121212121212121212121212129212121212",
      INIT_21 => X"12121212DBDBDB92121212129292DBDB12121212121212129212121212121212",
      INIT_22 => X"12121212121212121212121212121212121212121212121212921212DBDB9292",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBFFFFFFFFFFFFFFDB121212121212121212",
      INIT_25 => X"12121212121212121212121212121212121212121212DBDBDBDBDB929292DBDB",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121292929212121212121212121212121212121212",
      INIT_2E => X"12121212121212121212121212121212121292DBDB9212121212DBDBDB921212",
      INIT_2F => X"1212929292921212121212121212121212121212121212121212121212129292",
      INIT_30 => X"92121212121292DBDBDB921212121212DB929212121212121212929292929212",
      INIT_31 => X"12121212121212121212121212121212121212121212121212921292DB921292",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"DBFFFFFFFFFFFFFFFFDBDBFFDBFFFFFFFFFFFFFFFFFFDB921212121212121212",
      INIT_34 => X"121212121212121212121212121212121212121212121292DBDB92DBDB9292DB",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212129292121212121212121212121212121212121212",
      INIT_3D => X"9212121212121212121212121212121292DBDB9212121212DBDBDB9212121212",
      INIT_3E => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"129292121212121292DBDBDB92121212121292DB921212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121292121292DB9212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"FFFFFFDBDBDBFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFDB1212121212121212",
      INIT_43 => X"121212121212121212121212121212121212121212121292DBDBDBDBDBDBDBDB",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212929292929212121212121212121212121212121212121212",
      INIT_4C => X"12121292929212121212121212929292DB921212121292DBDB92121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"921212921212121212121292DBDBDB9212121212929292921212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212921212DBDBDB",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"FFFFDBDBDBDBFFDBFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFDB1212121212121212",
      INIT_52 => X"12121212121212121212121212121212121212121212121292DBDBDBDBDBDBFF",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121292929292121212121212121212121212121212121212121212",
      INIT_5B => X"121292929292DBDB9212121292DBDBDB1212121292DBDBDB1212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"DBDBDBDB92DB9212DB9212121212DBDBDBDB1212101212929292121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212929212121292",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"FFDBDBDBDBFFFFDBFFFFFFDBFFFFFFDBFFFFFFFFFFFFDBDB1212121212121212",
      INIT_61 => X"12121212121212121212121212121212121212121210121212DBDBDBDBDBDBDB",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212929292921212121212121212121212121212121212121212121212",
      INIT_6A => X"121212121212121212929292DBDB1212121292DBDBDB12121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121292929292929292929292",
      INIT_6C => X"1292DB1212DBDB12929212929212121292DBDBDB921212101212929292121212",
      INIT_6D => X"12121212121212121212121212121212121212121212121212121292DB121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"FFDBDBDBFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFDBDBDBDBDB10121212121212",
      INIT_70 => X"121212121212121212121212121212121212121212121212121292DBDBDBDBDB",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121292921212121212121212121212121212121212121212121212121212",
      INIT_79 => X"12121212121212121212DBDB1212121212DBDBDB121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121292921212121212121212121212121212",
      INIT_7B => X"12121212129292129292921212DB929212121292DBDBDB921212121292929292",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121292929212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"DBDBDBDBDBFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFDB12121212121212",
      INIT_7F => X"121212121212121212121212121212121212121212121212121212DBFFDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1292929212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"121212121212121212929212101292DBDBDB1212121212121212121212121212",
      INIT_09 => X"9292921212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"921212121212121292DB921212929292DBDB1212121292DBDB92121212121292",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"DBDBFFDBDBFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDB12121212121212",
      INIT_0E => X"12121212121212121212121212121212121212121212121212121292DBDBDBDB",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"9292121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"12121212121292DB9212121212DBDBDB92121212121212121212121212121292",
      INIT_18 => X"121292DB92121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"92929292121212121292DBDB1212121292DBDBDB9212121292DBDBDB12121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBFFFFDBFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDB92121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121292DBDBDB",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121292DB9212101212DBDBDB121212121212121212121212121212129292",
      INIT_27 => X"1212121292929292121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212929292921212121212129292921212121212DBDB921212121292DBDB9212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"FFDBDBDBFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFF92121212121212",
      INIT_2C => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"121292DB921212121292DBDB1212121212121212121212121212121292929212",
      INIT_36 => X"DB92121012121292DB9212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212129292921212121292929292921212121292DBDB9212121212DBDB",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"FFFFDBFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_3B => X"12121212121212121212121212121212121212121212121212121212121292DB",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"9292921212121292DBDB92121212121212121212121212121212929292121212",
      INIT_45 => X"DBDBDBDB12121212121292929212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121292929292921212129292929292921212121292DBDB92121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"DBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"929212121292DBDB921212121212121212121212121212129292921212121212",
      INIT_54 => X"121292DBDBDB92121212121292929292121212121212121212121212121292DB",
      INIT_55 => X"12121212121212121212929212921212121212929292921212121292DBDB9212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"92DBDBDBDBDBDBFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121292DBDB9212121212121212121212121212121292929212121212121212",
      INIT_63 => X"DB9212121292DBDB9292121212121292DBDB92929292121292929292DBDB9212",
      INIT_64 => X"12121212121212121212121292929292121212121292929292121212121292DB",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"121292DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1292DBDB92121212121212121212121212121212921212921212121212121212",
      INIT_72 => X"929212121212121292DBDBDB1212121212121212929292929292121212121212",
      INIT_73 => X"1212121212121212121212121212129292929212121212129292DB9212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"12121292DBFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDB921212121212121212121212121212129212129212121212121212121212",
      INIT_01 => X"121212121212121212129292DBDBDB92121212121212121212121212121292DB",
      INIT_02 => X"12121212121212121212121212121212121292121212121212121292DB929212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121292DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121292121212121212121212121212121212",
      INIT_10 => X"92921212DB921212121212121292DBDBDBDBDB9292121212929292DBDBDBDBDB",
      INIT_11 => X"1212121212121212121212121212121212121212929292121212121212929292",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"12121212121292DBFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212129292921212121212121212121212121212",
      INIT_1F => X"92DB9212DBDB12DBDB929212121212129292DBDBDBDBDBDBDBDBDBDB92921212",
      INIT_20 => X"1212121212121212121212121212121212121212121212929292921212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121210",
      INIT_23 => X"121212121212121292DBDBFFFFFFDBDBDBFFFFFFFFFFFFFFFFDB121212121212",
      INIT_24 => X"1212121212121210121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121292921212121212121212121212121212121212",
      INIT_2E => X"12121212929212DB921212921292121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212929212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212929292121292929212121212",
      INIT_32 => X"1212121212121210121292DBDBFFFFFFFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_33 => X"1212121212121212121212929292929292121292121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212929212129212121212121212121212121212121212",
      INIT_3D => X"1212121212121292DB9212121212929212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212129292929212",
      INIT_3F => X"DB92921212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"12121212121212121212121212929292DBDBDBDBDBDBDBDBDBDBDBDB9292DBDB",
      INIT_41 => X"1212121212121212121212129292DBDBFFFFFFFFFFFFFFFFFFDB121212121212",
      INIT_42 => X"121212121212929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212129212129212121212121212121212121212121212121212",
      INIT_4C => X"929292121212121292DBDB929212129212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_4E => X"DBDBDB92DB929292121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121292DBDBDBFFFFFFFFFFDB92DBDBDBDBDBDBDBDBDBFFFF",
      INIT_50 => X"1212121212121212121212121212129292DBDBDBFFFFFFFFFFDB101212121212",
      INIT_51 => X"12929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121292929292121212121212121212121212121212121212121212",
      INIT_5B => X"1292929292121212121292DBDBDB929212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"92DBDBDBFFFFDBDB929212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121210121292DBDBFFFFDBFFFFFFFFFFDBDBDBDBDBDB92DBDBDBFFFFDBDB",
      INIT_5F => X"92DB929212121212121212121212121212121212929292929212121212121212",
      INIT_60 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB9292929292929292",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121210129292",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212129212921212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121292929292121212121292DBDB12121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"DBDBDBDBDBDBDBDBDBDB92929212121212121212121212121212121212121212",
      INIT_6D => X"121212121292DBFFFFFFFFFFFFFFFFFFDBDBDBFFFFDBDB92DBDBDBDBDBDBDB92",
      INIT_6E => X"9292DBDBDBDB9212121212121212121212121212121212121212121212121212",
      INIT_6F => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292929292929292",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212129292DBDBDB",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212929212121292121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212129292129212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"DBDBDBDBDBDBDBDBDBDBDBDB9292921212121212121212121212121212121212",
      INIT_7C => X"121292DBDBFFFFFFFFDBDBFFFFFFFFFFDBDBDBFFDBDB92DBDBDBDBDB9292DBDB",
      INIT_7D => X"DBDBDBDBDBDBDBDB929212121212121212121212121212121212121212121212",
      INIT_7E => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292929292929292",
      INIT_7F => X"121212121212121212121212121212121212121212121212121292DBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"9212121292921212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212929292929212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"DBDBDBDBFFFFFFDBDB92DBDBDB92929292121212121212121212121212121212",
      INIT_0B => X"92DBDBFFFFFFFFDBDBDBDBFFFFFFFFDBDBFFDBDB92DBDBDBDBDB9292DBDBDBDB",
      INIT_0C => X"DBDBDBDBDBDBDBFFFFDBDB921212121212121212121212121212121212121212",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292929292DB92929292929292",
      INIT_0E => X"12121212121212121212121212121212121212121212129292DBDBDBFFDBDBDB",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1292921212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121292921292929212121212121212121212121212129292",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"DBDBDBDBFFFFDBDB929292DBDB929292DB929292121212121212121212121212",
      INIT_1A => X"FFFFFFDBDBFFFFDBDBFFFFFFDBFFFFFFFFDBDBDBDBDBDBDB92DBDBDBDBDBDBDB",
      INIT_1B => X"92DBDBDBDBDBDBDBFFFFFFFFDB9212121212101012121212121210101292DBDB",
      INIT_1C => X"FFDBDBFFDBDBFFDBDBDBDBDBDBDBDBDBDB9292929292DBDBDB92929292929292",
      INIT_1D => X"1212121212121212121212121212121212121212121292DBDBFFFFDBDBDBDBDB",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121292929292929212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"DBDBDBDBFFFFDBDB92DBDBDBDBDB929292DBDBDB921212121212121212121212",
      INIT_29 => X"FFFFFFFFFFFFDBDBDBDBDBDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDB929292121212121012129292DBFFFFDB",
      INIT_2B => X"FFDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDB9292929292DBDBDB",
      INIT_2C => X"121212121212121212121212121212121212121292DBFFFFDBFFFFDBDBDBDBDB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121292921212121212121212121212929292",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDB92121212121212121212",
      INIT_38 => X"FFFFFFFFFFFFDBDBDBDBDBDBDBDBFFFFDBFFFFDBDB9292DBDBDBDBDBDBDBDBDB",
      INIT_39 => X"DBDBDBDBDBDBFFFFDBFFFFFFDBFFFFFFFFFFDBDBDBDBDBDBDBDBFFFFFFFFDBFF",
      INIT_3A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB92DBDBDBDB",
      INIT_3B => X"12121212121212121212121212121212121212DBDBDBDBFFDBDBDBDBDBDBDBFF",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212929292929292921212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDB921212121212121212",
      INIT_47 => X"FFFFFFFFFFDBDBFFDBDBDBDBDBDBFFFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_48 => X"DBDBDBFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDB",
      INIT_4A => X"121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"9292121212121212121292929292121292929292121212121212121212121212",
      INIT_51 => X"12121212121212921212121212121212121212121212121212DB929292121292",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"DBDBDB9292DBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDB12121212121212",
      INIT_56 => X"FFFFFFDBDBDBDBDBDBDBDBDBFFFFFFDBFFFFDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_57 => X"DBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFF",
      INIT_58 => X"FFDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_59 => X"1212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121292121292929212121212121212121212121212121212",
      INIT_60 => X"1212121212121292121212129212121212121212121212121292121212129292",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"DBDBDB9292DBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDB921212121212",
      INIT_65 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_66 => X"DBDBDBDBDBDBFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_67 => X"DBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_68 => X"12121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212129292121292121292121212121212121212121212121212",
      INIT_6F => X"1212121212121292DBDBDBDBDB92121292929292921212121292921212129292",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"FFFFDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212",
      INIT_74 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_75 => X"DBDBDBDBDBDBFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_76 => X"DBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_77 => X"121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"92921212121212121212DB929292121212121212121212121212121212121212",
      INIT_7E => X"1212121212121292DBDBDB929292121212121212121212121212921212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"DBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB12121212",
      INIT_03 => X"DBDBDBDBDBDBDBDBDBFFDBDBDBDBDBFFFFFFDBDBFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_04 => X"DBDBDBDBDBFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDB",
      INIT_05 => X"FFDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBFFDBDBDBDBDBDBDBDBDBDB",
      INIT_06 => X"1212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1292921212929212121292121212121212121292121212121212121212121212",
      INIT_0D => X"1212121212121292121212129212121212121212121212121212129212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"DBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921212",
      INIT_12 => X"DBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBFFDB",
      INIT_13 => X"DBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBFF",
      INIT_14 => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_15 => X"121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDB",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1292921212129212121292929292121292129292121212121212121212121212",
      INIT_1C => X"1212121212121292121212121212121212121212121212121212129212121292",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"DB92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212",
      INIT_21 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBFFFFFFDB",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"DBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_24 => X"1212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB12",
      INIT_30 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFDBDBDBDBDBFFFFFFFFDBDB",
      INIT_31 => X"DBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFF",
      INIT_32 => X"DBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_33 => X"1212121212121212121292DBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDB",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"929292DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBFFFFFFDBDBDBDBDBFFFFFFFFDBDBDB",
      INIT_40 => X"DBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFDBDBDB",
      INIT_41 => X"929292DBFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_42 => X"12121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121292121292121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_4E => X"FFDBDBDBDBDBDBFFDBDBDBDBDBDBDBFFFFFFDBDBDBDBFFFFFFFFFFFFDB929292",
      INIT_4F => X"DBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_50 => X"92DBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_51 => X"121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_59 => X"12121212121212121292921212121212DBDBDBDB921212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5D => X"DBDBDBDBFFFFFFFFDBDBDBDBDBDBFFFFDBDBDBDBDBFFFFFFFFFFDBDB92929292",
      INIT_5E => X"DBDBDBDBDBDBDBDBFFDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5F => X"DBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_60 => X"1212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_68 => X"12121212121212121292921212121292DBDBDB92DB1212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"DBFF921212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6C => X"DBDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDB929292DB92",
      INIT_6D => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6E => X"DBDBDBDBFFFFFFFFFFFFFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6F => X"1212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_77 => X"12121212121212121292921212121292DBDB9212921212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"DBDBDB1212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"DBFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292DB",
      INIT_7C => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7D => X"DBDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7E => X"12121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"DBDBDB9212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292DBDB",
      INIT_0B => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0C => X"DBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0D => X"1212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"DBDBDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB92DBDBDB9292DBDBDB",
      INIT_1A => X"92DBDBDB92DBDBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_1B => X"DBDBDBFFFFFFDBDBDBDBFFFFDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1C => X"121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDB",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"DBDBDBDBDB121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDBDBDB9292929292DBDB92DBDB9292DBDBDB92DBDBDBDB",
      INIT_29 => X"92DBDB92DBDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_2A => X"DBDBFFFFFFDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_2B => X"12121212121212121212121292DBDBDBDBDBDBDBDBDBDBDB9292929292DBDBDB",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"DBDBDBDBDB921212121212121212121212121212121212121212121212121212",
      INIT_36 => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDB",
      INIT_37 => X"DBDBDBDBDBDBDBDBDBDBDB929292929292DBDBDBDB92DBDBDBDBDBDBDBDBDBDB",
      INIT_38 => X"DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3A => X"1212121212121212121212121212DBDBDBDBDB92DBDB929292929292DBDBDBDB",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"DBDBDBDBDBDB9212121212121212121212121212121212121212121212121212",
      INIT_45 => X"DBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_46 => X"DBDBDBDBDBDBDBDB9292929292929292DBDB9292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_47 => X"DBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_48 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"12121212121212121212121212121292DBDB92DB92DBDB9292DB9292DBDBDBDB",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"DBDBDBDBDBDBDB12121212121212121212121212121212121212121212121212",
      INIT_54 => X"DBDBDBDBDBDBFFFFDBDBDBDBFFFFDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDB",
      INIT_55 => X"DBDBDBDBDBDBDB929292929292929292DBDB9292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_56 => X"DBDBDBFFFFFFFFFFFFFFFFFFFFDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_57 => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_58 => X"12121212121212121212121212121212DBDBDB929292DBDBDBDBDBDB92DBDBDB",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"DBDBDBDBDBFFDB92121212121212121212121212121212121212121212121212",
      INIT_63 => X"DBDBDBDBDBDBDBFFFFDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_64 => X"DBDBDBDBDBDBDBDBDBDB929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_65 => X"DBDBDBDBFFFFFFFFFFFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_66 => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_67 => X"121212121212121212121212121212121292DB92DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"DBDBDBDBDBFFDBDB121212121212121212121212121212121212121212121212",
      INIT_72 => X"DBDBDBDBDBDBDBDBFFDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_73 => X"DBDBDBDB92DBDBDBDB9292929292929292DBDBDBDBDBDBDBDBDBDB9292DBDBDB",
      INIT_74 => X"DBDBDBFFDBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_75 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_76 => X"12121212121212121212121212121212121292DBDBDBDBDBDB929292DBDBDBDB",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDBDBDBDBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_01 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_02 => X"DBDBDBDBDBDBDBDB929292929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_03 => X"FFFFFFFFFFDBDBFFFFFFDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_04 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_05 => X"12121212121212121212121212121212121292DBDBDBDB92DBDBDBDBDBDBDB92",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"DBDBDBDBDBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_10 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_11 => X"DBDBDBDBDBDB9292DB92929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_12 => X"FFFFFFFFFFDBDBDBFFDBDBDBDBFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_13 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_14 => X"1212121212121212121212121212121212121292DBDB9292DBDBDBDBDBDBDBDB",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"DBDBDBDBDBDBDBDBDB9212121212121212121212121212121212121212121212",
      INIT_1F => X"DBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_20 => X"DBDBDBDB929292DB9292929292929292DBDBDBDBDBDB9292DBDBDBDBDB92DBDB",
      INIT_21 => X"FFFFFFFFFFDBDBDBDBDBDBFFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_23 => X"121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDB",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"DBDBDBDBDBDBDBDBFF9212121212121212121212121212121212121212121212",
      INIT_2E => X"DBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"DBDBDB929292DBDBDB929292DB92929292DBDBDBDB9292DBDB929292DBDBDBDB",
      INIT_30 => X"FFFFDBDBDBDBDBDBDBDBFFDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_31 => X"DBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_32 => X"12121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDB",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"DBDBDBDBDBFFFFDBDBDB12121212121212121212121212121212121212121212",
      INIT_3D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3E => X"DB929292DBDBDBDB92929292929292DBDBDBDBDB92929292DB92DBDBDBDBDBDB",
      INIT_3F => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDB",
      INIT_40 => X"DBDBDBDBDBDBDBDBDBDBDB92DBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_41 => X"1212121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDB",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121012121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121292121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"DBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212121212",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"929292DBDBDBDBDB92929292929292929292DBDB9292929292DBDBDBDBDBDBDB",
      INIT_4E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_50 => X"1212121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDB",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"9212121212121292121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"DBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212121212",
      INIT_5B => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"9292DBDBDBDBDB929292929292929292929292DB9292929292DBDBDBDB9292DB",
      INIT_5D => X"DBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_5E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5F => X"1212121212121212121212121212121212121212121012DBDBDBDBDBDBDBDBDB",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1292921212121292121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"DBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212121212",
      INIT_6A => X"DBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"DBDBDB9292DBDB9292929292929292929292929292929292DBDBDBDBDB92DBDB",
      INIT_6C => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292",
      INIT_6D => X"DBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDB",
      INIT_6E => X"121212121212121212121212121212121212121212121212DBDBDBDBDBDBDBDB",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212929212121292121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"DBDBDBDBDBDBDBDBDBDBFF921212121212121212121212121212121212121212",
      INIT_79 => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"DBDB92DBDB9292929292929292929292DBDB92929292929292DBDBDBDB9292DB",
      INIT_7B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDB",
      INIT_7C => X"DBDB92DBDBDBDBDBFFDBDBDBDBDB9292929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7D => X"12121212121212121212121212121212121212121212121292DBDBDBDBDBDBDB",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121012121212121212121212121212121212121292121012121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121012121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121292921292121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"DBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212121212",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"DBDBDB9292929292929292929292929292DBDBDB9292DB92DBDBDBDB9292DBDB",
      INIT_0A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_0B => X"DBDBDBDBDBDBDBDBDBDB929292929292929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0C => X"12121212121212121212121212121212121212121212121212DBDBDBDBDBDBDB",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"12121212121210101212121212121212121212121212DB121012121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212929292121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"DBDBDBDBDBDBDBDBDBDBDBDB1212121212121212121212121212121212121212",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DB",
      INIT_18 => X"DBDB9292929292929292929292929292DBDBDBDB92DBDBDBDBDBDB929292DBDB",
      INIT_19 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDB",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDB9292DBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1B => X"1212121212121212121212121212121212121212121212121092DBDBDBDBDBDB",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"12121292921212121212121212121212121012121212DB121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121292121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"12121212121212DB121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"DBDBDBDBDBDBFFDBDBDBDBDB1212121212121212121212121212121212121212",
      INIT_26 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_27 => X"DB929292929292DB92929212929292DBDBDBDBDBDBDBDBDB9292929292DBDB92",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_29 => X"DBDBDBDBDBDBDBDBDB92DBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212DBDBDBDBDBDB",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"121212DB921212929292929292929292DB92DB92DB92DBDBFFDBDB92DBDBDBDB",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121292121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121292929212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"DBDBDBDBDBDBDBDBFFDBFFFF9212121212121212121212121212121212121212",
      INIT_35 => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_36 => X"929292929292DB92929292929292DBDBDBDBDBDBDBDBDBDB929292DBDB92DBDB",
      INIT_37 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDB",
      INIT_38 => X"DBDBDBDBDBDBDBDB92DBDBFFDBDBDB92929292929292DBDBDBDBDBDBDBDBDBDB",
      INIT_39 => X"121212121212121212121212121212121212121212121212121292DBDBDB9292",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"12129212929212929292929292929292929292929292DB92DBDB921292DB9292",
      INIT_3E => X"1212121212121212121212121212121212121212121212129292121292121212",
      INIT_3F => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121292129292121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"DBDBDBDBDBDBDBDBDBDBDBFF9212121212121212121212121212121212121212",
      INIT_44 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_45 => X"92929292929292929292929292DBDBDBDBDBDBDBDBDB92DB92929292DBDBDB92",
      INIT_46 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDB92",
      INIT_47 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92129292DBDB929292DBDBDBDBDBDBDBDB",
      INIT_48 => X"121212121212121212121212121212121212121212121212121292DBDB92DBDB",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"9212921292121012121212121212121212121212121292121012121212121012",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121292121212929212121212121212121212121212121212121292",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"DBDBDBDBDBDBDBDBDBDBDBFFDB12121212121212121212121212121212121212",
      INIT_53 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDBDBDBDB92DBDBDBDB",
      INIT_54 => X"DBDBDB929292929292929292DBDBDBDBDBDBDBDBDB929292929292DBDBDBDB92",
      INIT_55 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDB9292",
      INIT_56 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB92DBDB92DBFFDBDBDBDBDBDBDBDB",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212129292DBDBDB",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"12101212121212121212121212121212121212121212DB121212121212121292",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"9212121212121212929292929292929212121212121212121212121212121212",
      INIT_5E => X"1212121212121292121212121292921212121212121212121212121212121292",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB12121212121212121212121212121212121212",
      INIT_62 => X"DBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDB92DBDBDBDB",
      INIT_63 => X"DBDBDBDB929292929292DBDBDBDBDBDBDBDBDBDBDBDB9292929292DBDB92DBDB",
      INIT_64 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDB92DBDBDBDBDBDBDB9292DBDB",
      INIT_65 => X"DBDBDBDBDBDBDBDBDBDBDB9292929292DB9292DB9292DBDBDBDBDBDBDBDBDBDB",
      INIT_66 => X"12121212121212121212121212121212121212121212121212121292DBDBDBDB",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"12121212121012121212121212121212121212121212DB121212121212921212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121210121212",
      INIT_6C => X"1212121212121212121212121212129212121212121212121212121212121212",
      INIT_6D => X"1212121212121292121212121212929212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"DBDBDBDBDBDBDBDBDBDBDBDBFF92121212121212121212121212121212121212",
      INIT_71 => X"92DBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB9292DBDBDBDBDBDBDB92DBDBDBDB",
      INIT_72 => X"DBDBDB929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDB",
      INIT_73 => X"DBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_74 => X"DBDBDBDBFFDBDBDB92DBDB92929292DB929292DB9292DB92DBDBDBDBDBDBDBDB",
      INIT_75 => X"12121212121212121212121212121212121212121212121212121212DBDBDB92",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"12101212121212121212121212121212121212121012DB121012121210929292",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121292121212121212121212121212121212",
      INIT_7C => X"1212121212121292121212121212129292121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"DBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDBDBDBDBDBDBDBDBDBDB9292DBDB9292929292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_01 => X"929292929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DB929292DB",
      INIT_02 => X"DBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_03 => X"DBDBDBDBDBDBDBDBDBDB9292DB9292DB92DB9292DB92DBDBDBDBDBDBDBDBDBDB",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121292DBDBDB",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"12129212121212121212121212121212121212121212DB121212929212921292",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212129292921210",
      INIT_0A => X"1212121212121212121212121212121292921212121212121212121212121212",
      INIT_0B => X"1212121212121292121212121212121292921212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212",
      INIT_0F => X"DBDBDBDBDBDBDBDBDBFFDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDB9292DBDB",
      INIT_10 => X"9292929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DB9292DBDB",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292",
      INIT_12 => X"DBDBDBDBDBDBDBDBDB929292DBDB9292DB929292DB9292DBDBDBDBDBDBDBDBDB",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121292DBDBDB",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212DBDB121292929292929292929292929292929292FFDBDBFFFFFFDBDB1292",
      INIT_18 => X"1212121212121212121212121212121212121212121212121210129292921012",
      INIT_19 => X"1212121212121212121212121212121212929212121212121212121212121212",
      INIT_1A => X"1212121212121292121212121212121212129292121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"DBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212",
      INIT_1E => X"DBDBDB92DBFFFFDBFFDBFFFFDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1F => X"9292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDBDBDB",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292",
      INIT_21 => X"DBDBDBDBDBDB929292929292DB9292DBDB929292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121292FFDBDB",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"12129212121012121212121212121212121212121212DB92DBDBDBDB92921292",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212929292921292",
      INIT_28 => X"1212121212121212121212121212121212129292121212121212121212121212",
      INIT_29 => X"1212121212121292121212121212121212121212929212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_2D => X"DBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDB92DBDBDBDBDBDBDBDBDB92DBDBDBDBDB",
      INIT_2E => X"92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292929292DBDBDBDBDBDBDB",
      INIT_2F => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292",
      INIT_30 => X"DBDBDBDBDB9292DB929292DBDB9292DB9292DBDB92DBDBDBDBDBDBFFFFDBDBDB",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212DBDBDB",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"12121212121212121212121212121212121212121212DB121010121210921292",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212129292121292",
      INIT_37 => X"1212121212121212121212121212121212121292921212121212121212121212",
      INIT_38 => X"1212121212121292121212121212121212121212121292121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"DBDBDBFFDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_3C => X"DBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDB",
      INIT_3D => X"92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292DBDBDBDBDBDBDBDB",
      INIT_3E => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292",
      INIT_3F => X"9292929292DBDBDB9292DB9292DB929292DBDB92DBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212DBDBDB",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"12121212121212121212121212121212121212121212DB121212121212921292",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212929212121212121212121212",
      INIT_47 => X"1212121212121292121212121212121212121212121212129212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"DBDBDBFFDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_4B => X"DBDBFFFFFFFFDBDBDBDBDBDBDBDBFFFFDBFFFFDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_4C => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDB",
      INIT_4D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292",
      INIT_4E => X"9292DBDBDBDBDBDB92DBDB9292DB9292DBDB9292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4F => X"121212121212121212121212121212121212121212121212121212121292DB92",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"12121212121212121212121212121212121212121212DB121212121212921292",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212129292121212121212121212",
      INIT_56 => X"1212121212121292121212121212121212121212121212129292121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_5A => X"FFFFFFFFFFFFDBDBDBDBDBFFFFFFDBDBFFFFFFDBDBFFFFDBDBDBDBDBDBDBDBDB",
      INIT_5B => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB9292DBDBDBDBDBDBDBDBDB",
      INIT_5C => X"DBDBDBDBFFFFFFFFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292",
      INIT_5D => X"DBDBDBDBDBDB929292DB92DBDB929292DB9292DB9292DBDBDBDBDBDBFFDBDBDB",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121212121012121212121212121212121212121212DB121212121212921292",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121292121212121212121212",
      INIT_65 => X"1212121212121292121212121212121212121212121212121212929212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_69 => X"FFFFFFFFFFFFFFDBDBDBDBFFFFDBDBDBFFFFFFDBDBFFDBDBDBDBDBDBDBDBDBFF",
      INIT_6A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"DBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292",
      INIT_6C => X"DBDBDBDB92DBDBDBDBDB9292929292DB92DBDB9292DBDBDBDBDBDBDBDBFFDBDB",
      INIT_6D => X"121212121212121212121212121212121212121212121212121212121092DB92",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"9210121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"12121212121212121212121212121212121212121012DB12121212DB12929212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212101212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212DB1212121212121212",
      INIT_74 => X"1212121212121292121212121212121212121212121212121212129292121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_78 => X"FFFFFFFFFFFFFFFFDBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBFF",
      INIT_79 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFDBDBFFFFDBDBDBDBDBDBDBDBDBDBDB9292929292DB",
      INIT_7B => X"DBDBDBDBDBDBDBDB929292929292DB9292DB929292DBDBDBDBDBDBDBDBDBFFDB",
      INIT_7C => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"12929212121212121212121212121212121210121212DB12121212DB12929292",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212129212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121210129212121212121212",
      INIT_03 => X"1212121212121292121212121212121212121212121212121212121212929212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_07 => X"FFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBFFFF",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"FFFFFFFFFFFFFFFFDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDB929292929292DB",
      INIT_0A => X"929292DBDB9292DB929292929292DB9292929292DBDBDBDBDBDBDBDBDBDBFFDB",
      INIT_0B => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"12DB9212121212121212121212121212921292DBDB92DB12121212DB92DBDBDB",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212129212121212",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB129292121212121212",
      INIT_12 => X"12121212121212921212121212121212121212121212121212121212121292DB",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_16 => X"FFFFFFFFFFFFFFFFDBFFDBDBFFFFFFFFFFFFFFFFFFFFDBFFDBDBDBDBFFDBDBFF",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_18 => X"FFFFFFFFFFFFFFFFDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDB929292DBDBDB92",
      INIT_19 => X"929292DBDBDB929292929292DB929292929292DBDBDBDBDBDBDBDBDBDBFFDBDB",
      INIT_1A => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"DB92921212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"129212121212929292929292929292929292DBFFFFDBDB12121212DBDBFFFFDB",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212129212121212",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292",
      INIT_21 => X"92929292929292DB929292929292929292929292929292929292DBDBDBDBDBDB",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFF",
      INIT_26 => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDB",
      INIT_28 => X"929292DBDB9292DBDBDB92DB9292929292DBDBDB92DBDB92DBDBFFFFDBDBDBDB",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"9210121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"12929292121212121212121212121212121212121212DB12121212DB12929292",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212129212129292",
      INIT_2F => X"92DBDBDB92DBDB92DBDBDBDBDBDBDBDBDBDB92DBDB9292929292DBDB92DBDBDB",
      INIT_30 => X"1212121212121292121212121212121212121212121292DBDBDBDBDBDBDBDBDB",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFF",
      INIT_35 => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDB",
      INIT_37 => X"929292929292929292DBDB92929292929292DBDBDBDBDBDBDBDBFFFFFFFFFFFF",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"12121212121212121212121212121212121212121212DB12121212DB12921292",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"921292DB92921292929292929292929292921292929292929212929292929292",
      INIT_3F => X"1212121212121292121212121212121212101292DBDBDBDBDB92929292121292",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_43 => X"FFFFDBFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDB92DBDBDBDBDBDBDB",
      INIT_46 => X"929292929292929292DBDB9292929292DBDBDBDBDB92DBDBDBDBFFFFFFFFFFFF",
      INIT_47 => X"121212121212121212121212121212121212121212121212121212121212DB92",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"12121212121212121212121212121212121212121212DB12121212DB12921292",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121210",
      INIT_4D => X"DBDBDBDBDBDB92DBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDB9292DBDBDB92DB",
      INIT_4E => X"121212121212129212121212121212121212DBDBDBDB9292121292929292DBDB",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_52 => X"FFDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDB9292DBDBDB92929292",
      INIT_55 => X"92DBDB92DBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBFFFFDBFFFFFFFFFFFF",
      INIT_56 => X"121212121212121212121212121212121212121212121212121212121212DB92",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"9210121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"12121212121212121212121212121212121212121212DB12121212DB12921292",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"DB92DB9292DBDBDB929292929292929292929292929292929292929292DBDB92",
      INIT_5D => X"1212121212121292121212121212121292DBDB9292129292DBDBDBDBDBDBDBDB",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_61 => X"FFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFDBDBDBDBDBDBDBFFFFDBDBDBDBDBDB92DBDBDBDBDB9292DB",
      INIT_64 => X"DBDBDBDBDBDBDBDBDB92DBDB92DB92DBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"12121212121212121212121212121212121212121212DB12121212DB12929292",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121292121212121212121212121212121212121212121212121292",
      INIT_6C => X"121212121212129212121212121212DBDBDB921292DBDBDB9212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_73 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBFFFFFFFFFFFFFFFF",
      INIT_74 => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"9210121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"12121212121212121212121212121212121212121212DB12101012DB12921212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212929212121212121212121212121212121212121212121292",
      INIT_7B => X"121212121212129212121212121292DB921292DBDB9212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_7F => X"FFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_02 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBFFFFDBFFFFFFFFFFFFFFFF",
      INIT_03 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"12121212121212121212121212121212121212121212DB12121212DBDBDBDBFF",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121292921212121212121212121212121212121212121212",
      INIT_0A => X"12121212121212921212121212DBDB9212DBDB92121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_0E => X"DBFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DBDBDBDBDBDBDBFFFFDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBFFFFFF",
      INIT_10 => X"FFFFDBDBFFFFFFFFFFFFFFDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDB",
      INIT_11 => X"DBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"121212121212121212121212121212121212121212121212121212121292FFDB",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"DB92DBDB92121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"12121212121212121212121212121212121212121212DB1292DBDBDBDBFFDBDB",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212929212121212121212121212121212121212121212",
      INIT_19 => X"121212121212129212121212DBDB9212DBDB9212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBFFDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_1D => X"DBFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFF",
      INIT_1F => X"DBDBDBDBFFFFFFFFFFDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDB9292DB",
      INIT_20 => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBFFFFFFFFFFFFFF",
      INIT_21 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"DBDBFFDBDB121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"12121212121212121212121212121212121212121212DBDBDBDB92DB92DB92DB",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121292121212121212121212121212121212121212",
      INIT_28 => X"121212121212129212121292DB9292DBDB921212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_2C => X"FFFFFFFFFFFFDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFDBDBDBDBFFFFFFDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"DBDBDBDBDBDBDBFFDBDBDBFFDBDBDBDBFFFFDBDBDBDBFFFFFFFFFFDBFFFFFFFF",
      INIT_30 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"FFDBFF9292921212121212121212121212121212121212121212121212121212",
      INIT_34 => X"12121212121212121212121212121212121212121212DB9292FFDBFFDBFFDBFF",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212929212121212121212121212121212121212",
      INIT_37 => X"1212121212121292121212DBDB1292DB12121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_3B => X"FFFFFFFFDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFDBDBDBDBDBDBDBDBDBDBDBFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3E => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBFFFFDBDBDBDBFFFFFFDBDBDBFFFFFFFF",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212DBDBDB",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_43 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121292121212121212121212121212121212",
      INIT_46 => X"12121212121212921212DB929292DB1212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_4A => X"FFFFFFFFDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFDBDBDBDBDBDBDBDBFFFFDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"DBDBDBDBDBDBDBDBFFDBDBDBDBFFFFFFFFFFDBDBDBDBFFFFDBDBDBDBFFFFFFFF",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212DBDBDB",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"FFFFFF92DB921012121212121212121212121212121212121212121212121212",
      INIT_52 => X"12121212121212121212121212121212121212121212DBDBDBFFFFFFFFFFFFFF",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212929212101212121212121212121212",
      INIT_55 => X"12121212121212921292DB9212DB921212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_59 => X"FFFFFFFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFF",
      INIT_5B => X"FFFFDBDBFFDBDBDBFFFFFFDBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBDBDB",
      INIT_5C => X"DBDBDBDBFFFFFFFFFFFFDBDBDBFFFFDBFFFFDBDBDBDBFFFFDBDBDBFFDBDBFFFF",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121092DBDBDB",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"FFFFFF92DB121012121212121212121212121212121212121212121212121212",
      INIT_61 => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121292121212121212121212121212",
      INIT_64 => X"12121212121212921292DB9292DB121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_68 => X"FFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFF",
      INIT_6A => X"DBDBFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFFFDBDBDBDBDBDBDB",
      INIT_6B => X"DBDBDBFFFFFFFFFFFFFFFFFFDBFFFFDBDBDBDBFFFFFFFFFFFFDBFFFFFFFFFFFF",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121292DBDBDB",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_70 => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212929212121212121212121212",
      INIT_73 => X"121212121212129212DB9292DB92121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_77 => X"FFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFDBFFFFFF",
      INIT_79 => X"FFFFFFFFDBFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_7A => X"FFDBDBDBFFFFDBDBFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFDBFFFFFFFFFFFFFF",
      INIT_7B => X"12121212121212121212121212121212121212121212121212121212DBDBFFFF",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_7F => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121292921212121212121212",
      INIT_02 => X"121212121212129292DB9292DB12121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212",
      INIT_06 => X"FFFFFFFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFFFDBDBDBDBDBDBFF",
      INIT_09 => X"FFFFFFFFFFDBDBDBFFFFFFDBFFFFDBDBFFFFFFFFFFFFDBDBDBDBFFDBDBDBFFFF",
      INIT_0A => X"12121212121212121212121212121212121212121212121212121212FFFFFFFF",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_0E => X"12121212121212121212121212121212121212121212DB9292FFFFDBFFFFFFFF",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212129212121212121212",
      INIT_11 => X"1212121212121292DB9292DB9212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"FFDBDBDBDBDBDBDBDBDBDBDBFF92121212121212121212121212121212121212",
      INIT_15 => X"FFFFFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBDBDBDBFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDB",
      INIT_18 => X"FFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBFFDBDBDBFFFFFFFFFFFF",
      INIT_19 => X"12121212121212121212121212121212121212121212121212101292FFDBFFFF",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_1D => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212129292121212121212",
      INIT_20 => X"1212121212121292DB9292DB9212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"FFDBDBDBDBDBDBDBDBDBDBDBFF92121212121212121212121212121212121212",
      INIT_24 => X"FFFFFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFDBDBFF",
      INIT_25 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFDBDBDBDBFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBFFFFFFFFFFFFDBDBDBDBDBDBDBDB",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_28 => X"121212121212121212121212121212121212121212121212121212DBFFFFFFFF",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"DBDBDB92DB921212121212121212121212121212121212121212121212121212",
      INIT_2C => X"12121212121212121212121212121212121212121212DB9292DBDBDBDBDBDBDB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212929212121212",
      INIT_2F => X"1212121212121292DB9292DB1212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212",
      INIT_33 => X"FFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFDBDBDB",
      INIT_34 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFDBDBDBFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBFFFFDB",
      INIT_36 => X"FFFFFFFFDBDBDBDBFFFFFFFFDBFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_37 => X"121212121212121212121212121212121212121212121212121212FFFFFFFFFF",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"FFDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3B => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"12121212121212DBDB9212DB1212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"DBFFFFDBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212",
      INIT_42 => X"FFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFDBDBFFFFFFDB",
      INIT_43 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBFFFFFFFFFFFFFFFFDBFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBFFFFFFDBFFFFDB",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFDBDBDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_46 => X"121212121212121212121212121212121212121212121212121292FFFFFFFFFF",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_4A => X"12121212121212121212121212121212121212121212DB9292FFDBFFFFFFFFFF",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_4D => X"12121212121212DBDB9292DB1212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB12121212121212121212121212121212121212",
      INIT_51 => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFFFDB",
      INIT_52 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFDBDBDBDB",
      INIT_54 => X"FFFFDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFF",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212DBFFFFFFFFDB",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_59 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_5C => X"12121212121212DBDB9292DB1212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBFFDB12121212121212121212121212121212121212",
      INIT_60 => X"FFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDB",
      INIT_61 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFDBDBDB",
      INIT_63 => X"FFFFDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFF",
      INIT_64 => X"1212121212121212121212121212121212121212121212121292FFFFFFFFFFFF",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"FFFFDB1292121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"9292929292929292929292929292929292929292929292929292929292DBDBDB",
      INIT_6B => X"92929292929292DBDB92DBDB9292929292929292929292929292929292929292",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"DBDBDBDBDBDBDBDBDBDBDBFFDB12121212121212121212121212121212121212",
      INIT_6F => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFDBDB92DBDBDBDB",
      INIT_70 => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFFFFFDBDBDBFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFDBDB",
      INIT_72 => X"FFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFF",
      INIT_73 => X"12121212121212121212121212121212121212121212121212DBFFFFDBFFDBFF",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_77 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212921212",
      INIT_7A => X"12121212129212DBDB92DBDB1292921212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"DBDBDB92DBDBDBDBDBDBDBDBDB10121212121212121212121212121212121212",
      INIT_7E => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFDBDB92DBDBDBDBDB",
      INIT_7F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBFFDBDBDBDBFFFFFFDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFDBFFDBFFFFFFFFFFDB",
      INIT_01 => X"FFDBDBDBDBFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_02 => X"12121212121212121212121212121212121212121212121292FFFFDBDBDBDBFF",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"FFFFDB92DB921212121212121212121212121212121212121212121212121212",
      INIT_06 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121292DB92DB921212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"DBDBDBDBDBDBDBDBDBDBDBFF9212121212121212121212121212121212121212",
      INIT_0D => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFDBDBDBDB92DBDBDBDB",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFDBDBFFFFFFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBFFFFDB",
      INIT_10 => X"FFFFFFFFDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBFFFFFFDB",
      INIT_11 => X"121212121212121212121212121212121212121212121212DBDBDBDBFFFFFFFF",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_15 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"DBDBDBDBDBDBDBDBDBDBDBDB9212121212121212121212121212121212121212",
      INIT_1C => X"DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFDBFFDBDBDBDBDBDBDB",
      INIT_1D => X"FFFFDBDBFFFFFFFFFFDBDBDBDBDBDBDBDBFFDBDBDBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFDBDBDBDBDBFFFFFFFFDBDBDBFFDBDBDBDBDBDBDBFFDBFFFFFFFFFFFFDB",
      INIT_1F => X"FFDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBFFFFFF",
      INIT_20 => X"1212121212121212121212121212121212121212121212DBDBDBDBDBFFFFFFFF",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_24 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121292921212",
      INIT_27 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"DBDBDB92DBDBDBDBDBDBDBDB1212121212121212121212121212121212121212",
      INIT_2B => X"DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDB",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBFFFFDBDBDBFFFFFFFFFFFFFFFFFFDBDB",
      INIT_2D => X"FFDBDBDBDBDBDBDBFFFFFFFFDBFFDBDBDBDBDBDBDBDBFFFFFFFFFFDBFFFFFFFF",
      INIT_2E => X"DBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_2F => X"1212121212121212121212121212121212121212121092FFFFFFFFFFFFFFFFFF",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_33 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121292DB92DB921212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"DBDBDB92DBDBDBDBDBDBDBDB1212121212121212121212121212121212121212",
      INIT_3A => X"DBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDB",
      INIT_3B => X"DBDBFFFFDBDBDBDBFFFFFFDBDBDBDBDBDBFFDBDBDBDBDBFFFFFFFFFFFFFFDBDB",
      INIT_3C => X"FFDBDBDBDBDBDBFFDBDBDBDBFFFFDBDBDBDBDBDBDBFFFFFFFFFFFFDBFFFFDBFF",
      INIT_3D => X"DBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDB",
      INIT_3E => X"12121212121212121212121212121212121212121292DBDBFFFFFFFFFFFFDBDB",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_42 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"12121212121212DBDB92DBDB1212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"DBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212121212",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFFFFFDBDBDBDBFFFFFFFFFFFFFFDB",
      INIT_4B => X"DBDBDBDBDBDBDBDBDBFFFFDBFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_4C => X"FFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDB",
      INIT_4D => X"121212121212121212121212121212121212121212DBFFDBFFFFFFFFDBDBDBDB",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_51 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_54 => X"92929292929292DBDB92DBDB9292929292929292929292929292929292929292",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"DBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212121212",
      INIT_58 => X"DBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFF",
      INIT_5A => X"DBDBFFDBDBDBDBDBFFFFFFDBFFDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_5B => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"121212121212121212121212121212121212121292FFFFFFFFFFFFDBDBDBDBFF",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_60 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121292DB12DB921212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"DBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212121212121212",
      INIT_67 => X"DBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFDBDBFFFFFFFFFFFFDBFFFFFFFFFFFFDBFF",
      INIT_69 => X"DBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBDBDBFFFFDBFFFFFFFFFFFFFFFFFFDBFF",
      INIT_6A => X"FFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"1212121212121212121212121212121212121292DBDBFFFFFFFFFFDBDBFFFFFF",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"FFFFFF92DB921012121212121212121212121212121212121212121212121212",
      INIT_6F => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"DBDBDBDBDBDBDBDBDBDBDB121212121212121212121212121212121212121212",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDB92DBDBDBDBDBDBDB",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFDBDBDBFFFFDBDBFFFFFFFFFFFFFFDBFFFFFFFFFFDBFF",
      INIT_78 => X"FFDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBFFFFDBDBDBDBFFFFFFFFFFFFFFDBFFFF",
      INIT_79 => X"DBDBDBDBDBFFDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDB",
      INIT_7A => X"12121212121212121212121212121212121092FFFFFFFFFFFFFFDBDBDBFFFFDB",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_7E => X"12121212121212121212121212121212121212121212DBDBDBFFFFFFFFFFFFFF",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"DBDBDBDBDBDBFFDBDBDB92121212121212121212121212121212121212121212",
      INIT_05 => X"DBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_06 => X"FFFFFFDBFFFFFFFFFFFFDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_07 => X"DBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBFFFFDBDBFFFFFFFFFFFFFFDBDBDBDBDB",
      INIT_08 => X"DBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"121212121212121212121212121212120092DBDBFFFFFFFFDBDBDBFFFFDBDBDB",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"FFFFFF12DB921212121212121212121212121212121212121212121212121212",
      INIT_0D => X"12121212121212121212121212121212121012121212DBDB92FFFFFFFFFFFFFF",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"DBDBDBDBDBDBDBDBDBDB92121212121212121212121212121212121212121212",
      INIT_14 => X"DBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_16 => X"DBDBDBDBDBFFFFFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFDBFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_18 => X"1212121212121212121212121212121092DBFFFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"FFFFFF12DB921212121212121212121212121212121212121212121212121212",
      INIT_1C => X"12121212121212121212121212121212121212121212FF9292FFFFFFFFFFFFFF",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDB12121212121212121212121212121212121212121212",
      INIT_23 => X"DBDBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_25 => X"DBDBDBDBDBFFFFFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBFFFFFFFFFF",
      INIT_26 => X"DBDBDBDBDBDBDBFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_27 => X"12121212121212121212121212121292DBFFFFFFFFDBDBDBDBDBDBDBDBDBFFFF",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_2B => X"121212121212121212121212121212121212121212DBDB9292FFFFFFFFFFFFFF",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"DBDBDBDBDBDBDBDBDB9212121212121212121212121212121212121212121212",
      INIT_32 => X"DBDBFFFFFFFFFFDBDBDBDBDB92DBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_33 => X"DBFFFFFFDBFFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB",
      INIT_34 => X"DBDBFFDBFFFFDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_35 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_36 => X"121212121212121212121212121292DBFFFFFFDBDBDBDBFFFFDBDBDBDBDBDBDB",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212DB92DB9292FFFFFFFFFFFFFF",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1292921212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"12121212121212DBDB12DB921212121212121212121212121212129292121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"DBDBDBDBDBDBDBDBDB9212121212121212121212121212121212121212121212",
      INIT_41 => X"DBDBFFFFFFFFDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_42 => X"FFFFFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBFF",
      INIT_43 => X"DBFFFFFFDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFDBDBDBFFDBDBDBDBDBDBFF",
      INIT_44 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBFF",
      INIT_45 => X"1212121212121212101212101292DBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_49 => X"12121212121212121212121212121212121210DB9212DB9292FFFFFFFFFFFFFF",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"9212121212121212121212121212121212129212121212121212121212121212",
      INIT_4C => X"12121212121212DBDB12DB921212121212121212121212121212921212921292",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"DBDBDBDBDBDBDBDBDB9212121212121212121212121212121212121212121212",
      INIT_50 => X"DBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_51 => X"FFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBFFFFFFDBDBDBFFFFDBDBDBDBDBFFFF",
      INIT_53 => X"DBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_54 => X"12121212121212121212121292FFFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_58 => X"12121212121212121212121212121212101292DB1012DB9292FFFFFFFFFFFFFF",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212129212121212121212121212121212",
      INIT_5B => X"12121212121212DBDB12DB921212121212121212121212121212921212921292",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"DBDBDBDBDBDBDBDBDB1212121212121212121212121212121212121212121212",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDB",
      INIT_60 => X"FFFFFFFFFFDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF",
      INIT_61 => X"DBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBFFFFDBDBDBFFFFDBDBDBDBDBDBDB",
      INIT_62 => X"FFFFFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_63 => X"1212121212121212121292DBFFFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_67 => X"121212121212121212121212121212121212DB121212DB9292FFFFFFFFFFFFFF",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"9292121212121212121212121212121212129212121212129292929292929292",
      INIT_6A => X"12121212121212DBDB12DB921212121212121212121212121292121212129212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"DBDBDBDBDBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_6E => X"FFDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDB",
      INIT_6F => X"DBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBFFFF",
      INIT_70 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFDBDBDBFFDBDBDB",
      INIT_71 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDB",
      INIT_72 => X"12121212121212121292DBFFDBDBDBFFDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212DB12121212DB9292FFFFFFFFFFFFFF",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212129212121292121212121212121212129212121212121212121212121212",
      INIT_79 => X"12121212121212DBDB12DB921212121212121212121212121212921212921212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"DBDBDBDBDBDB92DB121212121212121212121212121212121212121212121212",
      INIT_7D => X"FFFFDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBFF",
      INIT_7F => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(17),
      I2 => addra(16),
      I3 => addra(12),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(0),
      I1 => addra(15),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(16),
      I2 => addra(13),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(15),
      I1 => wea(0),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_01 => X"1212121212121292DBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_05 => X"12129212129292121212121012121212DB1212121212DB9292FFFFFFFFFFFFFF",
      INIT_06 => X"1212121212121212121212121212121212121212121212121292929292121092",
      INIT_07 => X"12129292121292DB121212129292121212129212121212121212121212121212",
      INIT_08 => X"12121212121212DBDB12DB921212121212121212121212121212921292921212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"DBDBDBDBDBDBDBDB121212121212121212121212121212121212121212121212",
      INIT_0C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDB",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBFFFFDBDBDBDBDBDBDBDBDB",
      INIT_0F => X"DBDBDBFFDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_10 => X"12121212121292DBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_14 => X"12129212929292921292DB92929292DB921212121212DB9292FFFFFFFFFFFFFF",
      INIT_15 => X"1212121212121212121212121212121212121212121212129292921292929292",
      INIT_16 => X"1212121212121292121212129292121212129212121212121212121212121212",
      INIT_17 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"DBDBDBDBDBDBDB92121212121212121212121212121212121212121212121212",
      INIT_1B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDB",
      INIT_1D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDB",
      INIT_1E => X"FFFFDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1F => X"121212129292DBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_23 => X"12129212121292121212929212929292121212121212DB9292FFFFFFFFFFFFFF",
      INIT_24 => X"1212121212121212121212121212121212121212121212129292921292929212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"DBDBDBDBDBDBDB92121212121212121212121212121212121212121212121212",
      INIT_2A => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDB",
      INIT_2B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDB",
      INIT_2C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBFFFFDBDBDBDBDBDBDBDBFF",
      INIT_2D => X"DBFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_2E => X"12121292DBDBFFDBDBDBDBFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_32 => X"12129212121212121212121012121210121212121212DB9292FFFFFFFFFFFFFF",
      INIT_33 => X"1212121212121212121212121212121212121212121212121292929212921212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"DBDBDBDBDBDBDB12121212121212121212121212121212121212121212121212",
      INIT_39 => X"FFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB",
      INIT_3A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBFFFFFFFFFFDBDBDBDB",
      INIT_3B => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_3C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3D => X"1212DBFFDBFFDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_41 => X"12101212121212121212121212121212121212129292FFDB92FFFFFFFFFFFFFF",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212101212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"DBDBDBDBDBDB9212121212121212121212121212121212121212121212121212",
      INIT_48 => X"FFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_4A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"DBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_4C => X"1212DBFFFFDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_50 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"DBDBDBDBDBDB9212121212121212121212121212121212121212121212121212",
      INIT_57 => X"FFDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDB92DBDBDB",
      INIT_58 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBFFFFFFDBDBDBDBDBDBDBDBFF",
      INIT_59 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_5B => X"121292DBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_5F => X"12121212121212121212121212121212121212121212DBDBDBFFFFFFFFFFFFFF",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121210",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"DBDBDBDBDBDB1212121212121212121212121212121212121212121212121212",
      INIT_66 => X"FFFFDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_67 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFDBDBFFFFFFDBDBFFFFFFDBDBDBDBDBDBDBFFFF",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_69 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6A => X"121212DBFFDBFFFFDBDBDBDBDBFFDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_6E => X"12121212121212121212121212121212121212121212DBFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121292921292921212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"DBDBDBDBFF921212121212121212121212121212121212121212121212121212",
      INIT_75 => X"DBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_76 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBFFFFFFDBFFFFFFFFFFFFFF",
      INIT_77 => X"DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_78 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_79 => X"12121092FFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_7D => X"12121212121212121212121212121212121212121212DBDB92FFFFFFFFFFFFFF",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"12121212129212DBDB92DBDB1212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"DBDBDBDBDB921212121212121212121212121212121212121212121212121212",
      INIT_04 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_05 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBFFFFFFFFFFFF",
      INIT_06 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_07 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDB",
      INIT_08 => X"12121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_0C => X"12121212121212121212121212121212121012121092FF9292FFFFFFFFFFFFFF",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"12121212121212DBDB92DBDB1212121212129212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"FFDBDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_14 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBFFFFFFFFFFFFFF",
      INIT_15 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_16 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_17 => X"1212121292FFDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_1B => X"12121212121212121212121212121212121210129292DB9292FFFFFFFFFFFFFF",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"FFDBDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_23 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_25 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_26 => X"1212121292DBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDB",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_2A => X"12121212121212121212121212121212121212DB9292DB9292FFFFFFFFFFFFFF",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"FFDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBFFFFFFFFFFFFFFFFFFDBDBDB",
      INIT_33 => X"DBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_34 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_35 => X"1212121212DBDBDBDBFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_39 => X"12121212121212121212121212121212121292DB1212DB9292FFFFFFFFFFFFFF",
      INIT_3A => X"1212121212121212121212121212121212121212121212121012121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"DBFFDB9212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"DBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_41 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDB",
      INIT_42 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_43 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_44 => X"121212121092DBFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDB",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_48 => X"12121212121212121212121212121212129292121212DB9292FFFFFFFFFFFFFF",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"FFDBDB1212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"DBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_50 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDB",
      INIT_51 => X"DBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_52 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_53 => X"121212121012DBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_57 => X"12121212121212121212121212121212929212121212DB9292FFFFFFFFFFFFFF",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"DBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBFFFF",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_60 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDB",
      INIT_61 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_62 => X"121212121212DBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDB92DBDBDBDBDBDBDB",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_66 => X"12129292121292121292DBDBDBDBDBDBDB1212121212DB9292FFFFFFFFFFFFFF",
      INIT_67 => X"1212121212121212121212121212121212121212121212129212121212121292",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"FFDB121012121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBFF",
      INIT_6E => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBFFDBDBDBDB",
      INIT_6F => X"DBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_70 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_71 => X"12121212121292DBDBDBDBDBDBDBDBDBDBFFDBDBDBDB9292DBDBDBDBDBDBDB92",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_75 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"FF92121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_7D => X"DBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121292FFDBDBDBDBFFFFDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_04 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_0C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDB92DBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0F => X"1212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_13 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"DB12121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_1B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1D => X"DB9292DBDBDBDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDB",
      INIT_1E => X"121212121212121292DBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_22 => X"12121212121212121212121212121212121212129292DBDBDBFFFFFFFFFFFFFF",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFF",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB92DBDBDBDB",
      INIT_2C => X"DBDBDBDBDBDBDBDBDB9292DBDB92DBDB9292DBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_2D => X"121212121212121292DBFFDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_31 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDB",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_3A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3B => X"DBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_3C => X"121212121212121212DBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_40 => X"12121212121212121212121212121212121212121212DBDBDBFFFFFFFFFFFFFF",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDB92",
      INIT_48 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DB9292DBDBDBDBDBDBDBDBDBDB",
      INIT_4A => X"DBDBDBDBDBDB9292DB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"12121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDB",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_4F => X"12121212121212121212121212121212121212121212DBFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDB12",
      INIT_57 => X"DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDB",
      INIT_58 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDBDB",
      INIT_59 => X"DBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5A => X"1212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDBDB",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_5E => X"12121212121212121212121212121212121212121212DBDBDBFFFFFFFFFFFFFF",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBFFDBDBFFDB1212",
      INIT_66 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDB",
      INIT_67 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDB",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_69 => X"1212121212121212121212DBDBDBDBDBDBDBDBDB929292DB92DBDBDBDBDBDBDB",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"FFFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_6D => X"121212121212121212121212121212121212121212DBFF1292FFFFFFFFFFFFFF",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"DBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB9292DBDBDBDBDBDBDBDBDBDBFF921212",
      INIT_75 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDB",
      INIT_76 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDB92929292929292",
      INIT_77 => X"DBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_78 => X"121212121212121212121292DBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDB92",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121292DB92DB9292FFFFFFFFFFFFFF",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBFFDBDB121212",
      INIT_04 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBDBDB",
      INIT_05 => X"DBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDB92929292929292",
      INIT_06 => X"DBDBDBDBDBDBDBDBDB9292DBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_07 => X"121212121212121212121212DBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDB92",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_0B => X"12121212101212121212121212121212101292DB1210DB9292FFFFFFFFFFFFFF",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF92121212",
      INIT_13 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFDBDBDBDBDB",
      INIT_14 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDB92929292",
      INIT_15 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_16 => X"12121212121212121212121292DBDBDB92929292DBDBDBDBDB9292DBDB9292DB",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_1A => X"9212121212121292121212121212121212DB92121212DB9292FFFFFFFFFFFFFF",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121210101212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDB12121212",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDB",
      INIT_23 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDB929292DBDBDBDBDBDBDBDBDB",
      INIT_24 => X"DBDBDBDBDBDB92DBDBDBDBDB92DBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_25 => X"1212121212121212121212121292DBDB92DBDBDBDBDBDBDBDB92DBDBDB92DBDB",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_29 => X"121012921212121212121292DBDBDBDBDB1212121212DB9292FFFFFFFFFFFFFF",
      INIT_2A => X"1212121212121212121212121212121212121212121212121292121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212",
      INIT_31 => X"DBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDB",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_33 => X"DBDBDBDB92DBDBDBDBDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_34 => X"1212121212121212121212121212DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_38 => X"92121212101212921212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_39 => X"1212121212121212121212121212121212121212121212129212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212",
      INIT_40 => X"DBDBDBDB92DBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDB",
      INIT_41 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_42 => X"DB92929292DBDBDBDBDBDBDB9292929292DBDBDBDBDBDBDBDBDBDB92DBDBDBDB",
      INIT_43 => X"121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_47 => X"12121212121212121212121212121212101212121212DB9292FFFFFFFFFFFFFF",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212101212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"DBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB121012121212",
      INIT_4F => X"DBDBDBDB92DBDBDBDBFFFFFFDBDBFFFFDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDB",
      INIT_50 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDBDBFFDBDBDBDBDBFFFFDBDBDB",
      INIT_51 => X"929292DBDBDBDBDBDBDBDB9292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_52 => X"121212121212121212121212121012DBDBDBDB92DBDBDB92DBDBDBDBDBDBDB92",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_56 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_57 => X"1212121212121212121212121212121212121212121212121012121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF92121212121212",
      INIT_5E => X"DBDBDBDBDBDBDBFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDB",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBFFFFDBDBFFFFFFFF",
      INIT_60 => X"DBDBDBDBDBDBDBDBDBDB929292DBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_61 => X"1212121212121212121212121212121292929292DBDB9292DBDBDBDBDBDBDB92",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_65 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"DBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDB12121212121212",
      INIT_6D => X"DBDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDB",
      INIT_6E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDB",
      INIT_6F => X"DBDBDBDBDBDBDBDB92DBDBDBDBDB929292929292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_70 => X"1212121212121212121212121212121292DBDBDBDB9292DBDBDBDBDB929292DB",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_74 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212121212",
      INIT_7C => X"DBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDB92DBDBDBDBDB",
      INIT_7D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7E => X"DBDBDBDB9292929292DBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7F => X"121212121212121212121212121212121292DBDB92DBDBDBDBDB9292DBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_03 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB1212121212121212",
      INIT_0B => X"FFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDB92DBDB92DBDB",
      INIT_0C => X"DBDBDBDB9292DBDBDBDBDBDBFFFFFFDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0E => X"121212121212121212121212121212121092DBDBDBDBDBDBDB929292DBDBDBDB",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_12 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB121212121212121212",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDB92DBDB",
      INIT_1B => X"DBDBDBDB9292DBDBDBDBDBFFFFFFFFDBDBDBFFFFFFDBDBDBDBDBDBDBFFFFFFFF",
      INIT_1C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1D => X"12121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_21 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212",
      INIT_29 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DBDBDB",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBFFFFDBDBDBFFDBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDB",
      INIT_2B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2C => X"1212121212121212121212121212121212101292DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_30 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212121212121212",
      INIT_38 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292DBDB",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBFFFFDBDBDBDBFFDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDBDB92DB",
      INIT_3B => X"121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDBDB",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_3F => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDB1212121212121212121212",
      INIT_47 => X"FFDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDB929292929292DB",
      INIT_48 => X"DBDBDBDB92DBDBDBFFFFDBDBDBDBFFDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"DBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB9292DBDB",
      INIT_4A => X"121212121212121212121212121212121212121092DBDBDBDBDBDBDB9292DBDB",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_4E => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212",
      INIT_56 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292929292DB",
      INIT_57 => X"DBDBDB92DBDBFFFFFFFFDBDBDBFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_58 => X"DBDB9292DBDBDBDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_59 => X"12121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDBDB",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_5D => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"DB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92121212121212121212121212",
      INIT_65 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292929292",
      INIT_66 => X"DBDBDBDBDBFFFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_67 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_68 => X"1212121212121212121212121212121212121212121292DBDBDBDBDBDBDBDBDB",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_6C => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"DB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212121212121212121212",
      INIT_74 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292929292929292",
      INIT_75 => X"DBDBDBDBFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_76 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_77 => X"121212121212121212121212121212121212121212121292DB92DBDBDBDBDBDB",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_7B => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212121212",
      INIT_03 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDB9292929292929292DB",
      INIT_04 => X"DBDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_05 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_06 => X"12121212121212121212121212121212121212121212121292DBDB92DBDBDBDB",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_0A => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"929292DBDBDBDBDBDBDBDB9292DBDBDB92121212121212121212121212121212",
      INIT_12 => X"DBDBDBDBDBDBDB9292DBDBDBDBDBDBDB929292DBDBDB92921212929292929292",
      INIT_13 => X"DBFFFFFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDB",
      INIT_14 => X"DBFFFFFFDBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_15 => X"12121212121212121212121212121212121212121212121012DBDB9292DBDBDB",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_19 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"929292DBDBDBDBDBDBDBDB92DBDBDB9212121212121212121212121212121212",
      INIT_21 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DB9292121212929292929212",
      INIT_22 => X"FFFFDBDBFFFFFFFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_23 => X"FFFFDBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_24 => X"121212121212121212121212121212121212121212121212101292DBDBDBDBDB",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_28 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"929292DBDBDBDBDBDBDBDB92DBDB921212121212121212121212121212121212",
      INIT_30 => X"DBDBDBDBDBDBDBDBDBDBDBFFDBDBDBDBDB929292929292929292929292929292",
      INIT_31 => X"FFFFDBDBDBFFFFFFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFF",
      INIT_33 => X"121212121212121212121212121212121212121212121212121292DBDBDBDBDB",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_37 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"9292929292DBDBDBDBDBDBDBDBDB921212121212121212121212121212121212",
      INIT_3F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292929292929292929292929292",
      INIT_40 => X"DBFFFFFFFFFFFFDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_41 => X"DBDBDBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_42 => X"12121212121212121212121212121212121212121212121212101012DBDBDBDB",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_46 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"92929292DBDBDBDBDB9292929292121212121212121212121212121212121212",
      INIT_4E => X"DBDBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDB929292929292929292929292929292",
      INIT_4F => X"DBFFFFFFFFDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_50 => X"DBDBDBDBDBDBDB92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121092DBFFDB",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_55 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"92929292DBDBDBDBDBDBDB929212121212121212121212121212121212121212",
      INIT_5D => X"FFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDB929292929292929292929292929292",
      INIT_5E => X"FFFFFFFFDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBFFFFDBDBDBFFDBDBDBDBDBDBDB",
      INIT_5F => X"DBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_60 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"FFFFFF12DB921012121212121212121212121212121212121212121212121212",
      INIT_64 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"929292929292DBDBDBDB92921212121212121212121212121212121212121212",
      INIT_6C => X"DBFFFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292929292929292929292",
      INIT_6D => X"FFFFFFFFDBDBDBDBDBDBDBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFF",
      INIT_6E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFF",
      INIT_6F => X"12121212121212121212121212121212121212121212121212121212121092DB",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"FFFFFF12DB921212121212121212121212121212121212121212121212121212",
      INIT_73 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"929292929292DBDBDB9212121212121212121212121212121212121212121212",
      INIT_7B => X"FFFFFFDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDB929292929292929292929292",
      INIT_7C => X"FFFFFFFFDBDBDBDBFFDBDBDB92929292921212121212121292929292DBDBDBFF",
      INIT_7D => X"DBDBDBDBDBFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFDBDBDBDB",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212101292",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"FFFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_02 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"92929292DBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_0A => X"DBDBDBFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DB92929292929292",
      INIT_0B => X"FFDBDBDBDBDBDBDBDB9292121212121012121212121212121212121212129292",
      INIT_0C => X"1292DBDBDBDBDBDBDBDBDBDBDB92DBDBDBDBDBDBDBDBDBFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"DBFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_11 => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"9292929292DBDBDB121212121212121212121212121212121212121212121212",
      INIT_19 => X"129292DBFFFFFFDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292929292929292",
      INIT_1A => X"FFFFDBDBDBDBDB92121210101012121212121212121212121212121010101012",
      INIT_1B => X"1212929292DBDBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFFFFF",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_20 => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"92929292DBDB9212121212121212121212121212121212121212121212121212",
      INIT_28 => X"121012129292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292929292929292",
      INIT_29 => X"DBFFDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212129292DBDBDBDBDBDB9292DBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDB",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"FFFFFF92DB921012121212121212121212121212121212121212121212121212",
      INIT_2F => X"12121212121212121212121212121212121212121212DB92DBFFFFFFFFFFFFFF",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"9292DBDB92121210121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121210121292DBDBDBDBDBDBDBDBDBDBDBDBDB9292929292929292929292",
      INIT_38 => X"DBDB921210101212121212101212121212121212121212121212121212121212",
      INIT_39 => X"121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFFFFFFFDBDBDBDBDBDB",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3E => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"DBDB929212101212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212129292DBDBDBDBDBFFDBDBDB929292929292929292929292",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDBFFFFDBDBDBDBFFFFDBDB92",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_4D => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_4E => X"121212121212121292921292DB12121212121212121212121012121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"12121212121212121210121292DBDBDBDBDBDBDBDBDBDB929292929292929292",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"12121212101212121292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDB92121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_5C => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_5D => X"121212921212121292DB9292DBDB921212121210101212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121012929292DBDBDBDBDBDB929292929292929292",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"121212121212121212121292DBDBDBDBDBDBDBDBDBDBDBDBDB92921212101212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_6B => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_6C => X"121212929292921292DBDBDB92DBDBDB92121012121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212129292121292929292121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121292929292929292929212121010121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_7A => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_7B => X"9212929292DB9292929292DBDBDBDBDBDB929292921212121012921212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"12121212121212DBDB92DB921212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121010121212121212101010101212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_09 => X"92121012121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_0A => X"92929292DB9292929292DB9292DBDB92DBDBDBDBDB9292929292929292121292",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"12121212121212929212DB921212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_18 => X"92121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_19 => X"92929292929292929292DB92DBDBDBDBDBDBDBDBDBDBDBDBDB92929292929292",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"12121212121212DB9292DB921292121212129212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_27 => X"92929212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_28 => X"DB929292DBDBDBDBDB92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB9292",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"12121212121212DBDB92DBDB9292929212121212929292921212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_36 => X"92929212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_37 => X"929292929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292929292",
      INIT_38 => X"9292929292929292929292929292929292929292929292929292929212121212",
      INIT_39 => X"92929292929292DBFFDBDBDB92DB92DBDBDBDBDBDB9292DB9292929292929292",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_45 => X"92929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_46 => X"92DBDB9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB9292",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"12121212121212DBDB92DBDBDBDB929292929292929292921212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_54 => X"92929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_55 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"12121212121212DBDB92DB929292121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_63 => X"92929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_64 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"12121212121212DBDB12DB921012121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_72 => X"DBDB9292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_73 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"12121212121212929212DBDB1212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_01 => X"DBDB9292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_02 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"12121212121212DB9212DBDB1212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_10 => X"DB929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_1F => X"DB929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_2E => X"DB929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_2F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3D => X"DB929212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_3E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_4C => X"DBDB9292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_4D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_5B => X"DBDBDB92121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_5C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_6A => X"DBDBDB92121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_6B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_79 => X"DB92DB92121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_7A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_08 => X"DB929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_09 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_17 => X"DB929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_18 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_26 => X"DBDB9212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_27 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_35 => X"DBDB9212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_36 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_44 => X"DB921212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_45 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFFDBDB92",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_53 => X"92929212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_54 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_62 => X"92929292121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_63 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDBDB",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_71 => X"92121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_72 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DBDB",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"12121012121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_01 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292121292",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_0F => X"10121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_10 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"121212121212121212121212121212121292DBDBFFDB92121212121212121212",
      INIT_18 => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"12121212121212121212121212121212121212121212121212121212121292DB",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_1E => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_1F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921210121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121292DB12DB921212121212129212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121292DBFFDBFFDBDB121212121212121212",
      INIT_27 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_2D => X"12121212121212121212121212121212121212121212DB9292FFFFFFDBDBFFFF",
      INIT_2E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"12121212121212121212121212121212DBFFFFFFFFFFDB121212121212121212",
      INIT_36 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"121212121212121212121212121212121212121212121212121212121292DB92",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3C => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_3D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929292DB92121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"12121212121212121212121212121212FFDBFFFFDBFFFF921212121212121212",
      INIT_45 => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_4B => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB9292DB92121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"12121212121212121212121212121212FFDBDBFFDBDBFFDB1212121212121212",
      INIT_54 => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_5A => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_5B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"12121212121212121212121212121292DBDBDBDBDBDBDBDB1212121212121212",
      INIT_63 => X"DB92121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_69 => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_6A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292921292929212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"12121212121212121212121212121292DBDBDBDBDB9292DB9212121212121212",
      INIT_72 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_78 => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_79 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB929212121012121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"121212121212121212121212121212DBDBDBDBDBDBDB92DB9212121212121212",
      INIT_01 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_07 => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"121212121212121212121212121212DBFFDBDBDBFFDBDBDBDB92121212121212",
      INIT_10 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_16 => X"12121212121212121212121212121212121212121212DB9292FFFFDBDBDBDBDB",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB921210121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"121212121212121212121212121212DBDBDBDBDBDBFFFFFFFFFF121012121212",
      INIT_1F => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_25 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_26 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB92929292DBDBDB9212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"121212121212121212121212121212DBDBDBDB9292DBDBDBFFDB921212121212",
      INIT_2E => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_34 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_35 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB92DBDB9292DB9212101212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"12121212121212DBDB12DB921212121212129212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"121212121212121212121212121292DBDBDBDB1212DBDBDBDBDBDB1212121212",
      INIT_3D => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_43 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_44 => X"DBDBDBDB92DBDBDBDBDB92929292921292DBDB92121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"12121212121212DBDB12DB921212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"121212121212121212121212121292DB92DB92121292DBDBDBDBFF9212121212",
      INIT_4C => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"121212121212121212121212121212121212121212121212121212121212DBDB",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_52 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_53 => X"DBDBDB9292929292DB9292121212121212929212121212101212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"12121212121212DB9212DB921212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"12121212121212121212121212129292929212121212DBDBDBDBDBDB92121212",
      INIT_5B => X"DBDB921212121212121212121212121212121212121212121212121010121212",
      INIT_5C => X"121212121212121212121212121212121212929292929292121212121212DBDB",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_61 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_62 => X"DBDBDBDB92929292921212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121292DB92DB921212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"9212121212121212121212121212929292121210121012DBDBDBDBFFDB121212",
      INIT_6A => X"DBDB921212121212121292929292DBDBDB921212121212121212121292929292",
      INIT_6B => X"121212121212121212121212121212129292DBDBDBDBDBDB921212121212DBDB",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_70 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_71 => X"9292DBDB92921212121210121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212129292121212121212",
      INIT_73 => X"1212121212121292DB92DB921212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"929292121212121212121212129292929212121212121292DBDBDBDBDB921212",
      INIT_79 => X"DBDB921212121212DBDBDBDBDBDBDBDBDBDB9212121212121292DBDBDBDBDB92",
      INIT_7A => X"121212121212121212121212121212129292929292DBDBDBDB9212121212DBDB",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_7F => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"129292DB92121212121010121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212129212121212",
      INIT_02 => X"12121212121212929212DB921212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"129292921212121212121212129292929292921292121212DBDBDB92DBDB1212",
      INIT_08 => X"DBDB9212121292DBDBDBDBDBDBDBDBDBDBDBDB9210121212DBDBDB92DBDBDBDB",
      INIT_09 => X"1212121212121212121212121212129292929292DBDBDBDBDBDB92121212DBDB",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_0E => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_0F => X"1212929292121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121292121292",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"9212121292121212DBDB929292DB929292929292929292DB92DBDBDBDBDBDB12",
      INIT_17 => X"DBDB921212DBDBDBDBDBDBDBDBDBDBDBDBDBDB92121212DBDB929292DB929292",
      INIT_18 => X"121212121212121212121212121292DB929292921212DBDBDBDB92121212DBDB",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_1D => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_1E => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121292921212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"9212121012121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"9292921212121212929292DBDBDBDBDBDBDBDB929292DBDBDBDBDBDBDBDBDB92",
      INIT_26 => X"DBDB921292DBDBDBDBDB92121292DBDBDB92DB92121292929292121212121292",
      INIT_27 => X"1212121212121212121212121212929292929212101292DBDBDB92121092DBDB",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_2C => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212921212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"DBDB929212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"92DBDB92121212121212929292929292DBDBDBDBDBDBDBFFFFDBDBDBDBDBFFFF",
      INIT_35 => X"DBFF921292DBDBDB921212121212DBDBDB929212121212121292121012121292",
      INIT_36 => X"1212121212121212121212121212929292DB9212121292DBDBDB92121292DBDB",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3B => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_3C => X"1212101212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212921212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"DBFFFFDBDB921210121212121212121212121212121212121212121212121212",
      INIT_43 => X"DBDBDBDB121212121212129292929292929292929292DBDBDBDBDBDBDBDBDBDB",
      INIT_44 => X"FFFF1212DBDBDBDB921212121212DBDBDBDB12121012121212921210121212DB",
      INIT_45 => X"1212121212121212121212121212929292929212121292DBDBDB92121292DBFF",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_4A => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"DBFFDBDBFFDB9212121212121212121212121212121212121212121212121212",
      INIT_52 => X"DBDBDBDB1212121212129292929292121212121212121212129292DBDBDBDBDB",
      INIT_53 => X"DBDB1212DBDBDBDBDB1212121212DBDBDBDB9212121212929292121212121292",
      INIT_54 => X"121212121212121212121212121292DB92DBDB921212DBDBDBDB92121292DBDB",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_59 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212921212121212929292",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"DBFFDBDBFFDB9212121212121212121212121212121212121212121212121212",
      INIT_61 => X"DBDBDBDB12121212121292DB92DB9212121212121212121212121292DBDBDBDB",
      INIT_62 => X"DBDB1212DBDBDBDBDB9212121212DBDBDBDB92121212929292DB921212121292",
      INIT_63 => X"12121212121212121212121212121292DBDBDBDB9292DB92DBDB92121292DBDB",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_68 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212129212129292929212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"DBFFDB9212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"DBDBDBDB121212121292DBDBDBDB1212121212121212121212121292DBDBDBDB",
      INIT_71 => X"DBDB121292DBDBDBDB9212121212DBDBDBDB92121212DBDB92DB921212121292",
      INIT_72 => X"12121212121212121212121212121292DBDBDBDBDBDBDBDBDBDB92121292DBDB",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_77 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121292929212929292",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"FFDB921212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"DBDBDBDB121212121292DBDBDB921212121212121212121212121212DBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DB92121012DBDBDBDBDBDB921012DBDBDBDB9212121212DBDB92DB9292121092",
      INIT_01 => X"121212121212121212121212121212121292DBDBFFDBDBDBDBDB92121292DBDB",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_06 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212929292121212121212129212929292",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"DBDBDBDB1212121292DBFFDBDB12121212121212121212121212121292DBDBDB",
      INIT_0F => X"DB9212121292DBFFDBDBDBDBDBDBDBDBDBDBDB1212121292DB929292DBDBDBDB",
      INIT_10 => X"12121212121212121212121212121212121292DBDBDBDBDBDB92121212DBDBDB",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_15 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212129292121292921212121212129292929292929292",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"DBDBDBDB9212121292DBDBFF921212121212121212121212121212121292DBDB",
      INIT_1E => X"DB92121212121292DBDBDBDBDBDBFFDBDBDBDB121212121292DBDBDBDBDBDBFF",
      INIT_1F => X"1212121212121212929292121212121212121292DBDBDBDBDB92121212DBDBDB",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"DBFFFF1292921212121212121212121212121212121212121212121212121212",
      INIT_24 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212929292929292929292",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"FFFFDB1212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"DBDBDBDB92101212DBFFDBDB92121212121212121212121212121212121292DB",
      INIT_2D => X"DB12121212121212DBDBFFFFFFDBFFFFDBDBDB12121212121292DBDBDBDBDBDB",
      INIT_2E => X"12121212121212129292929292121212129292DBDBDBDBDB9212121012DBDBDB",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_33 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121292929292929292929292929292",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"DBDB921212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"DBDBDBDB92101292FFFFFFDB12121212121212121212121212121212121292DB",
      INIT_3C => X"DB121212121212121292DBFFFFDBFFDBDBDBDB121212121212121292DBDBDBDB",
      INIT_3D => X"1212121212121212121292929292929292DBDBDB92DBDB921210121292DBDBDB",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_42 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212129292929292121292929292929292",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"DBDBFFFF921092DBDBDBDB921212121212121212121212121212121212121212",
      INIT_4B => X"9212121212121212121212129292FFFFDBDBDB121212121212121212129292DB",
      INIT_4C => X"12121212121212121212929292929292DBDBDBDBDB9292121212121292DBDBDB",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"DBDBFF1292921212121212121212121212121212121212121212121212121212",
      INIT_51 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212129292929212121212121212121292929292929292",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"DBDBFFFF9292DBDBDBDBDB121212121212121212121212121212121212121212",
      INIT_5A => X"9212121212121212121212121212DBDBDBDBDB12121212121212121212101292",
      INIT_5B => X"12121212121212121012129292DBDB92DBDBDBDBDB9212121212121292DBDBDB",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_60 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212921212121292121212121212121212129292929292929292",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"DBDBFFFFDBDBFFDBFFDB92101212121212121212121212121212121212121212",
      INIT_69 => X"9212121212121212121212121212DBFFDBDBDB12121212121210121212121292",
      INIT_6A => X"1212121212121212121212121292DB92DBDB9292121212121212121292DBDBDB",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"DBFFFF9292921212121212121212121212121212121212121212121212121212",
      INIT_6F => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121292929292929292929292",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"DBDBDBDBDBDBFFDBFFDB12121212121212121212121212121212121212121212",
      INIT_78 => X"1212121012121212121212121212DBFFFFDBDB12121212121212121212121292",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212929292",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"FFFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_7E => X"12121212121212121212121212121212121212121212DB9292FFFFFFFFFFFFFF",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"121212121212121292121212121212121212121292921292DB92929292929212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"FFDBDBDBDBDBFFDBDB1210121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212DBFFFFFFDB12121212121212121212121092",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_0D => X"12121212121212121212121212121212121212121212DB9292FFFFFFDBDBDBDB",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212129212121292929292929292921212929292",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"FFDBDBDBDBDBDBDB921212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212DBFFFFFFDB12121212121212121212121292",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_1C => X"12121212121212121212121212121212121212121212DB9292FFDBFFDBDBDBDB",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121292121212121212129212129292129292929292929292929292",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"FFDBDBDB92129212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212DBFFFFDBDB12121212121212121212121292",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_2B => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121292121212121212121212929292929292929292929292921212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"FFDBDBDB92121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212DBFFDBDBDB12121212121212121212121292",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"DBFFDB1292921212121212121212121212121212121212121212121212121212",
      INIT_3A => X"12121212121212121212121212101212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212921212129212129292929292121292921212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"DBDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212FFFFDBFFDB12121212121212121212121292",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_49 => X"12121212121212121212121212121212921292929292FFDB92FFDBDBDBDBDBDB",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212129292929292129292929292121212929212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"DBDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212DBDBDBFF9212121212121212121212121292",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_58 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212929292929212129292929292929212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"DBDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212DBDBDBFF9212121212121212121212121292",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_67 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212929212921212121212129292921212929292129292921212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"DBDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212FFFFDBDB9212121212121212121212121292",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_76 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212929292121212121212921212121292929292129292121212129292",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"FFDBDBDB12121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121292DBFFDBDB92121212121212121212121212DB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_05 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212929292121212121212921292921292929292121212121212929292",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"DBDBDB9212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121292DBDBDBDB12121212121212121212121212DB",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"DBDBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_14 => X"12121212121212121212121212121212121212121212DB9292FF92929292DBDB",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121292121292121212121292929292929292921212121212129292929212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"DBDBDB9212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121292DBDBDBDB12121212121212121212121212DB",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"92DBDB1292921212121212121212121212121212121212121212121212121212",
      INIT_23 => X"12121212121212121212121212121212121212121212DB9292DB929292929292",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121292121292121212121292129292921292921212121292929292121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"DBDBDB1212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121292DBDBDB9212121212121212121212121212DB",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"92DBDB9292921212121212121212121212121212121212121212121212121212",
      INIT_32 => X"12121212121212121212121212121212121212121212DB9292DB929292929292",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212129292121292121292929292129212121292921212129292929212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"9292121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212929212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"DBDBDB92DB921212121212121212121212121212121212121212121212121212",
      INIT_41 => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121292121292121292129292929292921292921212129292121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"DBDBDB92DB921212121212121212121212121212121212121212121212121212",
      INIT_50 => X"12121212121212121212121212121212121212121212DB92DBFFDBDBDBDBDBDB",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121292129212121292929292921292921212121292121212921212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121012121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"FFFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_5F => X"12121212121212121212121212121212121212121212DB92DBFFDBDBDBDBDBDB",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121292929212121292929212121292921212121212121212929292",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"DBFFFF92DB921212121212121212121212121212121212121212121212121212",
      INIT_6E => X"12121212121212121212121212121212121212121212DB9292FFDBDBDBDBDBDB",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212129292129212129292921212121212929212121292921212129292",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"FFFFFF12DB921012121212121212121212121212121212121212121212121212",
      INIT_7D => X"12121212121212121212121212121212121212121212DB9292FFDBDBFFDBDBDB",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121292129212129292921212121212929212121212121212121292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"DBDBDB1292121012121212121212121212121212121212121212121212121212",
      INIT_0C => X"12121212121212121212121212121212121212121212DB1292FFDBFFDBDBDBDB",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212129212121292921212121212929292121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"9292DB92DB921212121212121212121212121212121212121212121212121212",
      INIT_1B => X"12121212121212121212121212121212121212121012DB92DBDB921212929212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121292121212129212121292921212129292929292121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"92DBDB9292921012121212121212121212121212121212121212121212121212",
      INIT_2A => X"12121212121212121212121212121212121212121212DB92DBDB9292DBDBDB92",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121292121292929212121212129292121212121212129292",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"DB92DB1292121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"12121212121212121212121212121212121212121212DB1212DB92DBDBDBDBDB",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121292121212929212121212121292929292121212121292",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"9292DB1292121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"12121212121212121212121212121212121212121212DB1212DB929292929292",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121292121212929212929212121212929292121212129292",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"9292DB9292121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"12121212121212121212121212121212121212121212DB9292DB929292929292",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121210121212",
      INIT_59 => X"1212121212121212121292921212929212929212121212121292921292929292",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"9292DB1292121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"12121212121212121212121212121212121212121212DB1292DB929292929292",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212129212129212121212121212121292921212129292",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"9212DB1292921212121212121212121212121212121212121212121212121212",
      INIT_75 => X"92101212121212121212121212121212121212929212DB1292DB929292129292",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212929292129292",
      INIT_77 => X"1212121212121212121212129292129292921212121212121292929292121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"DB92DB1292921212121212121212121212121212121212121212121212121212",
      INIT_04 => X"12101212101212121292DBDBDBDBDBDBDBDBDBFFFFDBFF1292FFFFFFFFDBDBDB",
      INIT_05 => X"1212121212121212121212121212121212121212121212121012DB9292929212",
      INIT_06 => X"1212121212121212121212121292929292921212121212121212929292921212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212DB1292921212121212121212121212121212121212121212121212121212",
      INIT_13 => X"12129212101292121012121212121212121292929292DB1092DB92DB92129292",
      INIT_14 => X"1212121212121212121212121212121212121212121212121012929292929212",
      INIT_15 => X"1212121212121212121212121212929292929292121212121212929212929292",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212DB1292921212121212121212121212121212121212121212121212121212",
      INIT_22 => X"12129212101292101212121012121210121212121212DB129292121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212129292129292",
      INIT_24 => X"1212121212121212121212121212129292929292129292121212129292121292",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_31 => X"12121212121212121212121212121212121212121012DB129292121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121210101210",
      INIT_33 => X"1212121212121212121212121212121292929212129292929212129292121292",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_40 => X"12121212121210121212121212121212121212121212DB121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121210101212",
      INIT_42 => X"9212121212121212921212121212121292929292121212929212929292121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_4F => X"12121212121212121212121212121212121212121012DB121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212101212",
      INIT_51 => X"9212121212121212921212121212121212129292921212121292929292921212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_5E => X"12121212121212121212121212121212121212121212DB121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212101212",
      INIT_60 => X"1212121212121212121292929292121012121292929212121212129292929292",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212929212101212101212121212121012121292121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212929292929292",
      INIT_6F => X"1212121212121212121212129292921212121212129292921212121212929212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"FFDBDB1292921012121212121212121212121212121212121212121212121212",
      INIT_7C => X"12121010129212121212929292929292929292929292FFDBDBDBDB929292DBDB",
      INIT_7D => X"12121212121212121212121212121212121212121212121212109292DB129212",
      INIT_7E => X"1212121212121212121212121212929212929212121292929292921292121292",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"DBDBDB1292921012121212121212121212121212121212121212121212121212",
      INIT_0B => X"10121212109212101212929292929292929292929292DBDBDBDBDB92929292DB",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212921292129212",
      INIT_0D => X"1212121212121212121212121212129212121212921212929292DB9292929292",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212DB1292921012121212121212121212121212121212121212121212121212",
      INIT_1A => X"1012921210129212101212101010101010121010121092121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121012929292121212",
      INIT_1C => X"1212121212121212121212121212121292121212121212121212929292929292",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212921292921012121212121212121212121212121212121212121212121212",
      INIT_29 => X"12121212121212121212121212121212121212121212DB121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121012",
      INIT_2B => X"1212121212121212121212121212121212921212121212121212121212929292",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212921292121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"12101012121212121212121212121212121212121212DB121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121012121212121212",
      INIT_3A => X"1212121212121212121212121212121212929292121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121092121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"12121212101212121212121212121212121212121212DB121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121012121212",
      INIT_49 => X"1212121212121212121212121212121212121292929212121212129292121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121292121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"10121210121210121212121212121212121212121212DB121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212929292929292121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121292921210121212121212121212121212121212121212121212121212",
      INIT_65 => X"10101212121012121010121212121212121212121212DB121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212929292121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212101292921212121212121212121212121212121212121212121212121212",
      INIT_74 => X"12121212121212121212121010101010101212101012DB121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121010121210121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212129292929292121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1292929292921212121212121212121212121212121212121212121212121212",
      INIT_03 => X"12121212929292921012121212121212121212121292DB929292921212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212929212929212",
      INIT_05 => X"1212121212121212121212121212121212121212121212921212121212129292",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"DBFFFFDBDB121012121212121212121212121212121212121212121212121212",
      INIT_12 => X"12121210929292921292DBDBDBDBDBDBDBDBDBDBDBDBFFDBDBFFDBDBDBDBDBDB",
      INIT_13 => X"121212121212121212121212121212121212121212121212121292DB92929212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212921292921212121212121212121212121212121212121212121212121212",
      INIT_21 => X"12129212129292121212121212121212121212121212DB129292121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121012129212129292",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121292121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121292121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"12121212121212121212121012121212121212101212DB121012121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121210121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121012121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121012121212121212121212121212121210121292121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121012121210",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212101212121212121212121212121212101212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1010101010101012121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1010101010101012121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1010101010101012121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1010101010101010121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1010101010101010101010101010101012121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1010101010101010101010101010101012121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1010101010101010101010101010101012121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1010101010101010101010101010101012121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1010101010101010101212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1010101010101010101010101010101010101010101010101212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1010101010101010101010101010101010101010101010101212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1010101010101010101010101010101010101010101010101212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1010101010101010101010101010101010101010101010101212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1010101010101010121212121212121212121212121212121212121212121212",
      INIT_45 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1010101010101010121212121212121212121212121212121212121212121212",
      INIT_54 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1010101010101010121212121212121212121212121212121212121212121212",
      INIT_63 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1010101010101010101010101010121212121212121212121212121212121212",
      INIT_72 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim18.ram_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal enb_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim18.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1010101010101010101010101010121212121212121212121212121212121212",
      INIT_01 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1010101010101010101010101010121212121212121212121212121212121212",
      INIT_10 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1010101010101010101010101010121212121212121212121212121212121212",
      INIT_1F => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ena_array(112),
      ENBWREN => enb_array(112),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(16),
      I4 => addra(11),
      I5 => \^device_7series.no_bmm_info.sdp.simple_prim18.ram_0\,
      O => ena_array(112)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(16),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\,
      I2 => addrb(11),
      O => enb_array(112)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => addrb(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(0),
      I1 => addra(15),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.sdp.simple_prim18.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121292929212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121292929292929212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2B => X"1212121212121212121212121212121212129292929292929292921212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3A => X"1212121212121212121212121212121212129292929292929292929292121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_49 => X"1212121212121212121212121212121292929292929292929292929292929212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_57 => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_58 => X"1212121212121212121212121212121212129292929292129292929292929292",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"9292121212121212121212121212121212121212121212121212121212121212",
      INIT_67 => X"1212121212121212121212121292929212129292929292929292929292929292",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"9292921212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121292929292929292929292129292929292929292929292",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"9292929292921212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121292929292929292929292929292929292929292929292",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"9292929292929212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121292929292929292929292929292929292929292929292",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"9292929292929292921212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212129292929292929292929292929292929292929292929292929292",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"9212129292121292DB1212DBDB92929212121292929292921212121212121212",
      INIT_2A => X"12121212121212121212121212121212121212121212121212121212929292DB",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"929292DB92929292929292121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212129292929292929292929292929292929292929292929292929292",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"DB12DB92DB92DBDBDB9212929292DBDB9292DB12DBDB92DB9212121212121212",
      INIT_39 => X"1212121212121212121212121212121212121212121212121212121292DB9292",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"9292DB92DB929292929292929292921212121212121212121212121212121212",
      INIT_41 => X"1212121212929292929292929292929292929292121292929292929292929292",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"9212929292929292DB9212929292DBDB9292DB92929212DB9212129292DBDBDB",
      INIT_48 => X"1212121212121212121212121212121212121212121212121212121292DB92DB",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"9292929292929292929292929292929212121212121212121212121212121212",
      INIT_50 => X"1212121212929292929292929292929292929292929212129292929292929292",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121292",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"9292DB92DB92DB12DB9212921212DBDB92DB92DB929292DB9212129292929292",
      INIT_57 => X"1212121212121212121212121212121212121212121212121212121292DB92DB",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"9292929292929292DB9292929292929292121212121212121212121212121212",
      INIT_5F => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_65 => X"1212921212929212121212121212121212121212121212921212121212121212",
      INIT_66 => X"1212121212121212121212121212121212121212121212121212121212921292",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"9292929292929292DBDB92929292929292929292929212121212121212121212",
      INIT_6E => X"9292929292929292929292929292121212929292DB9292929292921292929292",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212129292",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_74 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"9292929292929292929292DBDBDBDBDB92929292929292921212121212121212",
      INIT_7D => X"9292929292929292929292929292929212121292929292929292929292929292",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212129292129292",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_03 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_04 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_05 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"9292929292929292929292929292929292929292929292929212121212121212",
      INIT_0C => X"9292929292929292929292929292DBDB92929212129292929292929292929292",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_12 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_13 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_14 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_15 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"9292929292929292929292929292929292929292929292929292921212121212",
      INIT_1B => X"129292929292929292929292929292DB92929292929292929292929292929292",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212129212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_22 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"9292929292929292929292929292929292DBDBDBDB9292929292929292921212",
      INIT_2A => X"12121212929292929292929292929292929292DB929292921212929292929292",
      INIT_2B => X"1212121212121212121212121212121212121212121212121292129292129292",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_31 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_32 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_33 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_38 => X"DB92929292929292929292929292929292DBDBDBDBDBDBDB9292929292929212",
      INIT_39 => X"92929212121292929292929292929292929292929292DB9292121212929292DB",
      INIT_3A => X"1212121212121212121212121212121212121292929292121292929292921292",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_40 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_41 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_42 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"9292921212121212121212121212121212121212121212121212121212121212",
      INIT_47 => X"929292929292929292929292929292929292DBDBDBDBDBDBDBDB929292929292",
      INIT_48 => X"92929292121212121292929292929292929292DBDB929292DB92929212121292",
      INIT_49 => X"1212121212121212121212121212129292929292921212129292929212129292",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_50 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"9292929212121212121212121212121212121212121212121212121212121212",
      INIT_56 => X"12929292929292929292929292929292929292929292DBDBDBDBDBDB92929292",
      INIT_57 => X"92929292929292121212129292929292DB929292929292DB9292929292929212",
      INIT_58 => X"1212121212121212121212121212129292929292929212129212121212929292",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5E => X"1212121212121212121212129292929212121212121212121212121212121212",
      INIT_5F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_60 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"9292929292921212121212121212121212121212121212121212121212121212",
      INIT_65 => X"12121212929292929292929292929292929292929292DBDB92DBDBDBDBDB9292",
      INIT_66 => X"9292929292929292121212121292921292929292929292929292929292929292",
      INIT_67 => X"1212121212121212121212121212121292929292929292921212121292929292",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1212121212129292DBDB929292929292DBDB9292921212121212121212121212",
      INIT_6E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"9292929292921212121212121212121212121212121212121212121212121212",
      INIT_74 => X"92921212129292DBDB9292929292929292929292929292929292DBDBDBDBDB92",
      INIT_75 => X"929292929292929292929292121212121292929292929292929292DB92929292",
      INIT_76 => X"1212121212129292929292929212129212121212929292929292121292929292",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7C => X"1212121292DB929212121212121212121212129292DBDBDB1212121212121212",
      INIT_7D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(15),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_01 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_02 => X"9292929292921212121212121212121212121212121212121212121212121212",
      INIT_03 => X"92929292121292929292929292929292929292929292929292929292DBDBDBDB",
      INIT_04 => X"1292929292929292929292921212121212121212929292929292929292929292",
      INIT_05 => X"1212121212121212129292929212121212121212121292929292929292921212",
      INIT_06 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_07 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_08 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_09 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0B => X"1212DBDB9212121212121212121212121212121212121212DBDBDB9212121212",
      INIT_0C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_0F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_10 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_11 => X"DBDB929292921212121212121212121212121212121212121212121212121212",
      INIT_12 => X"929292929292121212929292DB929292DBDB9292929292DB92DBDB9292DBDBDB",
      INIT_13 => X"9292929292929292929292929292921212121212129292929292929292929292",
      INIT_14 => X"1212121212121212121212129292929292929292121292929292929292929292",
      INIT_15 => X"1212121212121212121212121212121212121292929212129212121212121212",
      INIT_16 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_17 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_18 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_19 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1A => X"DBDB9212121212121212121212121212121212121212121212121292DBDB9212",
      INIT_1B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_1F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_20 => X"DBDB929212121212121212121212121212121212121212121212121212121212",
      INIT_21 => X"929292DB929292921212129292DBDB9292929292929292929292DBDB92DBDBDB",
      INIT_22 => X"9292929212121212929292929292929292921212121212129292929292929292",
      INIT_23 => X"9292121212121212121212129292929292929292929292921292929292929292",
      INIT_24 => X"1212121212121212121212121212121212929212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_27 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_28 => X"DBDB121212121212121212121212121212121212121212121212121212121212",
      INIT_29 => X"92121212121212121212121212121212121212121212121212121212121292DB",
      INIT_2A => X"121212121212121212121212121212121212121212121212121212121292DBDB",
      INIT_2B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2E => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"DB92921212121212121212121212121212121212121212121212121212121212",
      INIT_30 => X"929292DBDBDBDBDB929212121292929292929292929292929292929292929292",
      INIT_31 => X"9292929292929292929292929292929292929292921212121212929292929292",
      INIT_32 => X"12929292929212121212121212121212921212929292929212129292129292DB",
      INIT_33 => X"1212121212121212121212121212121212921212121212129212121292929292",
      INIT_34 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_35 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_36 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_37 => X"129292DBDB921212121212121212121212121212121212121212121212121212",
      INIT_38 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_39 => X"12121212121212121212121212121212121212121212121212121292DBDB1212",
      INIT_3A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3E => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_3F => X"929292929292DBDBDB9292921212129292929292929292929292929292929292",
      INIT_40 => X"9292929292929292929292929292929292929292929212121212121292929292",
      INIT_41 => X"1292929212929292921212121212121212121292929292929292929292929292",
      INIT_42 => X"1212121212121212121212121212121212929292929292929212121212121212",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_45 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_46 => X"121212121292DBDB929212121212121212121212121212121212121212121212",
      INIT_47 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_48 => X"1212121212121212121212121212121212121212121212121292DBDB12121212",
      INIT_49 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_4D => X"9212121212121212121212121212121212121212121212121212121212121212",
      INIT_4E => X"929292929292929292DB9292929212129292929292929292DB92929292929292",
      INIT_4F => X"9292929292929292929292929292929292929292929292921212121212929292",
      INIT_50 => X"9212129292929292929292929212121212121212121292929292929292929212",
      INIT_51 => X"1212121212121212121212121212121212121212929292929292929212121212",
      INIT_52 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_53 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_54 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_55 => X"1212121212121212DBDBDBDB9212121212121212121212121212121212121212",
      INIT_56 => X"1212121212121212929212129292929292921212121212121212121212121212",
      INIT_57 => X"121212121212121212121212121212121212121212121292DB92121212121212",
      INIT_58 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_59 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_5D => X"929292929292929292929292DB92929212129292929292929292929292929292",
      INIT_5E => X"9292929292929292929292929292929212929292929292929292921212121292",
      INIT_5F => X"1212121292929292929292929292929212121212121212129292929292929212",
      INIT_60 => X"1212121212121212121212121212121212121212121292921292929292929292",
      INIT_61 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_62 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_63 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_64 => X"121212121212121212121292DBDBDB9212121212121212121212121212121212",
      INIT_65 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_66 => X"12121212121212121212121212121212121212121292DBDB1212121212929292",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_68 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_69 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6C => X"1292929292929292929292929292929212121212129292929292121212129292",
      INIT_6D => X"9292929212121292929292929292929292129292929292929292929292121212",
      INIT_6E => X"1292121212121212929292929292929292921212121212121212929292929292",
      INIT_6F => X"1212121212121212121212121212121212121212121212129292929292921212",
      INIT_70 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_71 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_72 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_73 => X"121212121212121212121212121212DBDBDB9212121212121212121212121212",
      INIT_74 => X"9292921212121212121212121212121212121212121212121212121212121212",
      INIT_75 => X"12121212121212121212121212121212121212DBDB9212121212929212121292",
      INIT_76 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_77 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_78 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_79 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_7B => X"1212121292929292929292929292929212121212121212929292121212121212",
      INIT_7C => X"92929292921212121292929292929292929292929292929292929292DB929212",
      INIT_7D => X"1292929212121212121212929292929292929292921212121212121212929292",
      INIT_7E => X"1212121212121212121212121212121292121212121212121212121292929292",
      INIT_7F => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      I4 => addra_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(12),
      I4 => addrb(13),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized55\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \doutb[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => \doutb[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[0].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(7 downto 0) => ram_doutb(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[45].ram.r_n_7\,
      DOBDO(7) => \ramloop[56].ram.r_n_0\,
      DOBDO(6) => \ramloop[56].ram.r_n_1\,
      DOBDO(5) => \ramloop[56].ram.r_n_2\,
      DOBDO(4) => \ramloop[56].ram.r_n_3\,
      DOBDO(3) => \ramloop[56].ram.r_n_4\,
      DOBDO(2) => \ramloop[56].ram.r_n_5\,
      DOBDO(1) => \ramloop[56].ram.r_n_6\,
      DOBDO(0) => \ramloop[56].ram.r_n_7\,
      addrb(6 downto 0) => addrb(17 downto 11),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_8\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7 downto 0) => ram_doutb(7 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[10].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[10].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[10].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[10].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[10].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[10].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[10].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[10].ram.r_n_7\
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[11].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[11].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[11].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[11].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[11].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[11].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[11].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[11].ram.r_n_7\
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[12].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[12].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[12].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[12].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[12].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[12].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[12].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[12].ram.r_n_7\
    );
\ramloop[13].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[13].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[13].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[13].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[13].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[13].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[13].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[13].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[13].ram.r_n_7\
    );
\ramloop[14].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[14].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[14].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[14].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[14].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[14].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[14].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[14].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[14].ram.r_n_7\
    );
\ramloop[15].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[15].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[15].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[15].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[15].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[15].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[15].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[15].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[15].ram.r_n_7\
    );
\ramloop[16].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[16].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[16].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[16].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[16].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[16].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[16].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[16].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[16].ram.r_n_7\
    );
\ramloop[17].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[17].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[17].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[17].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[17].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[17].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[17].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[17].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[17].ram.r_n_7\
    );
\ramloop[18].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[18].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[18].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[18].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[18].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[18].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[18].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[18].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[18].ram.r_n_7\
    );
\ramloop[19].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[19].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[19].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[19].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[19].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[19].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[19].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[19].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[19].ram.r_n_7\
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[1].ram.r_n_7\
    );
\ramloop[20].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[20].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[20].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[20].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[20].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[20].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[20].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[20].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[20].ram.r_n_7\
    );
\ramloop[21].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[21].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[21].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[21].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[21].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[21].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[21].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[21].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[21].ram.r_n_7\
    );
\ramloop[22].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[22].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[22].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[22].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[22].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[22].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[22].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[22].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[22].ram.r_n_7\
    );
\ramloop[23].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[23].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[23].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[23].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[23].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[23].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[23].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[23].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[23].ram.r_n_7\
    );
\ramloop[24].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[24].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[24].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[24].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[24].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[24].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[24].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[24].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[24].ram.r_n_7\
    );
\ramloop[25].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[25].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[25].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[25].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[25].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[25].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[25].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[25].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[25].ram.r_n_7\
    );
\ramloop[26].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[26].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[26].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[26].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[26].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[26].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[26].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[26].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[26].ram.r_n_7\
    );
\ramloop[27].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[27].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[27].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[27].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[27].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[27].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[27].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[27].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[27].ram.r_n_7\
    );
\ramloop[28].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[28].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[28].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[28].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[28].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[28].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[28].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[28].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[28].ram.r_n_7\
    );
\ramloop[29].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[29].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[29].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[29].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[29].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[29].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[29].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[29].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[29].ram.r_n_7\
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[30].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[30].ram.r_n_8\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[30].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[30].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[30].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[30].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[30].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[30].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[30].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[30].ram.r_n_7\,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[31].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[31].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[31].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[31].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[31].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[31].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[31].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[31].ram.r_n_7\
    );
\ramloop[32].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[32].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[32].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[32].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[32].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[32].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[32].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[32].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[32].ram.r_n_7\
    );
\ramloop[33].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[33].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[33].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[33].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[33].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[33].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[33].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[33].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[33].ram.r_n_7\
    );
\ramloop[34].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[34].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[34].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[34].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[34].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[34].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[34].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[34].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[34].ram.r_n_7\
    );
\ramloop[35].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[35].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[35].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[35].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[35].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[35].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[35].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[35].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[35].ram.r_n_7\
    );
\ramloop[36].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[36].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[36].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[36].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[36].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[36].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[36].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[36].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[36].ram.r_n_7\
    );
\ramloop[37].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[37].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[37].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[37].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[37].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[37].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[37].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[37].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[37].ram.r_n_7\
    );
\ramloop[38].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[38].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[38].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[38].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[38].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[38].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[38].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[38].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[38].ram.r_n_7\
    );
\ramloop[39].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[39].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[39].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[39].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[39].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[39].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[39].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[39].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[39].ram.r_n_7\
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[3].ram.r_n_7\
    );
\ramloop[40].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[40].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[40].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[40].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[40].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[40].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[40].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[40].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[40].ram.r_n_7\
    );
\ramloop[41].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[41].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[41].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[41].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[41].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[41].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[41].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[41].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[41].ram.r_n_7\
    );
\ramloop[42].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[42].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[42].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[42].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[42].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[42].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[42].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[42].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[42].ram.r_n_7\
    );
\ramloop[43].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[43].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[43].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[43].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[43].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[43].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[43].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[43].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[43].ram.r_n_7\
    );
\ramloop[44].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[44].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[44].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[44].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[44].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[44].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[44].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[44].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[44].ram.r_n_7\
    );
\ramloop[45].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[45].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[45].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[45].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[45].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[45].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[45].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[45].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[45].ram.r_n_7\
    );
\ramloop[46].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[46].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[46].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[46].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[46].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[46].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[46].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[46].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[46].ram.r_n_7\
    );
\ramloop[47].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[30].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[47].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[47].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[47].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[47].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[47].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[47].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[47].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[47].ram.r_n_7\
    );
\ramloop[48].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[48].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[48].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[48].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[48].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[48].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[48].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[48].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[48].ram.r_n_7\
    );
\ramloop[49].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[49].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[49].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[49].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[49].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[49].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[49].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[49].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[49].ram.r_n_7\
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[4].ram.r_n_8\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[4].ram.r_n_7\,
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[50].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[50].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[50].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[50].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[50].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[50].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[50].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[50].ram.r_n_7\
    );
\ramloop[51].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[51].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[51].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[51].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[51].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[51].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[51].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[51].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[51].ram.r_n_7\
    );
\ramloop[52].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[52].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[52].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[52].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[52].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[52].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[52].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[52].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[52].ram.r_n_7\
    );
\ramloop[53].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[53].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[53].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[53].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[53].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[53].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[53].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[53].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[53].ram.r_n_7\
    );
\ramloop[54].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[54].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[54].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[54].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[54].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[54].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[54].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[54].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[54].ram.r_n_7\
    );
\ramloop[55].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[55].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[55].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[55].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[55].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[55].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[55].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[55].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[55].ram.r_n_7\
    );
\ramloop[56].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \ramloop[56].ram.r_n_8\,
      DOBDO(7) => \ramloop[56].ram.r_n_0\,
      DOBDO(6) => \ramloop[56].ram.r_n_1\,
      DOBDO(5) => \ramloop[56].ram.r_n_2\,
      DOBDO(4) => \ramloop[56].ram.r_n_3\,
      DOBDO(3) => \ramloop[56].ram.r_n_4\,
      DOBDO(2) => \ramloop[56].ram.r_n_5\,
      DOBDO(1) => \ramloop[56].ram.r_n_6\,
      DOBDO(0) => \ramloop[56].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[5].ram.r_n_7\
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[6].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[6].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[6].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[6].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[6].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[6].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[6].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[6].ram.r_n_7\
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[7].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[7].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[7].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[7].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[7].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[7].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[7].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[7].ram.r_n_7\
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[8].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[8].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[8].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[8].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[8].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[8].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[8].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[8].ram.r_n_7\
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(15 downto 14) => addra(17 downto 16),
      addra(13 downto 0) => addra(13 downto 0),
      addra_14_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      \doutb[7]\(7) => \ramloop[9].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[9].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[9].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[9].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[9].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[9].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[9].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[9].ram.r_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.525378 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "img_mem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "img_mem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "img_mem,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.525378 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "img_mem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "img_mem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => addrb(17 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
