// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module Arbiter_Y_Arbiter_Y_Pipeline_aby (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_pe_output,
        fifo_out_din,
        fifo_out_full_n,
        fifo_out_write,
        fifo_in_0_dout,
        fifo_in_0_empty_n,
        fifo_in_0_read,
        fifo_in_1_dout,
        fifo_in_1_empty_n,
        fifo_in_1_read,
        sext_ln302
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] num_pe_output;
output  [64:0] fifo_out_din;
input   fifo_out_full_n;
output   fifo_out_write;
input  [64:0] fifo_in_0_dout;
input   fifo_in_0_empty_n;
output   fifo_in_0_read;
input  [64:0] fifo_in_1_dout;
input   fifo_in_1_empty_n;
output   fifo_in_1_read;
input  [28:0] sext_ln302;

reg ap_idle;
reg fifo_out_write;
reg fifo_in_0_read;
reg fifo_in_1_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln308_fu_171_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [31:0] sext_ln302_cast_fu_147_p1;
reg  signed [31:0] sext_ln302_cast_reg_306;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] num_pe_output_cast_fu_151_p1;
reg  signed [31:0] num_pe_output_cast_reg_311;
reg   [0:0] ap_phi_mux_empty_phi_fu_130_p4;
wire   [0:0] tmp_3_nbreadreq_fu_84_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_reg_127;
wire   [0:0] trunc_ln21_fu_176_p1;
wire   [0:0] tmp_2_nbreadreq_fu_92_p3;
reg   [127:0] ap_phi_mux_p_in_phi_fu_141_p4;
wire   [127:0] tmp_5_fu_198_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_in_reg_138;
wire   [0:0] and_ln311_fu_180_p2;
wire   [127:0] tmp_fu_221_p4;
reg   [31:0] c_idx_fu_64;
wire   [31:0] c_idx_5_fu_274_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [31:0] i_fu_68;
wire   [31:0] i_2_fu_256_p2;
wire   [0:0] fifo_in_0_read_nbread_fu_108_p2_0;
wire   [0:0] fifo_in_1_read_nbread_fu_114_p2_0;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln313_fu_232_p2;
wire   [0:0] and_ln311_fu_180_p1;
wire   [63:0] trunc_ln78_1_fu_194_p1;
wire   [63:0] trunc_ln78_fu_217_p1;
wire   [63:0] trunc_ln2_fu_237_p4;
wire   [31:0] c_idx_4_fu_262_p2;
wire   [0:0] icmp_ln318_fu_268_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_259;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Arbiter_Y_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_idx_fu_64 <= 32'd0;
        end else if ((1'b1 == ap_condition_259)) begin
            c_idx_fu_64 <= c_idx_5_fu_274_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_68 <= 32'd0;
        end else if ((1'b1 == ap_condition_259)) begin
            i_fu_68 <= i_2_fu_256_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        num_pe_output_cast_reg_311 <= num_pe_output_cast_fu_151_p1;
        sext_ln302_cast_reg_306 <= sext_ln302_cast_fu_147_p1;
    end
end

always @ (*) begin
    if (((icmp_ln308_fu_171_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln308_fu_171_p2 == 1'd1)) begin
        if ((trunc_ln21_fu_176_p1 == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_130_p4 = tmp_2_nbreadreq_fu_92_p3;
        end else if ((trunc_ln21_fu_176_p1 == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_130_p4 = tmp_3_nbreadreq_fu_84_p3;
        end else begin
            ap_phi_mux_empty_phi_fu_130_p4 = ap_phi_reg_pp0_iter1_empty_reg_127;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_130_p4 = ap_phi_reg_pp0_iter1_empty_reg_127;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln311_fu_180_p2) & (icmp_ln308_fu_171_p2 == 1'd1))) begin
        if ((trunc_ln21_fu_176_p1 == 1'd1)) begin
            ap_phi_mux_p_in_phi_fu_141_p4 = tmp_fu_221_p4;
        end else if ((trunc_ln21_fu_176_p1 == 1'd0)) begin
            ap_phi_mux_p_in_phi_fu_141_p4 = tmp_5_fu_198_p4;
        end else begin
            ap_phi_mux_p_in_phi_fu_141_p4 = ap_phi_reg_pp0_iter1_p_in_reg_138;
        end
    end else begin
        ap_phi_mux_p_in_phi_fu_141_p4 = ap_phi_reg_pp0_iter1_p_in_reg_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln21_fu_176_p1 == 1'd0) & (1'd1 == and_ln311_fu_180_p2) & (fifo_in_0_empty_n == 1'b1) & (icmp_ln308_fu_171_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_0_read = 1'b1;
    end else begin
        fifo_in_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln21_fu_176_p1 == 1'd1) & (1'd1 == and_ln311_fu_180_p2) & (fifo_in_1_empty_n == 1'b1) & (icmp_ln308_fu_171_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_1_read = 1'b1;
    end else begin
        fifo_in_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln311_fu_180_p2) & (fifo_out_full_n == 1'b1) & (icmp_ln308_fu_171_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_fu_232_p2 == 1'd1))) begin
        fifo_out_write = 1'b1;
    end else begin
        fifo_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln311_fu_180_p1 = fifo_out_full_n;

assign and_ln311_fu_180_p2 = (ap_phi_mux_empty_phi_fu_130_p4 & and_ln311_fu_180_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_259 = ((1'd1 == and_ln311_fu_180_p2) & (icmp_ln308_fu_171_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter1_empty_reg_127 = 'bx;

assign ap_phi_reg_pp0_iter1_p_in_reg_138 = 'bx;

assign c_idx_4_fu_262_p2 = (c_idx_fu_64 + 32'd1);

assign c_idx_5_fu_274_p3 = ((icmp_ln318_fu_268_p2[0:0] == 1'b1) ? 32'd0 : c_idx_4_fu_262_p2);

assign fifo_in_0_read_nbread_fu_108_p2_0 = fifo_in_0_empty_n;

assign fifo_in_1_read_nbread_fu_114_p2_0 = fifo_in_1_empty_n;

assign fifo_out_din = {{1'd0}, {trunc_ln2_fu_237_p4}};

assign i_2_fu_256_p2 = (i_fu_68 + 32'd1);

assign icmp_ln308_fu_171_p2 = (($signed(i_fu_68) < $signed(num_pe_output_cast_reg_311)) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_232_p2 = (($signed(i_fu_68) < $signed(sext_ln302_cast_reg_306)) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_268_p2 = ((c_idx_4_fu_262_p2 == 32'd2) ? 1'b1 : 1'b0);

assign num_pe_output_cast_fu_151_p1 = $signed(num_pe_output);

assign sext_ln302_cast_fu_147_p1 = $signed(sext_ln302);

assign tmp_2_nbreadreq_fu_92_p3 = fifo_in_1_empty_n;

assign tmp_3_nbreadreq_fu_84_p3 = fifo_in_0_empty_n;

assign tmp_5_fu_198_p4 = {{{trunc_ln78_1_fu_194_p1}, {63'd0}}, {fifo_in_0_read_nbread_fu_108_p2_0}};

assign tmp_fu_221_p4 = {{{trunc_ln78_fu_217_p1}, {63'd0}}, {fifo_in_1_read_nbread_fu_114_p2_0}};

assign trunc_ln21_fu_176_p1 = c_idx_fu_64[0:0];

assign trunc_ln2_fu_237_p4 = {{ap_phi_mux_p_in_phi_fu_141_p4[127:64]}};

assign trunc_ln78_1_fu_194_p1 = fifo_in_0_dout[63:0];

assign trunc_ln78_fu_217_p1 = fifo_in_1_dout[63:0];

endmodule //Arbiter_Y_Arbiter_Y_Pipeline_aby
