Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: test_adc_hardware.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_adc_hardware.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_adc_hardware"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : test_adc_hardware
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/AddSub.vhd" in Library work.
Architecture dataflow of Entity addsub is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd" in Library work.
Architecture dataflow of Entity kbitcounter is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/fsm_adc.vhd" in Library work.
Entity <fsm_adc> compiled.
Entity <fsm_adc> (Architecture <dataflow>) compiled.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" in Library work.
Architecture structural of Entity test_adc_hardware is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_adc_hardware> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 9

Analyzing hierarchy for entity <fsm_adc> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 2

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 4

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_adc_hardware> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 120: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clock_divider'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 120: Unconnected output port 'CLK0_OUT' of component 'clock_divider'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 129: Unconnected output port 'count' of component 'kBitCounter'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 139: Unconnected output port 'vin0' of component 'fsm_adc'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 139: Unconnected output port 'vin1' of component 'fsm_adc'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 139: Unconnected output port 'vin2' of component 'fsm_adc'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd" line 139: Unconnected output port 'vin3' of component 'fsm_adc'.
Entity <test_adc_hardware> analyzed. Unit <test_adc_hardware> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_divider>.
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing generic Entity <kBitCounter.1> in library <work> (Architecture <dataflow>).
	k = 9
Entity <kBitCounter.1> analyzed. Unit <kBitCounter.1> generated.

Analyzing Entity <AddSub> in library <work> (Architecture <dataflow>).
Entity <AddSub> analyzed. Unit <AddSub> generated.

Analyzing Entity <fsm_adc> in library <work> (Architecture <dataflow>).
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/fsm_adc.vhd" line 192: Unconnected output port 'count' of component 'kBitCounter'.
Entity <fsm_adc> analyzed. Unit <fsm_adc> generated.

Analyzing generic Entity <kBitCounter.2> in library <work> (Architecture <dataflow>).
	k = 2
Entity <kBitCounter.2> analyzed. Unit <kBitCounter.2> generated.

Analyzing generic Entity <kBitCounter.3> in library <work> (Architecture <dataflow>).
	k = 4
Entity <kBitCounter.3> analyzed. Unit <kBitCounter.3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AddSub>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/AddSub.vhd".
    Found 1-bit xor3 for signal <SumDiff>.
    Found 1-bit xor2 for signal <bEffective>.
    Summary:
	inferred   1 Xor(s).
Unit <AddSub> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/clock_divider.vhd".
Unit <clock_divider> synthesized.


Synthesizing Unit <kBitCounter_1>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 9-bit register for signal <internal_count>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <kBitCounter_1> synthesized.


Synthesizing Unit <kBitCounter_2>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 2-bit register for signal <internal_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <kBitCounter_2> synthesized.


Synthesizing Unit <kBitCounter_3>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 4-bit register for signal <internal_count>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <kBitCounter_3> synthesized.


Synthesizing Unit <fsm_adc>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/fsm_adc.vhd".
    Found finite state machine <FSM_0> for signal <PresentState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | sys_clk                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 11000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <daisyChain0>.
    Found 3-bit register for signal <daisyChain1>.
    Found 3-bit register for signal <daisyChain2>.
    Found 3-bit register for signal <daisyChain3>.
    Found 3-bit register for signal <daisyChain4>.
    Found 8-bit register for signal <led_register>.
    Found 8-bit register for signal <vin0_register>.
    Found 8-bit register for signal <vin1_register>.
    Found 8-bit register for signal <vin2_register>.
    Found 8-bit register for signal <vin3_register>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  55 D-type flip-flop(s).
Unit <fsm_adc> synthesized.


Synthesizing Unit <test_adc_hardware>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.vhd".
Unit <test_adc_hardware> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 2-bit register                                        : 1
 3-bit register                                        : 5
 4-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Xors                                                 : 30
 1-bit xor2                                            : 15
 1-bit xor3                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UUT/PresentState/FSM> on signal <PresentState[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 11010 | 0000001
 11000 | 0000010
 11001 | 0000100
 01110 | 0001000
 01101 | 0010000
 11100 | 0100000
 10011 | 1000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Xors                                                 : 30
 1-bit xor2                                            : 15
 1-bit xor3                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <UUT/vin0_register_0> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_1> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_2> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_3> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_4> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_5> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_6> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin0_register_7> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_0> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_1> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_2> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_3> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_4> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_5> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_6> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin1_register_7> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_0> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_1> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_2> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_3> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_4> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_5> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_6> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin2_register_7> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_0> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_1> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_2> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_3> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_4> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_5> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_6> of sequential type is unconnected in block <test_adc_hardware>.
WARNING:Xst:2677 - Node <UUT/vin3_register_7> of sequential type is unconnected in block <test_adc_hardware>.

Optimizing unit <test_adc_hardware> ...

Optimizing unit <kBitCounter_1> ...

Optimizing unit <kBitCounter_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_adc_hardware, actual ratio is 0.

Final Macro Processing ...

Processing Unit <test_adc_hardware> :
	Found 3-bit shift register for signal <UUT/daisyChain3_2>.
	Found 3-bit shift register for signal <UUT/daisyChain2_2>.
	Found 3-bit shift register for signal <UUT/daisyChain4_2>.
	Found 3-bit shift register for signal <UUT/daisyChain0_2>.
	Found 3-bit shift register for signal <UUT/daisyChain1_2>.
Unit <test_adc_hardware> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30
# Shift Registers                                      : 5
 3-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_adc_hardware.ngr
Top Level Output File Name         : test_adc_hardware
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 39
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 5
#      LUT2_L                      : 2
#      LUT3                        : 8
#      LUT3_L                      : 1
#      LUT4                        : 15
#      LUT4_D                      : 1
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 35
#      FD                          : 5
#      FDR                         : 13
#      FDRE                        : 15
#      FDRS                        : 1
#      FDS                         : 1
# Shift Registers                  : 5
#      SRL16                       : 5
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 27
#      IBUF                        : 14
#      IBUFG                       : 1
#      OBUF                        : 12
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       25  out of   8672     0%  
 Number of Slice Flip Flops:             35  out of  17344     0%  
 Number of 4 input LUTs:                 40  out of  17344     0%  
    Number used as logic:                35
    Number used as Shift registers:       5
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    250    10%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
sys_clk_50                         | ClockManager/DCM_SP_INST:CLKFX| 40    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.273ns (Maximum Frequency: 439.909MHz)
   Minimum input arrival time before clock: 3.381ns
   Maximum output required time after clock: 6.923ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_50'
  Clock period: 2.273ns (frequency: 439.909MHz)
  Total number of paths / destination ports: 219 / 49
-------------------------------------------------------------------------
Delay:               5.683ns (Levels of Logic = 3)
  Source:            FiveTwelveCounter/internal_count_3 (FF)
  Destination:       UUT/PresentState_FSM_FFd7 (FF)
  Source Clock:      sys_clk_50 rising 0.4X
  Destination Clock: sys_clk_50 rising 0.4X

  Data Path: FiveTwelveCounter/internal_count_3 to UUT/PresentState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.712  FiveTwelveCounter/internal_count_3 (FiveTwelveCounter/internal_count_3)
     LUT3:I1->O            1   0.704   0.455  FiveTwelveCounter/carrys<0>_SW0 (N10)
     LUT4:I2->O            2   0.704   0.482  FiveTwelveCounter/carrys<0> (sample_tick)
     LUT4:I2->O            1   0.704   0.420  UUT/PresentState_FSM_FFd7-In_SW0 (N12)
     FDRS:S                    0.911          UUT/PresentState_FSM_FFd7
    ----------------------------------------
    Total                      5.683ns (3.614ns logic, 2.069ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_50'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              3.381ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       UUT/PresentState_FSM_FFd5 (FF)
  Destination Clock: sys_clk_50 rising 0.4X

  Data Path: reset to UUT/PresentState_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.252  reset_IBUF (reset_IBUF)
     FDRE:R                    0.911          UUT/led_register_7
    ----------------------------------------
    Total                      3.381ns (2.129ns logic, 1.252ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_50'
  Total number of paths / destination ports: 21 / 12
-------------------------------------------------------------------------
Offset:              6.923ns (Levels of Logic = 3)
  Source:            UUT/PresentState_FSM_FFd2 (FF)
  Destination:       nSH (PAD)
  Source Clock:      sys_clk_50 rising 0.4X

  Data Path: UUT/PresentState_FSM_FFd2 to nSH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  UUT/PresentState_FSM_FFd2 (UUT/PresentState_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.424  UUT/nSH_SW0 (N16)
     LUT4:I3->O            1   0.704   0.420  UUT/nSH (nSH_OBUF)
     OBUF:I->O                 3.272          nSH_OBUF (nSH)
    ----------------------------------------
    Total                      6.923ns (5.271ns logic, 1.652ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.92 secs
 
--> 

Total memory usage is 213420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    0 (   0 filtered)

