--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.503ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X73Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.685ns (-0.258 - -0.943)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y55.DMUX    Tshcko                0.252   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X73Y57.AX      net (fanout=19)       0.357   RX_SELECT
    SLICE_X73Y57.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.322ns logic, 0.357ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X27Y17.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.723 - 0.762)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1
    SLICE_X38Y16.D4      net (fanout=4)        2.958   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
    SLICE_X38Y16.D       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X27Y17.D3      net (fanout=13)       1.453   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X27Y17.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (0.918ns logic, 4.411ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.251 - 0.288)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.BQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30
    SLICE_X38Y16.D6      net (fanout=4)        0.310   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<30>
    SLICE_X38Y16.D       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X27Y17.D3      net (fanout=13)       1.453   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X27Y17.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.935ns logic, 1.763ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23 (SLICE_X26Y17.B6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.723 - 0.762)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1
    SLICE_X38Y16.D4      net (fanout=4)        2.958   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
    SLICE_X38Y16.D       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X26Y17.B6      net (fanout=13)       1.377   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X26Y17.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.937ns logic, 4.335ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.251 - 0.288)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.BQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30
    SLICE_X38Y16.D6      net (fanout=4)        0.310   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<30>
    SLICE_X38Y16.D       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X26Y17.B6      net (fanout=13)       1.377   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X26Y17.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.954ns logic, 1.687ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7 (SLICE_X23Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.SR      net (fanout=5)        0.134   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.CLK     Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.067ns logic, 0.134ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8 (SLICE_X23Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.SR      net (fanout=5)        0.134   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.CLK     Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.070ns logic, 0.134ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10 (SLICE_X23Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.SR      net (fanout=5)        0.134   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X23Y26.CLK     Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.071ns logic, 0.134ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X4Y28.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137397 paths analyzed, 16777 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.970ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (SLICE_X54Y127.CIN), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.949ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (1.571 - 1.858)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y141.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X42Y132.A4     net (fanout=21)       2.043   rbcp_reg/regX91Data<7>
    SLICE_X42Y132.AMUX   Tilo                  0.251   SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X43Y132.B6     net (fanout=1)        0.566   N272
    SLICE_X43Y132.B      Tilo                  0.259   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X43Y132.C4     net (fanout=1)        0.295   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X43Y132.CMUX   Tilo                  0.313   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X54Y126.B2     net (fanout=8)        2.190   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X54Y126.COUT   Topcyb                0.375   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lut<5>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X54Y127.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X54Y127.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (1.852ns logic, 5.097ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.915ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (1.571 - 1.858)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y141.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X42Y132.A4     net (fanout=21)       2.043   rbcp_reg/regX91Data<7>
    SLICE_X42Y132.AMUX   Tilo                  0.251   SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X43Y132.B6     net (fanout=1)        0.566   N272
    SLICE_X43Y132.B      Tilo                  0.259   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X43Y132.C4     net (fanout=1)        0.295   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X43Y132.CMUX   Tilo                  0.313   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X54Y126.B2     net (fanout=8)        2.190   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X54Y126.COUT   Topcyb                0.341   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lutdi5
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X54Y127.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X54Y127.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (1.818ns logic, 5.097ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.774ns (Levels of Logic = 5)
  Clock Path Skew:      -0.290ns (1.571 - 1.861)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_0 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y142.AQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_0
    SLICE_X42Y132.A2     net (fanout=20)       1.868   rbcp_reg/regX90Data<0>
    SLICE_X42Y132.AMUX   Tilo                  0.251   SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X43Y132.B6     net (fanout=1)        0.566   N272
    SLICE_X43Y132.B      Tilo                  0.259   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X43Y132.C4     net (fanout=1)        0.295   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X43Y132.CMUX   Tilo                  0.313   rbcp_reg/regX9CData<3>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X54Y126.B2     net (fanout=8)        2.190   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X54Y126.COUT   Topcyb                0.375   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lut<5>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X54Y127.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X54Y127.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.852ns logic, 4.922ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_24 (SLICE_X82Y79.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          TenMHz_counter_24 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.922ns (Levels of Logic = 1)
  Clock Path Skew:      -0.268ns (1.599 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to TenMHz_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.DQ     Tcko                  0.391   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X63Y97.A6      net (fanout=5)        2.595   drs_dwrite_ir3
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X82Y79.CE      net (fanout=38)       3.346   _n2121_inv
    SLICE_X82Y79.CLK     Tceck                 0.331   TenMHz_counter<27>
                                                       TenMHz_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (0.981ns logic, 5.941ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          TenMHz_counter_24 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.346ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (1.599 - 1.814)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to TenMHz_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DMUX   Tshcko                0.455   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X63Y97.A3      net (fanout=2)        1.955   drs_dwrite_stop_ir
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X82Y79.CE      net (fanout=38)       3.346   _n2121_inv
    SLICE_X82Y79.CLK     Tceck                 0.331   TenMHz_counter<27>
                                                       TenMHz_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (1.045ns logic, 5.301ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          TenMHz_counter_24 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.599 - 1.815)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to TenMHz_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.CQ     Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X63Y97.A4      net (fanout=4)        1.918   drs_dwrite_sync
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X82Y79.CE      net (fanout=38)       3.346   _n2121_inv
    SLICE_X82Y79.CLK     Tceck                 0.331   TenMHz_counter<27>
                                                       TenMHz_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.245ns (0.981ns logic, 5.264ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_22 (SLICE_X89Y88.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          drs_clock_counter_22 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (1.607 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to drs_clock_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.DQ     Tcko                  0.391   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X63Y97.A6      net (fanout=5)        2.595   drs_dwrite_ir3
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X89Y88.CE      net (fanout=38)       3.320   _n2121_inv
    SLICE_X89Y88.CLK     Tceck                 0.340   drs_clock_counter<23>
                                                       drs_clock_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (0.990ns logic, 5.915ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          drs_clock_counter_22 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (1.607 - 1.814)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to drs_clock_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DMUX   Tshcko                0.455   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X63Y97.A3      net (fanout=2)        1.955   drs_dwrite_stop_ir
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X89Y88.CE      net (fanout=38)       3.320   _n2121_inv
    SLICE_X89Y88.CLK     Tceck                 0.340   drs_clock_counter<23>
                                                       drs_clock_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      6.329ns (1.054ns logic, 5.275ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          drs_clock_counter_22 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (1.607 - 1.815)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to drs_clock_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.CQ     Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X63Y97.A4      net (fanout=4)        1.918   drs_dwrite_sync
    SLICE_X63Y97.A       Tilo                  0.259   _n2121_inv
                                                       _n2121_inv1
    SLICE_X89Y88.CE      net (fanout=38)       3.320   _n2121_inv
    SLICE_X89Y88.CLK     Tceck                 0.340   drs_clock_counter<23>
                                                       drs_clock_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (0.990ns logic, 5.238ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_27 (SLICE_X31Y80.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB2Data_3 (FF)
  Destination:          scb/scb_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.980 - 0.792)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB2Data_3 to scb/scb_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y80.DQ      Tcko                  0.200   rbcp_reg/regXB2Data<3>
                                                       rbcp_reg/regXB2Data_3
    SLICE_X31Y80.C6      net (fanout=2)        0.023   rbcp_reg/regXB2Data<3>
    SLICE_X31Y80.CLK     Tah         (-Th)    -0.215   scb/scb_sr<28>
                                                       scb/_n1641<27>1
                                                       scb/scb_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.415ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point sram/rSRAM_A_8 (SLICE_X10Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX75Data_6 (FF)
  Destination:          sram/rSRAM_A_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (1.012 - 0.818)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX75Data_6 to sram/rSRAM_A_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.CQ      Tcko                  0.198   rbcp_reg/regX75Data<7>
                                                       rbcp_reg/regX75Data_6
    SLICE_X10Y76.CX      net (fanout=2)        0.200   rbcp_reg/regX75Data<6>
    SLICE_X10Y76.CLK     Tckdi       (-Th)    -0.048   sram/rSRAM_A_9
                                                       sram/rSRAM_A_8
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point sram/rSRAM_A_16 (SLICE_X14Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX74Data_6 (FF)
  Destination:          sram/rSRAM_A_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.996 - 0.811)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX74Data_6 to sram/rSRAM_A_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y75.CQ      Tcko                  0.200   rbcp_reg/regX74Data<7>
                                                       rbcp_reg/regX74Data_6
    SLICE_X14Y74.CX      net (fanout=2)        0.190   rbcp_reg/regX74Data<6>
    SLICE_X14Y74.CLK     Tckdi       (-Th)    -0.048   sram/rSRAM_A_17
                                                       sram/rSRAM_A_16
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.248ns logic, 0.190ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y52.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y42.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142475 paths analyzed, 27809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.487ns.
--------------------------------------------------------------------------------

Paths for end point rbcp_reg/muxRegDataA_2 (SLICE_X22Y99.A2), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram/rSRAM_READDATA_18 (FF)
  Destination:          rbcp_reg/muxRegDataA_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.301ns (1.598 - 1.899)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sram/rSRAM_READDATA_18 to rbcp_reg/muxRegDataA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CQ       Tcko                  0.391   sram/rSRAM_READDATA<18>
                                                       sram/rSRAM_READDATA_18
    SLICE_X16Y77.A6      net (fanout=2)        2.156   sram/rSRAM_READDATA<18>
    SLICE_X16Y77.BMUX    Topab                 0.370   rbcp_reg/mux2_11_f81
                                                       rbcp_reg/mux2_1311
                                                       rbcp_reg/mux2_12_f7_4
                                                       rbcp_reg/mux2_11_f8_0
    SLICE_X22Y99.C6      net (fanout=1)        2.308   rbcp_reg/mux2_11_f81
    SLICE_X22Y99.CMUX    Tilo                  0.343   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/mux2_51
                                                       rbcp_reg/mux2_4_f7
    SLICE_X22Y99.A2      net (fanout=1)        1.028   rbcp_reg/mux2_4_f7
    SLICE_X22Y99.CLK     Tas                   0.341   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<2>_inv1
                                                       rbcp_reg/muxRegDataA_2
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (1.445ns logic, 5.492ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_state_FSM_FFd4 (FF)
  Destination:          rbcp_reg/muxRegDataA_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.915ns (Levels of Logic = 4)
  Clock Path Skew:      -0.260ns (1.598 - 1.858)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_state_FSM_FFd4 to rbcp_reg/muxRegDataA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y121.AQ     Tcko                  0.391   drs_state_FSM_FFd6
                                                       drs_state_FSM_FFd4
    SLICE_X29Y123.D3     net (fanout=26)       1.555   drs_state_FSM_FFd4
    SLICE_X29Y123.D      Tilo                  0.259   drs_state_FSM_FFd1
                                                       drs_state__n2072<3>21
    SLICE_X20Y113.C6     net (fanout=4)        1.242   drs_state__n2072<3>2
    SLICE_X20Y113.BMUX   Topcb                 0.386   rbcp_reg/mux2_10_f84
                                                       rbcp_reg/mux2_1313
                                                       rbcp_reg/mux2_12_f7_5
                                                       rbcp_reg/mux2_10_f8_3
    SLICE_X22Y99.D6      net (fanout=1)        1.375   rbcp_reg/mux2_10_f84
    SLICE_X22Y99.CMUX    Topdc                 0.338   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/mux2_6
                                                       rbcp_reg/mux2_4_f7
    SLICE_X22Y99.A2      net (fanout=1)        1.028   rbcp_reg/mux2_4_f7
    SLICE_X22Y99.CLK     Tas                   0.341   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<2>_inv1
                                                       rbcp_reg/muxRegDataA_2
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (1.715ns logic, 5.200ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram/rSRAM_READDATA_10 (FF)
  Destination:          rbcp_reg/muxRegDataA_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (1.598 - 1.893)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sram/rSRAM_READDATA_10 to rbcp_reg/muxRegDataA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y65.CQ       Tcko                  0.447   sram/rSRAM_READDATA<11>
                                                       sram/rSRAM_READDATA_10
    SLICE_X16Y77.A2      net (fanout=2)        1.983   sram/rSRAM_READDATA<10>
    SLICE_X16Y77.BMUX    Topab                 0.370   rbcp_reg/mux2_11_f81
                                                       rbcp_reg/mux2_1311
                                                       rbcp_reg/mux2_12_f7_4
                                                       rbcp_reg/mux2_11_f8_0
    SLICE_X22Y99.C6      net (fanout=1)        2.308   rbcp_reg/mux2_11_f81
    SLICE_X22Y99.CMUX    Tilo                  0.343   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/mux2_51
                                                       rbcp_reg/mux2_4_f7
    SLICE_X22Y99.A2      net (fanout=1)        1.028   rbcp_reg/mux2_4_f7
    SLICE_X22Y99.CLK     Tas                   0.341   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<2>_inv1
                                                       rbcp_reg/muxRegDataA_2
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (1.501ns logic, 5.319ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/sftCntr_17 (SLICE_X34Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/sftCntr_17 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.002ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.618 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/sftCntr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X34Y38.SR      net (fanout=916)      6.351   rst_sync
    SLICE_X34Y38.CLK     Trck                  0.243   spi_if_drs/sftCntr<19>
                                                       spi_if_drs/sftCntr_17
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (0.651ns logic, 6.351ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/sftCntr_16 (SLICE_X34Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/sftCntr_16 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.991ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.618 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/sftCntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X34Y38.SR      net (fanout=916)      6.351   rst_sync
    SLICE_X34Y38.CLK     Trck                  0.232   spi_if_drs/sftCntr<19>
                                                       spi_if_drs/sftCntr_16
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (0.640ns logic, 6.351ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X61Y128.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.917 - 0.729)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.BQ     Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X61Y128.DX     net (fanout=1)        0.187   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X61Y128.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X65Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.899 - 0.711)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y105.BQ     Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X65Y104.DX     net (fanout=1)        0.187   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X65Y104.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X61Y128.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.917 - 0.729)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.AQ     Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X61Y128.AX     net (fanout=1)        0.189   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X61Y128.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X3Y22.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.542ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X29Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      4.883ns (Levels of Logic = 0)
  Clock Path Skew:      -0.237ns (1.608 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X29Y156.SR     net (fanout=916)      4.162   rst_sync
    SLICE_X29Y156.CLK    Trck                  0.313   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (0.721ns logic, 4.162ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X29Y156.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y156.DQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X29Y156.D6     net (fanout=2)        0.127   int_clk_33m_90
    SLICE_X29Y156.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.713ns logic, 0.127ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X29Y156.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y156.DQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X29Y156.D6     net (fanout=2)        0.025   int_clk_33m_90
    SLICE_X29Y156.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X29Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.972 - 0.784)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X29Y156.SR     net (fanout=916)      2.525   rst_sync
    SLICE_X29Y156.CLK    Tremck      (-Th)    -0.150   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.350ns logic, 2.525ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.961ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X38Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (2.545 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X38Y183.DX     net (fanout=1)        4.428   adc_ddrout1<7>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (0.864ns logic, 4.428ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_6 (SLICE_X38Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (2.545 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout1_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q3     Tickq                 0.728   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X38Y183.CX     net (fanout=1)        4.318   adc_ddrout1<6>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.864ns logic, 4.318ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X38Y183.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (2.545 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.728   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X38Y183.BX     net (fanout=1)        4.284   adc_ddrout1<5>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (0.864ns logic, 4.284ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X38Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 0)
  Clock Path Skew:      1.547ns (2.954 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X38Y183.AX     net (fanout=1)        0.803   adc_ddrout1<4>
    SLICE_X38Y183.CLK    Tckdi       (-Th)    -0.107   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.792ns logic, 0.803ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout1_ir (SLICE_X42Y186.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout1_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      1.553ns (2.960 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: IDDR2_ADCFCO to adc_fcoddrout1_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q3    Tickq                 0.685   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X42Y186.A1     net (fanout=1)        0.780   adc_fcoddrout1
    SLICE_X42Y186.CLK    Tah         (-Th)    -0.179   adc_fcoddrout0_ir
                                                       adc_fcoddrout1_rt
                                                       adc_fcoddrout1_ir
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.864ns logic, 0.780ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X69Y186.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      1.316ns (2.327 - 1.011)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.685   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X69Y186.CX     net (fanout=1)        0.708   adc_ddrout1<2>
    SLICE_X69Y186.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.733ns logic, 0.708ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<41>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA/CLK
  Location pin: SLICE_X52Y150.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<41>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1/CLK
  Location pin: SLICE_X52Y150.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.399ns.
--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_0 (SLICE_X60Y78.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_7 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.668 - 0.710)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_7 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.391   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_7
    SLICE_X60Y77.C2      net (fanout=1)        1.371   scb/scb_tpext_width_reg<7>
    SLICE_X60Y77.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y78.CE      net (fanout=5)        3.305   scb/_n1696_inv
    SLICE_X60Y78.CLK     Tceck                 0.315   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                     10.172ns (1.482ns logic, 8.690ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.668 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.AQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X60Y77.A1      net (fanout=1)        1.173   scb/scb_tpext_width_reg<0>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y78.CE      net (fanout=5)        3.305   scb/_n1696_inv
    SLICE_X60Y78.CLK     Tceck                 0.315   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                     10.091ns (1.599ns logic, 8.492ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_2 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.668 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_2 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_2
    SLICE_X60Y77.A4      net (fanout=1)        1.168   scb/scb_tpext_width_reg<2>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y78.CE      net (fanout=5)        3.305   scb/_n1696_inv
    SLICE_X60Y78.CLK     Tceck                 0.315   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                     10.086ns (1.599ns logic, 8.487ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_1 (SLICE_X60Y79.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_7 (FF)
  Destination:          scb/scb_tpext_width_c_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.669 - 0.710)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_7 to scb/scb_tpext_width_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.391   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_7
    SLICE_X60Y77.C2      net (fanout=1)        1.371   scb/scb_tpext_width_reg<7>
    SLICE_X60Y77.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.335   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_1
    -------------------------------------------------  ---------------------------
    Total                                     10.031ns (1.502ns logic, 8.529ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      9.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.669 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.AQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X60Y77.A1      net (fanout=1)        1.173   scb/scb_tpext_width_reg<0>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.335   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_1
    -------------------------------------------------  ---------------------------
    Total                                      9.950ns (1.619ns logic, 8.331ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_2 (FF)
  Destination:          scb/scb_tpext_width_c_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.669 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_2 to scb/scb_tpext_width_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_2
    SLICE_X60Y77.A4      net (fanout=1)        1.168   scb/scb_tpext_width_reg<2>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.335   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_1
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (1.619ns logic, 8.326ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_4 (SLICE_X60Y79.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_7 (FF)
  Destination:          scb/scb_tpext_width_c_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.669 - 0.710)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_7 to scb/scb_tpext_width_c_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.391   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_7
    SLICE_X60Y77.C2      net (fanout=1)        1.371   scb/scb_tpext_width_reg<7>
    SLICE_X60Y77.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.315   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_4
    -------------------------------------------------  ---------------------------
    Total                                     10.011ns (1.482ns logic, 8.529ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      9.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.669 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.AQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X60Y77.A1      net (fanout=1)        1.173   scb/scb_tpext_width_reg<0>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.315   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_4
    -------------------------------------------------  ---------------------------
    Total                                      9.930ns (1.599ns logic, 8.331ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_2 (FF)
  Destination:          scb/scb_tpext_width_c_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      9.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.669 - 0.708)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_2 to scb/scb_tpext_width_c_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_2
    SLICE_X60Y77.A4      net (fanout=1)        1.168   scb/scb_tpext_width_reg<2>
    SLICE_X60Y77.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X60Y78.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X31Y96.D1      net (fanout=18)       4.011   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X31Y96.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X60Y79.CE      net (fanout=5)        3.144   scb/_n1696_inv
    SLICE_X60Y79.CLK     Tceck                 0.315   scb/scb_tpext_width_c<4>
                                                       scb/scb_tpext_width_c_4
    -------------------------------------------------  ---------------------------
    Total                                      9.925ns (1.599ns logic, 8.326ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X37Y149.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.AQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X37Y149.A6     net (fanout=2)        0.025   drs_refclkTenM
    SLICE_X37Y149.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X84Y79.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y79.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X84Y79.D6      net (fanout=2)        0.021   TenMHz_counter_tmp<31>
    SLICE_X84Y79.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.437ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X10Y128.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y128.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X10Y128.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X10Y128.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X84Y72.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X84Y72.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.008ns.
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X76Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y117.A4     net (fanout=601)      4.591   rst_read_sync
    SLICE_X77Y117.AMUX   Tilo                  0.313   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X76Y116.SR     net (fanout=3)        0.483   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X76Y116.CLK    Trck                  0.230   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (0.934ns logic, 5.074ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.634ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.865ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp981.IMUX.20
    SLICE_X77Y117.A3     net (fanout=4)        3.049   DRS_DTAP_0_IBUF
    SLICE_X77Y117.AMUX   Tilo                  0.313   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X76Y116.SR     net (fanout=3)        0.483   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X76Y116.CLK    Trck                  0.230   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (1.333ns logic, 3.532ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X76Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.973ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.526ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y117.A4     net (fanout=601)      4.591   rst_read_sync
    SLICE_X77Y117.A      Tilo                  0.259   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X76Y116.CLK    net (fanout=3)        0.285   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (0.650ns logic, 4.876ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.116ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.383ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp981.IMUX.20
    SLICE_X77Y117.A3     net (fanout=4)        3.049   DRS_DTAP_0_IBUF
    SLICE_X77Y117.A      Tilo                  0.259   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X76Y116.CLK    net (fanout=3)        0.285   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.049ns logic, 3.334ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X76Y116.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.864ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      2.864ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp981.IMUX.20
    SLICE_X77Y117.A3     net (fanout=4)        1.957   DRS_DTAP_0_IBUF
    SLICE_X77Y117.AMUX   Tilo                  0.203   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X76Y116.SR     net (fanout=3)        0.276   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X76Y116.CLK    Tremck      (-Th)    -0.107   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (0.631ns logic, 2.233ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y117.A4     net (fanout=601)      2.943   rst_read_sync
    SLICE_X77Y117.AMUX   Tilo                  0.203   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X76Y116.SR     net (fanout=3)        0.276   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X76Y116.CLK    Tremck      (-Th)    -0.107   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.508ns logic, 3.219ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X76Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.547ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      2.547ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp981.IMUX.20
    SLICE_X77Y117.A3     net (fanout=4)        1.957   DRS_DTAP_0_IBUF
    SLICE_X77Y117.A      Tilo                  0.156   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X76Y116.CLK    net (fanout=3)        0.113   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.477ns logic, 2.070ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X76Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.410ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y117.A4     net (fanout=601)      2.943   rst_read_sync
    SLICE_X77Y117.A      Tilo                  0.156   rst_read_DRS_DTAP[0]_AND_902_o
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X76Y116.CLK    net (fanout=3)        0.113   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (0.354ns logic, 3.056ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.641ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X42Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y98.C5      net (fanout=601)      2.925   rst_read_sync
    SLICE_X43Y98.CMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X42Y98.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X42Y98.CLK     Trck                  0.193   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (0.897ns logic, 3.744ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X43Y98.C4      net (fanout=4)        0.682   rbcp_reg/regXCDData<6>
    SLICE_X43Y98.CMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X42Y98.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X42Y98.CLK     Trck                  0.193   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (0.914ns logic, 1.501ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X42Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.617ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.882ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y98.C5      net (fanout=601)      2.925   rst_read_sync
    SLICE_X43Y98.C       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X42Y98.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (0.650ns logic, 3.232ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.843ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.656ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X43Y98.C4      net (fanout=4)        0.682   rbcp_reg/regXCDData<6>
    SLICE_X43Y98.C       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X42Y98.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.667ns logic, 0.989ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X42Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X43Y98.C4      net (fanout=4)        0.337   rbcp_reg/regXCDData<6>
    SLICE_X43Y98.CMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X42Y98.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X42Y98.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.486ns logic, 0.764ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y98.C5      net (fanout=601)      1.793   rst_read_sync
    SLICE_X43Y98.CMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X42Y98.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X42Y98.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.484ns logic, 2.220ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X42Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.855ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X43Y98.C4      net (fanout=4)        0.337   rbcp_reg/regXCDData<6>
    SLICE_X43Y98.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X42Y98.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.356ns logic, 0.499ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X42Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.309ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y98.C5      net (fanout=601)      1.793   rst_read_sync
    SLICE_X43Y98.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X42Y98.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.354ns logic, 1.955ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.977ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X38Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y100.B1     net (fanout=601)      2.741   rst_read_sync
    SLICE_X39Y100.BMUX   Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X38Y100.SR     net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X38Y100.CLK    Trck                  0.230   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.934ns logic, 3.043ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X39Y100.B5     net (fanout=4)        0.825   rbcp_reg/regXCDData<5>
    SLICE_X39Y100.BMUX   Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X38Y100.SR     net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X38Y100.CLK    Trck                  0.230   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (0.951ns logic, 1.127ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X38Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.801ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y100.B1     net (fanout=601)      2.741   rst_read_sync
    SLICE_X39Y100.B      Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X38Y100.CLK    net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.650ns logic, 3.048ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.700ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X39Y100.B5     net (fanout=4)        0.825   rbcp_reg/regXCDData<5>
    SLICE_X39Y100.B      Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X38Y100.CLK    net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.667ns logic, 1.132ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X38Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X39Y100.B5     net (fanout=4)        0.465   rbcp_reg/regXCDData<5>
    SLICE_X39Y100.BMUX   Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X38Y100.SR     net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X38Y100.CLK    Tremck      (-Th)    -0.107   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.510ns logic, 0.624ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y100.B1     net (fanout=601)      1.729   rst_read_sync
    SLICE_X39Y100.BMUX   Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X38Y100.SR     net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X38Y100.CLK    Tremck      (-Th)    -0.107   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.508ns logic, 1.888ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X38Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.983ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      0.983ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X39Y100.B5     net (fanout=4)        0.465   rbcp_reg/regXCDData<5>
    SLICE_X39Y100.B      Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X38Y100.CLK    net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (0.356ns logic, 0.627ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X38Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.245ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y100.B1     net (fanout=601)      1.729   rst_read_sync
    SLICE_X39Y100.B      Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X38Y100.CLK    net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.354ns logic, 1.891ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.084ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X38Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y98.B5      net (fanout=601)      2.656   rst_read_sync
    SLICE_X36Y98.BMUX    Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X38Y99.SR      net (fanout=2)        0.546   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X38Y99.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (0.882ns logic, 3.202ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X36Y98.B2      net (fanout=4)        1.089   rbcp_reg/regXCDData<4>
    SLICE_X36Y98.BMUX    Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X38Y99.SR      net (fanout=2)        0.546   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X38Y99.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.899ns logic, 1.635ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X38Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.732ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y98.B5      net (fanout=601)      2.656   rst_read_sync
    SLICE_X36Y98.B       Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X38Y99.CLK     net (fanout=2)        0.517   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.594ns logic, 3.173ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.282ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X36Y98.B2      net (fanout=4)        1.089   rbcp_reg/regXCDData<4>
    SLICE_X36Y98.B       Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X38Y99.CLK     net (fanout=2)        0.517   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.611ns logic, 1.606ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X38Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X36Y98.B2      net (fanout=4)        0.616   rbcp_reg/regXCDData<4>
    SLICE_X36Y98.BMUX    Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X38Y99.SR      net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X38Y99.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.498ns logic, 0.923ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y98.B5      net (fanout=601)      1.648   rst_read_sync
    SLICE_X36Y98.BMUX    Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X38Y99.SR      net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X38Y99.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.496ns logic, 1.955ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X38Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.268ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X36Y98.B2      net (fanout=4)        0.616   rbcp_reg/regXCDData<4>
    SLICE_X36Y98.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X38Y99.CLK     net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.356ns logic, 0.912ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X38Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.298ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y98.B5      net (fanout=601)      1.648   rst_read_sync
    SLICE_X36Y98.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X38Y99.CLK     net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.354ns logic, 1.944ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.639ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X37Y104.A3     net (fanout=601)      1.950   rst_read_sync
    SLICE_X37Y104.AMUX   Tilo                  0.313   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X37Y99.SR      net (fanout=2)        0.705   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X37Y99.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.984ns logic, 2.655ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.DQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X37Y104.A4     net (fanout=4)        1.368   rbcp_reg/regXCDData<3>
    SLICE_X37Y104.AMUX   Tilo                  0.313   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X37Y99.SR      net (fanout=2)        0.705   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X37Y99.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.001ns logic, 2.073ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.380ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X37Y104.A3     net (fanout=601)      1.950   rst_read_sync
    SLICE_X37Y104.A      Tilo                  0.259   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X37Y99.CLK     net (fanout=2)        0.519   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (0.650ns logic, 2.469ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.945ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.DQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X37Y104.A4     net (fanout=4)        1.368   rbcp_reg/regXCDData<3>
    SLICE_X37Y104.A      Tilo                  0.259   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X37Y99.CLK     net (fanout=2)        0.519   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.667ns logic, 1.887ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.DQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X37Y104.A4     net (fanout=4)        0.794   rbcp_reg/regXCDData<3>
    SLICE_X37Y104.AMUX   Tilo                  0.203   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X37Y99.SR      net (fanout=2)        0.396   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X37Y99.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.558ns logic, 1.190ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X37Y104.A3     net (fanout=601)      1.219   rst_read_sync
    SLICE_X37Y104.AMUX   Tilo                  0.203   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X37Y99.SR      net (fanout=2)        0.396   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X37Y99.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.556ns logic, 1.615ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.395ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.395ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.DQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X37Y104.A4     net (fanout=4)        0.794   rbcp_reg/regXCDData<3>
    SLICE_X37Y104.A      Tilo                  0.156   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X37Y99.CLK     net (fanout=2)        0.245   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.356ns logic, 1.039ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.818ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X37Y104.A3     net (fanout=601)      1.219   rst_read_sync
    SLICE_X37Y104.A      Tilo                  0.156   rbcp_reg/regX81Data<7>
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X37Y99.CLK     net (fanout=2)        0.245   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.354ns logic, 1.464ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.366ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X47Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y96.C3      net (fanout=601)      3.596   rst_read_sync
    SLICE_X46Y96.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X47Y96.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X47Y96.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.366ns (0.922ns logic, 4.444ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.CQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X46Y96.C4      net (fanout=4)        1.154   rbcp_reg/regXCDData<2>
    SLICE_X46Y96.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X47Y96.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X47Y96.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (0.939ns logic, 2.002ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X47Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.833ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y96.C3      net (fanout=601)      3.596   rst_read_sync
    SLICE_X46Y96.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X47Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.596ns logic, 4.070ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.258ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.CQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X46Y96.C4      net (fanout=4)        1.154   rbcp_reg/regXCDData<2>
    SLICE_X46Y96.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X47Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.613ns logic, 1.628ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X47Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.CQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X46Y96.C4      net (fanout=4)        0.700   rbcp_reg/regXCDData<2>
    SLICE_X46Y96.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X47Y96.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X47Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.538ns logic, 1.136ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y96.C3      net (fanout=601)      2.316   rst_read_sync
    SLICE_X46Y96.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X47Y96.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X47Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.536ns logic, 2.752ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X47Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.333ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.CQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X46Y96.C4      net (fanout=4)        0.700   rbcp_reg/regXCDData<2>
    SLICE_X46Y96.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X47Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.342ns logic, 0.991ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X47Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.947ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y96.C3      net (fanout=601)      2.316   rst_read_sync
    SLICE_X46Y96.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X47Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.340ns logic, 2.607ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.104ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X40Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y95.C3      net (fanout=601)      3.264   rst_read_sync
    SLICE_X41Y95.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X40Y95.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (0.919ns logic, 4.185ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.BQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X41Y95.C4      net (fanout=4)        0.529   rbcp_reg/regXCDData<1>
    SLICE_X41Y95.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X40Y95.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.936ns logic, 1.450ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.278ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y95.C3      net (fanout=601)      3.264   rst_read_sync
    SLICE_X41Y95.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (0.650ns logic, 3.571ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.996ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.BQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X41Y95.C4      net (fanout=4)        0.529   rbcp_reg/regXCDData<1>
    SLICE_X41Y95.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.667ns logic, 0.836ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X40Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.BQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X41Y95.C4      net (fanout=4)        0.248   rbcp_reg/regXCDData<1>
    SLICE_X41Y95.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.505   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X40Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.488ns logic, 0.753ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y95.C3      net (fanout=601)      2.015   rst_read_sync
    SLICE_X41Y95.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.505   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X40Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.486ns logic, 2.520ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.766ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.BQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X41Y95.C4      net (fanout=4)        0.248   rbcp_reg/regXCDData<1>
    SLICE_X41Y95.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.356ns logic, 0.410ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.531ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y95.C3      net (fanout=601)      2.015   rst_read_sync
    SLICE_X41Y95.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.354ns logic, 2.177ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.496ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X40Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y96.B3      net (fanout=601)      3.133   rst_read_sync
    SLICE_X40Y96.BMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X40Y97.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X40Y97.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.867ns logic, 3.629ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X40Y96.B5      net (fanout=4)        0.766   rbcp_reg/regXCDData<0>
    SLICE_X40Y96.BMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X40Y97.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X40Y97.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.884ns logic, 1.262ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X40Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.251ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y96.B3      net (fanout=601)      3.133   rst_read_sync
    SLICE_X40Y96.B       Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X40Y97.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (0.594ns logic, 3.654ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.601ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.898ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.408   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X40Y96.B5      net (fanout=4)        0.766   rbcp_reg/regXCDData<0>
    SLICE_X40Y96.B       Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X40Y97.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.611ns logic, 1.287ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X40Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X40Y96.B5      net (fanout=4)        0.459   rbcp_reg/regXCDData<0>
    SLICE_X40Y96.BMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X40Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X40Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.476ns logic, 0.728ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y96.B3      net (fanout=601)      1.911   rst_read_sync
    SLICE_X40Y96.BMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X40Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X40Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.474ns logic, 2.180ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X40Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.073ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y94.AQ      Tcko                  0.200   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X40Y96.B5      net (fanout=4)        0.459   rbcp_reg/regXCDData<0>
    SLICE_X40Y96.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X40Y97.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.356ns logic, 0.717ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X40Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.523ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y96.B3      net (fanout=601)      1.911   rst_read_sync
    SLICE_X40Y96.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X40Y97.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.354ns logic, 2.169ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.281ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X45Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y94.C4      net (fanout=601)      3.797   rst_read_sync
    SLICE_X47Y94.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X45Y94.SR      net (fanout=2)        0.500   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X45Y94.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (0.984ns logic, 4.297ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_5
    SLICE_X47Y94.C1      net (fanout=4)        0.903   rbcp_reg/regXCEData<5>
    SLICE_X47Y94.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X45Y94.SR      net (fanout=2)        0.500   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X45Y94.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (1.054ns logic, 1.403ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X45Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.331ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.168ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y94.C4      net (fanout=601)      3.797   rst_read_sync
    SLICE_X47Y94.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X45Y94.CLK     net (fanout=2)        0.721   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.650ns logic, 4.518ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.155ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_5
    SLICE_X47Y94.C1      net (fanout=4)        0.903   rbcp_reg/regXCEData<5>
    SLICE_X47Y94.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X45Y94.CLK     net (fanout=2)        0.721   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.720ns logic, 1.624ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X45Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_5
    SLICE_X47Y94.C1      net (fanout=4)        0.637   rbcp_reg/regXCEData<5>
    SLICE_X47Y94.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X45Y94.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X45Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.602ns logic, 0.915ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y94.C4      net (fanout=601)      2.377   rst_read_sync
    SLICE_X47Y94.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X45Y94.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X45Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.556ns logic, 2.655ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X45Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.440ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_5
    SLICE_X47Y94.C1      net (fanout=4)        0.637   rbcp_reg/regXCEData<5>
    SLICE_X47Y94.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X45Y94.CLK     net (fanout=2)        0.403   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.400ns logic, 1.040ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X45Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.134ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y94.C4      net (fanout=601)      2.377   rst_read_sync
    SLICE_X47Y94.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X45Y94.CLK     net (fanout=2)        0.403   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.354ns logic, 2.780ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.136ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X49Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y94.B5      net (fanout=601)      3.874   rst_read_sync
    SLICE_X48Y94.BMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X49Y94.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X49Y94.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (0.932ns logic, 4.204ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_7
    SLICE_X48Y94.B2      net (fanout=4)        1.155   rbcp_reg/regXCEData<7>
    SLICE_X48Y94.BMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X49Y94.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X49Y94.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.002ns logic, 1.485ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X49Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.557ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.942ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y94.B5      net (fanout=601)      3.874   rst_read_sync
    SLICE_X48Y94.B       Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X49Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (0.594ns logic, 4.348ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.206ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.293ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_7
    SLICE_X48Y94.B2      net (fanout=4)        1.155   rbcp_reg/regXCEData<7>
    SLICE_X48Y94.B       Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X49Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.664ns logic, 1.629ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X49Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_7
    SLICE_X48Y94.B2      net (fanout=4)        0.744   rbcp_reg/regXCEData<7>
    SLICE_X48Y94.BMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X49Y94.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X49Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.590ns logic, 0.911ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y94.B5      net (fanout=601)      2.451   rst_read_sync
    SLICE_X48Y94.BMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X49Y94.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X49Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (0.544ns logic, 2.618ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X49Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.435ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_7
    SLICE_X48Y94.B2      net (fanout=4)        0.744   rbcp_reg/regXCEData<7>
    SLICE_X48Y94.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X49Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.400ns logic, 1.035ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X49Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.096ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y94.B5      net (fanout=601)      2.451   rst_read_sync
    SLICE_X48Y94.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X49Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.354ns logic, 2.742ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.919ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X51Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y91.C4      net (fanout=601)      4.478   rst_read_sync
    SLICE_X50Y91.CMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X51Y91.SR      net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X51Y91.CLK     Trck                  0.302   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (0.944ns logic, 4.975ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_6
    SLICE_X50Y91.C5      net (fanout=4)        1.392   rbcp_reg/regXCEData<6>
    SLICE_X50Y91.CMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X51Y91.SR      net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X51Y91.CLK     Trck                  0.302   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.014ns logic, 1.889ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X51Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.866ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.633ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y91.C4      net (fanout=601)      4.478   rst_read_sync
    SLICE_X50Y91.C       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X51Y91.CLK     net (fanout=2)        0.559   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (0.596ns logic, 5.037ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.882ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_6
    SLICE_X50Y91.C5      net (fanout=4)        1.392   rbcp_reg/regXCEData<6>
    SLICE_X50Y91.C       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X51Y91.CLK     net (fanout=2)        0.559   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.666ns logic, 1.951ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X51Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_6
    SLICE_X50Y91.C5      net (fanout=4)        0.850   rbcp_reg/regXCEData<6>
    SLICE_X50Y91.CMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X51Y91.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X51Y91.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.592ns logic, 1.146ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y91.C4      net (fanout=601)      2.782   rst_read_sync
    SLICE_X50Y91.CMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X51Y91.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X51Y91.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.546ns logic, 3.078ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X51Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.440ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_6
    SLICE_X50Y91.C5      net (fanout=4)        0.850   rbcp_reg/regXCEData<6>
    SLICE_X50Y91.C       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X51Y91.CLK     net (fanout=2)        0.204   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.386ns logic, 1.054ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X51Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.326ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.326ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y91.C4      net (fanout=601)      2.782   rst_read_sync
    SLICE_X50Y91.C       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X51Y91.CLK     net (fanout=2)        0.204   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.340ns logic, 2.986ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.474ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X49Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y92.C4      net (fanout=601)      3.993   rst_read_sync
    SLICE_X47Y92.CMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X49Y92.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X49Y92.CLK     Trck                  0.282   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (0.986ns logic, 4.488ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_4
    SLICE_X47Y92.C5      net (fanout=4)        1.029   rbcp_reg/regXCEData<4>
    SLICE_X47Y92.CMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X49Y92.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X49Y92.CLK     Trck                  0.282   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (1.056ns logic, 1.524ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X49Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.363ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.136ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y92.C4      net (fanout=601)      3.993   rst_read_sync
    SLICE_X47Y92.C       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X49Y92.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (0.650ns logic, 4.486ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.257ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AMUX    Tshcko                0.461   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_4
    SLICE_X47Y92.C5      net (fanout=4)        1.029   rbcp_reg/regXCEData<4>
    SLICE_X47Y92.C       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X49Y92.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.720ns logic, 1.522ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X49Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_4
    SLICE_X47Y92.C5      net (fanout=4)        0.686   rbcp_reg/regXCEData<4>
    SLICE_X47Y92.CMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X49Y92.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X49Y92.CLK     Tremck      (-Th)    -0.158   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.605ns logic, 0.959ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y92.C4      net (fanout=601)      2.497   rst_read_sync
    SLICE_X47Y92.CMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X49Y92.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X49Y92.CLK     Tremck      (-Th)    -0.158   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.559ns logic, 2.770ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X49Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AMUX    Tshcko                0.244   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_4
    SLICE_X47Y92.C5      net (fanout=4)        0.686   rbcp_reg/regXCEData<4>
    SLICE_X47Y92.C       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X49Y92.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.400ns logic, 0.955ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X49Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.120ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y92.C4      net (fanout=601)      2.497   rst_read_sync
    SLICE_X47Y92.C       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X49Y92.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.354ns logic, 2.766ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.953ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X53Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y92.B5      net (fanout=601)      4.525   rst_read_sync
    SLICE_X52Y92.BMUX    Tilo                  0.261   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X53Y91.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X53Y91.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (0.932ns logic, 5.021ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X52Y92.B4      net (fanout=4)        1.704   rbcp_reg/regXCEData<3>
    SLICE_X52Y92.BMUX    Tilo                  0.261   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X53Y91.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X53Y91.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.932ns logic, 2.200ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X53Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.912ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.587ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y92.B5      net (fanout=601)      4.525   rst_read_sync
    SLICE_X52Y92.B       Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X53Y91.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (0.594ns logic, 4.993ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.733ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.766ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X52Y92.B4      net (fanout=4)        1.704   rbcp_reg/regXCEData<3>
    SLICE_X52Y92.B       Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X53Y91.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.594ns logic, 2.172ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X53Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X52Y92.B4      net (fanout=4)        1.066   rbcp_reg/regXCEData<3>
    SLICE_X52Y92.BMUX    Tilo                  0.191   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X53Y91.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X53Y91.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.544ns logic, 1.335ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y92.B5      net (fanout=601)      2.859   rst_read_sync
    SLICE_X52Y92.BMUX    Tilo                  0.191   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X53Y91.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X53Y91.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.544ns logic, 3.128ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X53Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.679ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.679ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X52Y92.B4      net (fanout=4)        1.066   rbcp_reg/regXCEData<3>
    SLICE_X52Y92.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X53Y91.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.354ns logic, 1.325ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X53Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.472ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y92.B5      net (fanout=601)      2.859   rst_read_sync
    SLICE_X52Y92.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X53Y91.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.354ns logic, 3.118ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.221ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X48Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y95.C3      net (fanout=601)      3.829   rst_read_sync
    SLICE_X48Y95.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X48Y96.SR      net (fanout=2)        0.525   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X48Y96.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (0.867ns logic, 4.354ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X48Y95.C2      net (fanout=4)        1.260   rbcp_reg/regXCEData<2>
    SLICE_X48Y95.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X48Y96.SR      net (fanout=2)        0.525   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X48Y96.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.867ns logic, 1.785ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X48Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.759ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y95.C3      net (fanout=601)      3.829   rst_read_sync
    SLICE_X48Y95.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X48Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.595ns logic, 4.145ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.328ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X48Y95.C2      net (fanout=4)        1.260   rbcp_reg/regXCEData<2>
    SLICE_X48Y95.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X48Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.595ns logic, 1.576ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X48Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X48Y95.C2      net (fanout=4)        0.820   rbcp_reg/regXCEData<2>
    SLICE_X48Y95.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X48Y96.SR      net (fanout=2)        0.298   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X48Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.474ns logic, 1.118ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y95.C3      net (fanout=601)      2.475   rst_read_sync
    SLICE_X48Y95.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X48Y96.SR      net (fanout=2)        0.298   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X48Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (0.474ns logic, 2.773ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X48Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.318ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X48Y95.C2      net (fanout=4)        0.820   rbcp_reg/regXCEData<2>
    SLICE_X48Y95.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X48Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.354ns logic, 0.964ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X48Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.973ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y95.C3      net (fanout=601)      2.475   rst_read_sync
    SLICE_X48Y95.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X48Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.354ns logic, 2.619ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.632ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X53Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y95.A2      net (fanout=601)      4.356   rst_read_sync
    SLICE_X52Y95.AMUX    Tilo                  0.261   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X53Y96.SR      net (fanout=2)        0.344   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X53Y96.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (0.932ns logic, 4.700ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y95.A4      net (fanout=4)        1.335   rbcp_reg/regXCEData<1>
    SLICE_X52Y95.AMUX    Tilo                  0.261   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X53Y96.SR      net (fanout=2)        0.344   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X53Y96.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.932ns logic, 1.679ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X53Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.051ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.448ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y95.A2      net (fanout=601)      4.356   rst_read_sync
    SLICE_X52Y95.A       Tilo                  0.203   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X53Y96.CLK     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (0.594ns logic, 4.854ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.072ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y95.A4      net (fanout=4)        1.335   rbcp_reg/regXCEData<1>
    SLICE_X52Y95.A       Tilo                  0.203   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X53Y96.CLK     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.594ns logic, 1.833ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X53Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y95.A4      net (fanout=4)        0.820   rbcp_reg/regXCEData<1>
    SLICE_X52Y95.AMUX    Tilo                  0.191   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X53Y96.SR      net (fanout=2)        0.154   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X53Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.544ns logic, 0.974ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y95.A2      net (fanout=601)      2.779   rst_read_sync
    SLICE_X52Y95.AMUX    Tilo                  0.191   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X53Y96.SR      net (fanout=2)        0.154   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X53Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.544ns logic, 2.933ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X53Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.463ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y95.A4      net (fanout=4)        0.820   rbcp_reg/regXCEData<1>
    SLICE_X52Y95.A       Tilo                  0.156   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X53Y96.CLK     net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.354ns logic, 1.109ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X53Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.422ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.422ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y95.A2      net (fanout=601)      2.779   rst_read_sync
    SLICE_X52Y95.A       Tilo                  0.156   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X53Y96.CLK     net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.354ns logic, 3.068ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.036ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X5Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X5Y122.B1      net (fanout=916)      4.564   rst_sync
    SLICE_X5Y122.BMUX    Tilo                  0.313   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X5Y121.SR      net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X5Y121.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (1.001ns logic, 5.035ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X5Y122.B5      net (fanout=5)        0.687   rbcp_reg/regX94Data<7>
    SLICE_X5Y122.BMUX    Tilo                  0.313   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X5Y121.SR      net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X5Y121.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (1.040ns logic, 1.158ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X5Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.301ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X5Y122.B1      net (fanout=916)      4.564   rst_sync
    SLICE_X5Y122.B       Tilo                  0.259   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X5Y121.CLK     net (fanout=2)        0.468   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (0.667ns logic, 5.032ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.139ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X5Y122.B5      net (fanout=5)        0.687   rbcp_reg/regX94Data<7>
    SLICE_X5Y122.B       Tilo                  0.259   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X5Y121.CLK     net (fanout=2)        0.468   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.706ns logic, 1.155ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X5Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X5Y122.B5      net (fanout=5)        0.389   rbcp_reg/regX94Data<7>
    SLICE_X5Y122.BMUX    Tilo                  0.203   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X5Y121.SR      net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X5Y121.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.592ns logic, 0.653ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X5Y122.B1      net (fanout=916)      2.890   rst_sync
    SLICE_X5Y122.BMUX    Tilo                  0.203   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X5Y121.SR      net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X5Y121.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.558ns logic, 3.154ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X5Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.038ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X5Y122.B5      net (fanout=5)        0.389   rbcp_reg/regX94Data<7>
    SLICE_X5Y122.B       Tilo                  0.156   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X5Y121.CLK     net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.390ns logic, 0.648ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X5Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.505ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      3.505ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X5Y122.B1      net (fanout=916)      2.890   rst_sync
    SLICE_X5Y122.B       Tilo                  0.156   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X5Y121.CLK     net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.356ns logic, 3.149ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.617ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X7Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y122.A5      net (fanout=916)      4.147   rst_sync
    SLICE_X7Y122.AMUX    Tilo                  0.313   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X7Y122.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X7Y122.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (1.001ns logic, 4.616ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y122.A3      net (fanout=5)        0.836   rbcp_reg/regX94Data<6>
    SLICE_X7Y122.AMUX    Tilo                  0.313   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X7Y122.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X7Y122.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.040ns logic, 1.305ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X7Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.505ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.495ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y122.A5      net (fanout=916)      4.147   rst_sync
    SLICE_X7Y122.A       Tilo                  0.259   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X7Y122.CLK     net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (0.667ns logic, 4.828ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.777ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y122.A3      net (fanout=5)        0.836   rbcp_reg/regX94Data<6>
    SLICE_X7Y122.A       Tilo                  0.259   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X7Y122.CLK     net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.706ns logic, 1.517ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X7Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y122.A3      net (fanout=5)        0.486   rbcp_reg/regX94Data<6>
    SLICE_X7Y122.AMUX    Tilo                  0.203   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X7Y122.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X7Y122.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.592ns logic, 0.774ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y122.A5      net (fanout=916)      2.585   rst_sync
    SLICE_X7Y122.AMUX    Tilo                  0.203   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X7Y122.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X7Y122.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.558ns logic, 2.873ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X7Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.230ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y122.A3      net (fanout=5)        0.486   rbcp_reg/regX94Data<6>
    SLICE_X7Y122.A       Tilo                  0.156   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X7Y122.CLK     net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.390ns logic, 0.840ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X7Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.295ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y122.A5      net (fanout=916)      2.585   rst_sync
    SLICE_X7Y122.A       Tilo                  0.156   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X7Y122.CLK     net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.356ns logic, 2.939ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.057ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X1Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X1Y125.D5      net (fanout=916)      5.371   rst_sync
    SLICE_X1Y125.DMUX    Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X1Y125.SR      net (fanout=2)        0.685   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X1Y125.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (1.001ns logic, 6.056ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X1Y125.D4      net (fanout=5)        1.225   rbcp_reg/regX94Data<5>
    SLICE_X1Y125.DMUX    Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X1Y125.SR      net (fanout=2)        0.685   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X1Y125.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.040ns logic, 1.910ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X1Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.488ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X1Y125.D5      net (fanout=916)      5.371   rst_sync
    SLICE_X1Y125.D       Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X1Y125.CLK     net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (0.667ns logic, 5.845ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.595ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X1Y125.D4      net (fanout=5)        1.225   rbcp_reg/regX94Data<5>
    SLICE_X1Y125.D       Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X1Y125.CLK     net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.706ns logic, 1.699ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X1Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X1Y125.D4      net (fanout=5)        0.755   rbcp_reg/regX94Data<5>
    SLICE_X1Y125.DMUX    Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X1Y125.SR      net (fanout=2)        0.360   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X1Y125.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.592ns logic, 1.115ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X1Y125.D5      net (fanout=916)      3.356   rst_sync
    SLICE_X1Y125.DMUX    Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X1Y125.SR      net (fanout=2)        0.360   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X1Y125.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.558ns logic, 3.716ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X1Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.436ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.436ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X1Y125.D4      net (fanout=5)        0.755   rbcp_reg/regX94Data<5>
    SLICE_X1Y125.D       Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X1Y125.CLK     net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.436ns (0.390ns logic, 1.046ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X1Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.003ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      4.003ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X1Y125.D5      net (fanout=916)      3.356   rst_sync
    SLICE_X1Y125.D       Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X1Y125.CLK     net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.356ns logic, 3.647ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X8Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X9Y128.A4      net (fanout=916)      4.509   rst_sync
    SLICE_X9Y128.AMUX    Tilo                  0.313   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X8Y127.SR      net (fanout=2)        0.790   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X8Y127.CLK     Trck                  0.229   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (0.950ns logic, 5.299ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X9Y128.A2      net (fanout=5)        1.404   rbcp_reg/regX94Data<4>
    SLICE_X9Y128.AMUX    Tilo                  0.313   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X8Y127.SR      net (fanout=2)        0.790   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X8Y127.CLK     Trck                  0.229   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.989ns logic, 2.194ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X8Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.539ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X9Y128.A4      net (fanout=916)      4.509   rst_sync
    SLICE_X9Y128.A       Tilo                  0.259   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X8Y127.CLK     net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (0.667ns logic, 4.794ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.605ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X9Y128.A2      net (fanout=5)        1.404   rbcp_reg/regX94Data<4>
    SLICE_X9Y128.A       Tilo                  0.259   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X8Y127.CLK     net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.706ns logic, 1.689ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X8Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X9Y128.A2      net (fanout=5)        0.842   rbcp_reg/regX94Data<4>
    SLICE_X9Y128.AMUX    Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X8Y127.SR      net (fanout=2)        0.435   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X8Y127.CLK     Tremck      (-Th)    -0.094   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.531ns logic, 1.277ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X9Y128.A4      net (fanout=916)      2.762   rst_sync
    SLICE_X9Y128.AMUX    Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X8Y127.SR      net (fanout=2)        0.435   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X8Y127.CLK     Tremck      (-Th)    -0.094   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (0.497ns logic, 3.197ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X8Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.345ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X9Y128.A2      net (fanout=5)        0.842   rbcp_reg/regX94Data<4>
    SLICE_X9Y128.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X8Y127.CLK     net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.390ns logic, 0.955ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X8Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.231ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X9Y128.A4      net (fanout=916)      2.762   rst_sync
    SLICE_X9Y128.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_844_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X8Y127.CLK     net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.356ns logic, 2.875ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.493ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X3Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X3Y125.D4      net (fanout=916)      5.203   rst_sync
    SLICE_X3Y125.DMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X3Y124.SR      net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X3Y124.CLK     Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.001ns logic, 5.492ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X3Y125.D5      net (fanout=5)        1.573   rbcp_reg/regX94Data<3>
    SLICE_X3Y125.DMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X3Y124.SR      net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X3Y124.CLK     Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.001ns logic, 1.862ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X3Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.663ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X3Y125.D4      net (fanout=916)      5.203   rst_sync
    SLICE_X3Y125.D       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X3Y124.CLK     net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (0.667ns logic, 5.670ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.293ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X3Y125.D5      net (fanout=5)        1.573   rbcp_reg/regX94Data<3>
    SLICE_X3Y125.D       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X3Y124.CLK     net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.667ns logic, 2.040ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X3Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X3Y125.D5      net (fanout=5)        0.939   rbcp_reg/regX94Data<3>
    SLICE_X3Y125.DMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X3Y124.SR      net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X3Y124.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.558ns logic, 1.058ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X3Y125.D4      net (fanout=916)      3.290   rst_sync
    SLICE_X3Y125.DMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X3Y124.SR      net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X3Y124.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (0.558ns logic, 3.409ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X3Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.553ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X3Y125.D5      net (fanout=5)        0.939   rbcp_reg/regX94Data<3>
    SLICE_X3Y125.D       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X3Y124.CLK     net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.356ns logic, 1.197ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X3Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.904ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      3.904ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X3Y125.D4      net (fanout=916)      3.290   rst_sync
    SLICE_X3Y125.D       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X3Y124.CLK     net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (0.356ns logic, 3.548ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.227ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X11Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X9Y131.A4      net (fanout=916)      4.730   rst_sync
    SLICE_X9Y131.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X11Y131.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X11Y131.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.001ns logic, 5.226ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X9Y131.A3      net (fanout=5)        1.338   rbcp_reg/regX94Data<2>
    SLICE_X9Y131.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X11Y131.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X11Y131.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (1.001ns logic, 1.834ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X11Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.293ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.707ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X9Y131.A4      net (fanout=916)      4.730   rst_sync
    SLICE_X9Y131.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X11Y131.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (0.667ns logic, 5.040ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.685ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X9Y131.A3      net (fanout=5)        1.338   rbcp_reg/regX94Data<2>
    SLICE_X9Y131.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X11Y131.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.667ns logic, 1.648ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X11Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X9Y131.A3      net (fanout=5)        0.786   rbcp_reg/regX94Data<2>
    SLICE_X9Y131.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X11Y131.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X11Y131.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.558ns logic, 1.060ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X9Y131.A4      net (fanout=916)      2.899   rst_sync
    SLICE_X9Y131.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X11Y131.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X11Y131.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.558ns logic, 3.173ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X11Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X9Y131.A3      net (fanout=5)        0.786   rbcp_reg/regX94Data<2>
    SLICE_X9Y131.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X11Y131.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.356ns logic, 0.909ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X11Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.378ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      3.378ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X9Y131.A4      net (fanout=916)      2.899   rst_sync
    SLICE_X9Y131.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X11Y131.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (0.356ns logic, 3.022ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.964ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X6Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y132.C4      net (fanout=916)      5.194   rst_sync
    SLICE_X7Y132.CMUX    Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X6Y132.SR      net (fanout=2)        0.819   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X6Y132.CLK     Trck                  0.230   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (0.951ns logic, 6.013ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X7Y132.C2      net (fanout=5)        1.575   rbcp_reg/regX94Data<1>
    SLICE_X7Y132.CMUX    Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X6Y132.SR      net (fanout=2)        0.819   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X6Y132.CLK     Trck                  0.230   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.951ns logic, 2.394ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X6Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.832ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y132.C4      net (fanout=916)      5.194   rst_sync
    SLICE_X7Y132.C       Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X6Y132.CLK     net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (0.667ns logic, 5.501ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.451ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X7Y132.C2      net (fanout=5)        1.575   rbcp_reg/regX94Data<1>
    SLICE_X7Y132.C       Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X6Y132.CLK     net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (0.667ns logic, 1.882ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X6Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X7Y132.C2      net (fanout=5)        0.967   rbcp_reg/regX94Data<1>
    SLICE_X7Y132.CMUX    Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X6Y132.SR      net (fanout=2)        0.427   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X6Y132.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.510ns logic, 1.394ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y132.C4      net (fanout=916)      3.156   rst_sync
    SLICE_X7Y132.CMUX    Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X6Y132.SR      net (fanout=2)        0.427   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X6Y132.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.510ns logic, 3.583ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X6Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.485ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.485ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X7Y132.C2      net (fanout=5)        0.967   rbcp_reg/regX94Data<1>
    SLICE_X7Y132.C       Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X6Y132.CLK     net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.356ns logic, 1.129ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X6Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.674ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y132.C4      net (fanout=916)      3.156   rst_sync
    SLICE_X7Y132.C       Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X6Y132.CLK     net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (0.356ns logic, 3.318ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.204ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X6Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y127.A3      net (fanout=916)      4.782   rst_sync
    SLICE_X7Y127.AMUX    Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X6Y126.SR      net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X6Y126.CLK     Trck                  0.230   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (0.951ns logic, 5.253ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X7Y127.A5      net (fanout=5)        1.391   rbcp_reg/regX94Data<0>
    SLICE_X7Y127.AMUX    Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X6Y126.SR      net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X6Y126.CLK     Trck                  0.230   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.951ns logic, 1.862ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X6Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.265ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X7Y127.A3      net (fanout=916)      4.782   rst_sync
    SLICE_X7Y127.A       Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X6Y126.CLK     net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (0.667ns logic, 5.068ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.656ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X7Y127.A5      net (fanout=5)        1.391   rbcp_reg/regX94Data<0>
    SLICE_X7Y127.A       Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X6Y126.CLK     net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.667ns logic, 1.677ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X6Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X7Y127.A5      net (fanout=5)        0.780   rbcp_reg/regX94Data<0>
    SLICE_X7Y127.AMUX    Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X6Y126.SR      net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X6Y126.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.510ns logic, 1.044ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y127.A3      net (fanout=916)      2.972   rst_sync
    SLICE_X7Y127.AMUX    Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X6Y126.SR      net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X6Y126.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (0.510ns logic, 3.236ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X6Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X7Y127.A5      net (fanout=5)        0.780   rbcp_reg/regX94Data<0>
    SLICE_X7Y127.A       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X6Y126.CLK     net (fanout=2)        0.114   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.356ns logic, 0.894ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X6Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.442ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X7Y127.A3      net (fanout=916)      2.972   rst_sync
    SLICE_X7Y127.A       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X6Y126.CLK     net (fanout=2)        0.114   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.356ns logic, 3.086ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.703ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X4Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X4Y123.A2      net (fanout=12)       1.174   rst_refclk
    SLICE_X4Y123.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X4Y123.SR      net (fanout=2)        0.662   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X4Y123.CLK     Trck                  0.215   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.867ns logic, 1.836ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X4Y123.A4      net (fanout=5)        0.790   rbcp_reg/regX94Data<7>
    SLICE_X4Y123.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X4Y123.SR      net (fanout=2)        0.662   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X4Y123.CLK     Trck                  0.215   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.923ns logic, 1.452ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X4Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.548ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X4Y123.A2      net (fanout=12)       1.174   rst_refclk
    SLICE_X4Y123.A       Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X4Y123.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.594ns logic, 1.858ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.876ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.124ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X4Y123.A4      net (fanout=5)        0.790   rbcp_reg/regX94Data<7>
    SLICE_X4Y123.A       Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X4Y123.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.650ns logic, 1.474ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X4Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X4Y123.A4      net (fanout=5)        0.439   rbcp_reg/regX94Data<7>
    SLICE_X4Y123.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X4Y123.SR      net (fanout=2)        0.397   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X4Y123.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.510ns logic, 0.836ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X4Y123.A2      net (fanout=12)       0.712   rst_refclk
    SLICE_X4Y123.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X4Y123.SR      net (fanout=2)        0.397   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X4Y123.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.474ns logic, 1.109ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X4Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.186ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X4Y123.A4      net (fanout=5)        0.439   rbcp_reg/regX94Data<7>
    SLICE_X4Y123.A       Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X4Y123.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.390ns logic, 0.796ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X4Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.423ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X4Y123.A2      net (fanout=12)       0.712   rst_refclk
    SLICE_X4Y123.A       Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X4Y123.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.354ns logic, 1.069ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.411ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X13Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X13Y126.B5     net (fanout=5)        0.901   rbcp_reg/regX94Data<6>
    SLICE_X13Y126.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X13Y127.SR     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X13Y127.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.040ns logic, 1.371ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.B1     net (fanout=12)       0.449   rst_refclk
    SLICE_X13Y126.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X13Y127.SR     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X13Y127.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.984ns logic, 0.919ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X13Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.872ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X13Y126.B5     net (fanout=5)        0.901   rbcp_reg/regX94Data<6>
    SLICE_X13Y126.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X13Y127.CLK    net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.706ns logic, 1.422ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.380ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.620ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.B1     net (fanout=12)       0.449   rst_refclk
    SLICE_X13Y126.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X13Y127.CLK    net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (0.650ns logic, 0.970ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X13Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.B1     net (fanout=12)       0.285   rst_refclk
    SLICE_X13Y126.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X13Y127.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X13Y127.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.556ns logic, 0.548ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X13Y126.B5     net (fanout=5)        0.503   rbcp_reg/regX94Data<6>
    SLICE_X13Y126.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X13Y127.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X13Y127.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.592ns logic, 0.766ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X13Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.897ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.B1     net (fanout=12)       0.285   rst_refclk
    SLICE_X13Y126.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X13Y127.CLK    net (fanout=2)        0.258   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.354ns logic, 0.543ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X13Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.151ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X13Y126.B5     net (fanout=5)        0.503   rbcp_reg/regX94Data<6>
    SLICE_X13Y126.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X13Y127.CLK    net (fanout=2)        0.258   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.390ns logic, 0.761ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.907ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X8Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.093ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X8Y132.A2      net (fanout=5)        1.290   rbcp_reg/regX94Data<5>
    SLICE_X8Y132.A       Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X8Y132.CLK     net (fanout=2)        0.967   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.650ns logic, 2.257ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.150ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X8Y132.A1      net (fanout=12)       1.289   rst_refclk
    SLICE_X8Y132.A       Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X8Y132.CLK     net (fanout=2)        0.967   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.594ns logic, 2.256ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X8Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X8Y132.A2      net (fanout=5)        1.290   rbcp_reg/regX94Data<5>
    SLICE_X8Y132.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X8Y132.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X8Y132.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.923ns logic, 1.787ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X8Y132.A1      net (fanout=12)       1.289   rst_refclk
    SLICE_X8Y132.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X8Y132.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X8Y132.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.867ns logic, 1.786ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X8Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X8Y132.A1      net (fanout=12)       0.750   rst_refclk
    SLICE_X8Y132.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X8Y132.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X8Y132.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.474ns logic, 1.046ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X8Y132.A2      net (fanout=5)        0.765   rbcp_reg/regX94Data<5>
    SLICE_X8Y132.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X8Y132.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X8Y132.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.510ns logic, 1.061ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X8Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.653ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X8Y132.A1      net (fanout=12)       0.750   rst_refclk
    SLICE_X8Y132.A       Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X8Y132.CLK     net (fanout=2)        0.549   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.354ns logic, 1.299ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X8Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.704ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.704ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X8Y132.A2      net (fanout=5)        0.765   rbcp_reg/regX94Data<5>
    SLICE_X8Y132.A       Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X8Y132.CLK     net (fanout=2)        0.549   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.390ns logic, 1.314ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.224ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X11Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X11Y129.D3     net (fanout=12)       1.465   rst_refclk
    SLICE_X11Y129.DMUX   Tilo                  0.313   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X11Y129.SR     net (fanout=2)        0.729   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X11Y129.CLK    Trck                  0.326   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.030ns logic, 2.194ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X11Y129.D5     net (fanout=5)        0.877   rbcp_reg/regX94Data<2>
    SLICE_X11Y129.DMUX   Tilo                  0.313   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X11Y129.SR     net (fanout=2)        0.729   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X11Y129.CLK    Trck                  0.326   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (1.047ns logic, 1.606ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X11Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.416ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.584ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X11Y129.D3     net (fanout=12)       1.465   rst_refclk
    SLICE_X11Y129.D      Tilo                  0.259   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X11Y129.CLK    net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (0.650ns logic, 1.934ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.987ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X11Y129.D5     net (fanout=5)        0.877   rbcp_reg/regX94Data<2>
    SLICE_X11Y129.D      Tilo                  0.259   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X11Y129.CLK    net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.667ns logic, 1.346ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X11Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X11Y129.D5     net (fanout=5)        0.463   rbcp_reg/regX94Data<2>
    SLICE_X11Y129.DMUX   Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X11Y129.SR     net (fanout=2)        0.371   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X11Y129.CLK    Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.562ns logic, 0.834ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X11Y129.D3     net (fanout=12)       0.897   rst_refclk
    SLICE_X11Y129.DMUX   Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X11Y129.SR     net (fanout=2)        0.371   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X11Y129.CLK    Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.560ns logic, 1.268ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X11Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.105ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.CQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X11Y129.D5     net (fanout=5)        0.463   rbcp_reg/regX94Data<2>
    SLICE_X11Y129.D      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X11Y129.CLK    net (fanout=2)        0.286   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.356ns logic, 0.749ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X11Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.537ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.537ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X11Y129.D3     net (fanout=12)       0.897   rst_refclk
    SLICE_X11Y129.D      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X11Y129.CLK    net (fanout=2)        0.286   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.354ns logic, 1.183ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.299ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X15Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.D4     net (fanout=12)       0.842   rst_refclk
    SLICE_X13Y126.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X15Y125.SR     net (fanout=2)        0.473   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X15Y125.CLK    Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.984ns logic, 1.315ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X13Y126.D3     net (fanout=5)        0.717   rbcp_reg/regX94Data<4>
    SLICE_X13Y126.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X15Y125.SR     net (fanout=2)        0.473   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X15Y125.CLK    Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.040ns logic, 1.190ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X15Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.824ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.176ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.D4     net (fanout=12)       0.842   rst_refclk
    SLICE_X13Y126.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X15Y125.CLK    net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.650ns logic, 1.526ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.893ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X13Y126.D3     net (fanout=5)        0.717   rbcp_reg/regX94Data<4>
    SLICE_X13Y126.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X15Y125.CLK    net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.706ns logic, 1.401ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X15Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X13Y126.D3     net (fanout=5)        0.420   rbcp_reg/regX94Data<4>
    SLICE_X13Y126.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X15Y125.SR     net (fanout=2)        0.224   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X15Y125.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.592ns logic, 0.644ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.D4     net (fanout=12)       0.492   rst_refclk
    SLICE_X13Y126.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X15Y125.SR     net (fanout=2)        0.224   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X15Y125.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.556ns logic, 0.716ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X15Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.235ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y122.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X13Y126.D3     net (fanout=5)        0.420   rbcp_reg/regX94Data<4>
    SLICE_X13Y126.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X15Y125.CLK    net (fanout=2)        0.425   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.390ns logic, 0.845ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X15Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.271ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.D4     net (fanout=12)       0.492   rst_refclk
    SLICE_X13Y126.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X15Y125.CLK    net (fanout=2)        0.425   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.354ns logic, 0.917ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.223ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X13Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.A5     net (fanout=12)       0.794   rst_refclk
    SLICE_X13Y126.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X13Y128.SR     net (fanout=2)        0.445   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X13Y128.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.984ns logic, 1.239ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X13Y126.A3     net (fanout=5)        0.751   rbcp_reg/regX94Data<3>
    SLICE_X13Y126.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X13Y128.SR     net (fanout=2)        0.445   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X13Y128.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.001ns logic, 1.196ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X13Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.823ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.A5     net (fanout=12)       0.794   rst_refclk
    SLICE_X13Y126.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X13Y128.CLK    net (fanout=2)        0.733   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.650ns logic, 1.527ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.849ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X13Y126.A3     net (fanout=5)        0.751   rbcp_reg/regX94Data<3>
    SLICE_X13Y126.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X13Y128.CLK    net (fanout=2)        0.733   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.667ns logic, 1.484ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X13Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X13Y126.A3     net (fanout=5)        0.443   rbcp_reg/regX94Data<3>
    SLICE_X13Y126.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X13Y128.SR     net (fanout=2)        0.211   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X13Y128.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.558ns logic, 0.654ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.A5     net (fanout=12)       0.459   rst_refclk
    SLICE_X13Y126.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X13Y128.SR     net (fanout=2)        0.211   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X13Y128.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.556ns logic, 0.670ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X13Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.182ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X13Y126.A3     net (fanout=5)        0.443   rbcp_reg/regX94Data<3>
    SLICE_X13Y126.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X13Y128.CLK    net (fanout=2)        0.383   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.356ns logic, 0.826ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X13Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.196ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.A5     net (fanout=12)       0.459   rst_refclk
    SLICE_X13Y126.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X13Y128.CLK    net (fanout=2)        0.383   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.354ns logic, 0.842ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.084ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X9Y134.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X9Y134.A5      net (fanout=5)        1.606   rbcp_reg/regX94Data<1>
    SLICE_X9Y134.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X9Y134.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X9Y134.CLK     Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (1.001ns logic, 2.083ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X9Y134.A4      net (fanout=12)       1.275   rst_refclk
    SLICE_X9Y134.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X9Y134.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X9Y134.CLK     Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.984ns logic, 1.752ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X9Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.043ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X9Y134.A5      net (fanout=5)        1.606   rbcp_reg/regX94Data<1>
    SLICE_X9Y134.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X9Y134.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.667ns logic, 2.290ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.391ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X9Y134.A4      net (fanout=12)       1.275   rst_refclk
    SLICE_X9Y134.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X9Y134.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.650ns logic, 1.959ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X9Y134.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X9Y134.A4      net (fanout=12)       0.702   rst_refclk
    SLICE_X9Y134.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X9Y134.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X9Y134.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.556ns logic, 0.998ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.814ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X9Y134.A5      net (fanout=5)        0.960   rbcp_reg/regX94Data<1>
    SLICE_X9Y134.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X9Y134.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X9Y134.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.558ns logic, 1.256ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X9Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.413ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X9Y134.A4      net (fanout=12)       0.702   rst_refclk
    SLICE_X9Y134.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X9Y134.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.354ns logic, 1.059ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X9Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.673ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.BQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X9Y134.A5      net (fanout=5)        0.960   rbcp_reg/regX94Data<1>
    SLICE_X9Y134.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X9Y134.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.356ns logic, 1.317ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.672ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X12Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.C4     net (fanout=12)       0.902   rst_refclk
    SLICE_X13Y126.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X12Y126.SR     net (fanout=2)        0.851   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X12Y126.CLK    Trck                  0.215   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.919ns logic, 1.753ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X13Y126.C3     net (fanout=5)        0.740   rbcp_reg/regX94Data<0>
    SLICE_X13Y126.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X12Y126.SR     net (fanout=2)        0.851   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X12Y126.CLK    Trck                  0.215   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.936ns logic, 1.591ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X12Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.141ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.859ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.C4     net (fanout=12)       0.902   rst_refclk
    SLICE_X13Y126.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X12Y126.CLK    net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.650ns logic, 1.209ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.286ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.408   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X13Y126.C3     net (fanout=5)        0.740   rbcp_reg/regX94Data<0>
    SLICE_X13Y126.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X12Y126.CLK    net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.667ns logic, 1.047ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X12Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X13Y126.C3     net (fanout=5)        0.422   rbcp_reg/regX94Data<0>
    SLICE_X13Y126.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X12Y126.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X12Y126.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.488ns logic, 0.899ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.C4     net (fanout=12)       0.478   rst_refclk
    SLICE_X13Y126.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X12Y126.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X12Y126.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.486ns logic, 0.955ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X12Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.940ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.AQ     Tcko                  0.200   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X13Y126.C3     net (fanout=5)        0.422   rbcp_reg/regX94Data<0>
    SLICE_X13Y126.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X12Y126.CLK    net (fanout=2)        0.162   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.356ns logic, 0.584ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X12Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.994ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      0.994ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y126.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X13Y126.C4     net (fanout=12)       0.478   rst_refclk
    SLICE_X13Y126.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X12Y126.CLK    net (fanout=2)        0.162   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.354ns logic, 0.640ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.417ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X50Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y94.B1      net (fanout=601)      4.181   rst_read_sync
    SLICE_X51Y94.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X50Y94.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X50Y94.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (0.934ns logic, 4.483ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X51Y94.B5      net (fanout=4)        1.079   rbcp_reg/regXCEData<0>
    SLICE_X51Y94.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X50Y94.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X50Y94.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.934ns logic, 1.381ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X50Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.358ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y94.B1      net (fanout=601)      4.181   rst_read_sync
    SLICE_X51Y94.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X50Y94.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (0.650ns logic, 4.491ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.460ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X51Y94.B5      net (fanout=4)        1.079   rbcp_reg/regXCEData<0>
    SLICE_X51Y94.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X50Y94.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.650ns logic, 1.389ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X50Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X51Y94.B5      net (fanout=4)        0.696   rbcp_reg/regXCEData<0>
    SLICE_X51Y94.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X50Y94.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X50Y94.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.508ns logic, 0.855ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y94.B1      net (fanout=601)      2.700   rst_read_sync
    SLICE_X51Y94.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X50Y94.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X50Y94.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.508ns logic, 2.859ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X50Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.215ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.215ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X51Y94.B5      net (fanout=4)        0.696   rbcp_reg/regXCEData<0>
    SLICE_X51Y94.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X50Y94.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.354ns logic, 0.861ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X50Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.219ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.219ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y94.B1      net (fanout=601)      2.700   rst_read_sync
    SLICE_X51Y94.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X50Y94.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.354ns logic, 2.865ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.868ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.132ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.868ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y121.A4     net (fanout=601)      4.401   rst_read_sync
    SLICE_X69Y121.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X68Y121.CLK    net (fanout=2)        0.817   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (0.650ns logic, 5.218ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.753ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y116.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y121.A5     net (fanout=4)        1.724   cfifo_progfull
    SLICE_X69Y121.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X68Y121.CLK    net (fanout=2)        0.817   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (0.706ns logic, 2.541ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y121.A4     net (fanout=601)      4.401   rst_read_sync
    SLICE_X69Y121.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X68Y121.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X68Y121.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (0.934ns logic, 4.870ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y116.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y121.A5     net (fanout=4)        1.724   cfifo_progfull
    SLICE_X69Y121.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X68Y121.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X68Y121.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.990ns logic, 2.193ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y116.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y121.A5     net (fanout=4)        1.094   cfifo_progfull
    SLICE_X69Y121.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X68Y121.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X68Y121.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.544ns logic, 1.382ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y121.A4     net (fanout=601)      2.800   rst_read_sync
    SLICE_X69Y121.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X68Y121.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X68Y121.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (0.508ns logic, 3.088ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.907ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y116.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y121.A5     net (fanout=4)        1.094   cfifo_progfull
    SLICE_X69Y121.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X68Y121.CLK    net (fanout=2)        0.423   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.390ns logic, 1.517ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.577ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y121.A4     net (fanout=601)      2.800   rst_read_sync
    SLICE_X69Y121.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X68Y121.CLK    net (fanout=2)        0.423   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.354ns logic, 3.223ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.457ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X45Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y129.B4     net (fanout=601)      3.195   rst_read_sync
    SLICE_X44Y129.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X45Y129.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X45Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (0.932ns logic, 3.525ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y129.B2     net (fanout=4)        1.004   dfifo_progfull<0>
    SLICE_X44Y129.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X45Y129.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X45Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.988ns logic, 1.334ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X45Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.737ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y129.B4     net (fanout=601)      3.195   rst_read_sync
    SLICE_X44Y129.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X45Y129.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.594ns logic, 3.669ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.872ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y129.B2     net (fanout=4)        1.004   dfifo_progfull<0>
    SLICE_X44Y129.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X45Y129.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.650ns logic, 1.478ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X45Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y129.B2     net (fanout=4)        0.610   dfifo_progfull<0>
    SLICE_X44Y129.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X45Y129.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X45Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.580ns logic, 0.777ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y129.B4     net (fanout=601)      2.059   rst_read_sync
    SLICE_X44Y129.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X45Y129.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X45Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.544ns logic, 2.226ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X45Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.291ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y129.B2     net (fanout=4)        0.610   dfifo_progfull<0>
    SLICE_X44Y129.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X45Y129.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.390ns logic, 0.901ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X45Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.704ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y129.B4     net (fanout=601)      2.059   rst_read_sync
    SLICE_X44Y129.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X45Y129.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.354ns logic, 2.350ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.159ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y134.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y133.B3     net (fanout=601)      3.769   rst_read_sync
    SLICE_X49Y133.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X48Y134.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X48Y134.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (0.919ns logic, 4.240ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y131.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y133.B1     net (fanout=4)        1.014   dfifo_progfull<1>
    SLICE_X49Y133.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X48Y134.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X48Y134.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.936ns logic, 1.485ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.060ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y133.B3     net (fanout=601)      3.769   rst_read_sync
    SLICE_X49Y133.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X48Y134.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.650ns logic, 4.290ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.798ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y131.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y133.B1     net (fanout=4)        1.014   dfifo_progfull<1>
    SLICE_X49Y133.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X48Y134.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.667ns logic, 1.535ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y134.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y131.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y133.B1     net (fanout=4)        0.616   dfifo_progfull<1>
    SLICE_X49Y133.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X48Y134.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X48Y134.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.488ns logic, 0.880ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y133.B3     net (fanout=601)      2.381   rst_read_sync
    SLICE_X49Y133.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X48Y134.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X48Y134.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.486ns logic, 2.645ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.230ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y131.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y133.B1     net (fanout=4)        0.616   dfifo_progfull<1>
    SLICE_X49Y133.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X48Y134.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.356ns logic, 0.874ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y134.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.993ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y133.B3     net (fanout=601)      2.381   rst_read_sync
    SLICE_X49Y133.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X48Y134.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.354ns logic, 2.639ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.416ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y127.D5     net (fanout=601)      3.168   rst_read_sync
    SLICE_X49Y127.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X46Y127.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X46Y127.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (0.934ns logic, 3.482ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y129.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y127.D2     net (fanout=4)        1.634   dfifo_progfull<2>
    SLICE_X49Y127.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X46Y127.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X46Y127.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.990ns logic, 1.948ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.687ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y127.D5     net (fanout=601)      3.168   rst_read_sync
    SLICE_X49Y127.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X46Y127.CLK    net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (0.650ns logic, 3.663ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.165ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y129.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y127.D2     net (fanout=4)        1.634   dfifo_progfull<2>
    SLICE_X49Y127.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X46Y127.CLK    net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.706ns logic, 2.129ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y129.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y127.D2     net (fanout=4)        1.075   dfifo_progfull<2>
    SLICE_X49Y127.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X46Y127.SR     net (fanout=2)        0.129   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X46Y127.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.544ns logic, 1.204ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y127.D5     net (fanout=601)      2.026   rst_read_sync
    SLICE_X49Y127.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X46Y127.SR     net (fanout=2)        0.129   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X46Y127.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.508ns logic, 2.155ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.736ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y129.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y127.D2     net (fanout=4)        1.075   dfifo_progfull<2>
    SLICE_X49Y127.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X46Y127.CLK    net (fanout=2)        0.271   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.390ns logic, 1.346ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.651ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.651ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y127.D5     net (fanout=601)      2.026   rst_read_sync
    SLICE_X49Y127.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X46Y127.CLK    net (fanout=2)        0.271   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.354ns logic, 2.297ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.196ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X47Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y132.B4     net (fanout=601)      3.716   rst_read_sync
    SLICE_X49Y132.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X47Y132.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X47Y132.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (0.984ns logic, 4.212ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y133.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y132.B5     net (fanout=4)        0.582   dfifo_progfull<3>
    SLICE_X49Y132.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X47Y132.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X47Y132.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (1.001ns logic, 1.078ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X47Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.323ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y132.B4     net (fanout=601)      3.716   rst_read_sync
    SLICE_X49Y132.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X47Y132.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.650ns logic, 4.027ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.440ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y133.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y132.B5     net (fanout=4)        0.582   dfifo_progfull<3>
    SLICE_X49Y132.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X47Y132.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.667ns logic, 0.893ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X47Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y133.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y132.B5     net (fanout=4)        0.343   dfifo_progfull<3>
    SLICE_X49Y132.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X47Y132.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X47Y132.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.558ns logic, 0.617ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y132.B4     net (fanout=601)      2.351   rst_read_sync
    SLICE_X49Y132.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X47Y132.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X47Y132.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (0.556ns logic, 2.625ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X47Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.823ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      0.823ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y133.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y132.B5     net (fanout=4)        0.343   dfifo_progfull<3>
    SLICE_X49Y132.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X47Y132.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.356ns logic, 0.467ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X47Y132.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.829ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X49Y132.B4     net (fanout=601)      2.351   rst_read_sync
    SLICE_X49Y132.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X47Y132.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.354ns logic, 2.475ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.454ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X46Y135.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y135.B4     net (fanout=601)      4.218   rst_read_sync
    SLICE_X47Y135.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X46Y135.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X46Y135.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (0.934ns logic, 4.520ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y127.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y135.B1     net (fanout=4)        1.321   dfifo_progfull<4>
    SLICE_X47Y135.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X46Y135.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X46Y135.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.951ns logic, 1.623ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X46Y135.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.825ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y135.B4     net (fanout=601)      4.218   rst_read_sync
    SLICE_X47Y135.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X46Y135.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.650ns logic, 4.525ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.705ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y127.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y135.B1     net (fanout=4)        1.321   dfifo_progfull<4>
    SLICE_X47Y135.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X46Y135.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.667ns logic, 1.628ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X46Y135.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y127.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y135.B1     net (fanout=4)        0.789   dfifo_progfull<4>
    SLICE_X47Y135.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X46Y135.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X46Y135.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.510ns logic, 0.948ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y135.B4     net (fanout=601)      2.579   rst_read_sync
    SLICE_X47Y135.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X46Y135.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X46Y135.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.508ns logic, 2.738ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X46Y135.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.307ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.307ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y127.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y135.B1     net (fanout=4)        0.789   dfifo_progfull<4>
    SLICE_X47Y135.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X46Y135.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.356ns logic, 0.951ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X46Y135.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.095ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      3.095ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y135.B4     net (fanout=601)      2.579   rst_read_sync
    SLICE_X47Y135.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X46Y135.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (0.354ns logic, 2.741ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.787ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X46Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y122.B5     net (fanout=601)      2.551   rst_read_sync
    SLICE_X47Y122.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X46Y122.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X46Y122.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (0.934ns logic, 2.853ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y128.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y122.B1     net (fanout=4)        1.313   dfifo_progfull<5>
    SLICE_X47Y122.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X46Y122.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X46Y122.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (0.951ns logic, 1.615ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X46Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.492ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y122.B5     net (fanout=601)      2.551   rst_read_sync
    SLICE_X47Y122.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X46Y122.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.650ns logic, 2.858ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.713ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y128.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y122.B1     net (fanout=4)        1.313   dfifo_progfull<5>
    SLICE_X47Y122.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X46Y122.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.667ns logic, 1.620ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X46Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y128.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y122.B1     net (fanout=4)        0.902   dfifo_progfull<5>
    SLICE_X47Y122.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X46Y122.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X46Y122.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.510ns logic, 1.061ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y122.B5     net (fanout=601)      1.668   rst_read_sync
    SLICE_X47Y122.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X46Y122.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X46Y122.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.508ns logic, 1.827ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X46Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.420ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y128.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y122.B1     net (fanout=4)        0.902   dfifo_progfull<5>
    SLICE_X47Y122.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X46Y122.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.356ns logic, 1.064ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X46Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.184ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y122.B5     net (fanout=601)      1.668   rst_read_sync
    SLICE_X47Y122.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X46Y122.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.354ns logic, 1.830ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.705ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X51Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.A4     net (fanout=601)      3.278   rst_read_sync
    SLICE_X50Y127.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.505   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X51Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.922ns logic, 3.783ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y130.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.A5     net (fanout=4)        1.210   dfifo_progfull<6>
    SLICE_X50Y127.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.505   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X51Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.939ns logic, 1.715ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.445ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.A4     net (fanout=601)      3.278   rst_read_sync
    SLICE_X50Y127.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.681   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.596ns logic, 3.959ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.496ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.504ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y130.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.A5     net (fanout=4)        1.210   dfifo_progfull<6>
    SLICE_X50Y127.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.681   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.613ns logic, 1.891ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X51Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y130.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.A5     net (fanout=4)        0.733   dfifo_progfull<6>
    SLICE_X50Y127.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.304   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X51Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.538ns logic, 1.037ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.A4     net (fanout=601)      2.111   rst_read_sync
    SLICE_X50Y127.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.304   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X51Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.536ns logic, 2.415ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.429ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y130.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.A5     net (fanout=4)        0.733   dfifo_progfull<6>
    SLICE_X50Y127.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.354   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.342ns logic, 1.087ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.805ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.A4     net (fanout=601)      2.111   rst_read_sync
    SLICE_X50Y127.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.354   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.340ns logic, 2.465ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.029ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X44Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y124.B4     net (fanout=601)      2.666   rst_read_sync
    SLICE_X44Y124.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X44Y123.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X44Y123.CLK    Trck                  0.215   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.867ns logic, 3.162ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y127.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y124.B5     net (fanout=4)        0.716   dfifo_progfull<7>
    SLICE_X44Y124.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X44Y123.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X44Y123.CLK    Trck                  0.215   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.923ns logic, 1.212ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X44Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.272ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y124.B4     net (fanout=601)      2.666   rst_read_sync
    SLICE_X44Y124.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X44Y123.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (0.594ns logic, 3.134ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.166ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.834ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y127.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y124.B5     net (fanout=4)        0.716   dfifo_progfull<7>
    SLICE_X44Y124.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X44Y123.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.650ns logic, 1.184ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X44Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y127.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y124.B5     net (fanout=4)        0.409   dfifo_progfull<7>
    SLICE_X44Y124.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X44Y123.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X44Y123.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.510ns logic, 0.678ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y124.B4     net (fanout=601)      1.719   rst_read_sync
    SLICE_X44Y124.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X44Y123.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X44Y123.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.474ns logic, 1.988ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X44Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.058ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y127.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X44Y124.B5     net (fanout=4)        0.409   dfifo_progfull<7>
    SLICE_X44Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X44Y123.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.390ns logic, 0.668ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X44Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.332ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.332ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y124.B4     net (fanout=601)      1.719   rst_read_sync
    SLICE_X44Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X44Y123.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (0.354ns logic, 1.978ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.986ns|            0|            0|            0|       282242|
| TS_dcm_gmii_clk0              |      8.000ns|      5.503ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.970ns|      7.057ns|            0|            0|       137397|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      6.036ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.617ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      7.057ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      6.249ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      6.493ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      6.227ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      6.964ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      6.204ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      5.868ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.457ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      5.159ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.416ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      5.196ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      5.454ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      3.787ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.705ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.029ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout0             |      7.500ns|      7.487ns|      6.008ns|            0|            0|       142475|           64|
|  TS_TO_drs_dtapbuf_0_LDC      |      7.500ns|      6.008ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      4.641ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      3.977ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      4.084ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      3.639ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      5.366ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      5.104ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      4.496ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.281ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      5.136ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.919ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      5.474ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.953ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      5.221ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      5.632ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.417ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     21.542ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.961ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.961ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|     10.399ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clk180          |    100.000ns|     10.399ns|      3.224ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.703ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.411ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.907ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.224ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.299ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      2.223ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      3.084ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      2.672ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.961|         |         |         |
AD9222_DCO_P   |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.961|         |         |         |
AD9222_DCO_P   |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |   10.399|         |         |         |
BP_EXTCLK_P    |   10.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |   10.399|         |         |         |
BP_EXTCLK_P    |   10.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRS_DTAP<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRS_DTAP<0>    |         |         |    0.776|    0.776|
OSC            |         |         |    6.008|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.503|         |         |         |
OSC            |    5.503|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.503|         |         |         |
OSC            |   12.162|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325348 paths, 0 nets, and 52216 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   7.057ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 23 APR 18:59:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 648 MB



