5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.vcd) 2 -o (null_stmt1.cdd) 2 -v (null_stmt1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.v 11 31 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 0 1 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt1.v 0 20 1
2 2 0 16 50008 1 21008 0 0 1 16 1 0
2 3 1 16 10001 0 1410 0 0 1 1 a
2 4 37 16 10008 1 1a 2 3
2 5 1 17 50005 1 1018 0 0 1 1 a
2 6 39 17 10007 1 2a 5 0
2 7 0 19 50008 1 21004 0 0 1 16 0 0
2 8 1 19 10001 0 1410 0 0 1 1 a
2 9 37 19 10008 1 16 7 8
4 4 16 1 11 6 6 4
4 6 17 1 0 9 9 4
4 9 19 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 null_stmt1.v 0 29 1
