
Starting:    C:\Program Files (x86)\Synplicity\fpga_C200906\BIN\mbin\synplify.exe
Install:     C:\Program Files (x86)\Synplicity\fpga_C200906
Date:        Thu Mar 06 14:49:55 2014
Version:     C-2009.06


Arguments:   -product synplify_pro C:/Users/Student/Documents/GitHub/Term-Assigment-TFE4140-mod-anal-dig-sys/Project/liaison/synthesis/command.prj
ProductType: synplify_pro

License checkout: certify
License: certify from server europa.iet.ntnu.no (Using premium license)



hier_report is not supported in current product.
island_num_paths is not supported in current product.
island_group_range is not supported in current product.
island_global_range is not supported in current product.

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\registers.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\registers.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Job: "Vhdl Compiler" terminated with error status: 2.
See log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"
Return Code: 2


Vhdl Compiler exited with errors

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running VIRTEX4 Mapper...

Launching mapper in pro mode

VIRTEX4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


island_global_range is not supported in current product.

island_group_range is not supported in current product.

island_num_paths is not supported in current product.

hier_report is not supported in current product.

island_global_range is not supported in current product.

island_group_range is not supported in current product.

island_num_paths is not supported in current product.

hier_report is not supported in current product.

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running FSM Explorer...

Fsm Explorer Completed with warnings
Return Code: 1


Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


island_global_range is not supported in current product.

island_group_range is not supported in current product.

island_num_paths is not supported in current product.

hier_report is not supported in current product.

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\registers.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\liaison.vhd

Running synthesis on command:liaison

log file: "C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr"


Running Vhdl Compiler...

Vhdl Compiler Completed
Return Code: 0


Running Analysis Property Generator...

Launching mapper in pro mode

Analysis Property Generator Completed
Return Code: 0


Analysis Property Generator Complete

Running Virtex4 Mapper...

Launching mapper in pro mode

Virtex4 Mapper Completed with warnings
Return Code: 1


Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

Opening object source file c:\users\student\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd

exit status=0


License checkin: certify

