

================================================================
== Vivado HLS Report for 'custom2'
================================================================
* Date:           Tue Jan 28 15:33:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CustomClocks2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.797|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |                         |               |  Latency  |  Interval | Pipeline|
        |         Instance        |     Module    | min | max | min | max |   Type  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_first_counter_fu_70  |first_counter  |    0|    3|    0|    3|   none  |
        |grp_first_counter_fu_86  |first_counter  |    0|    3|    0|    3|   none  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      20|      42|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      20|      42|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+-------+----+----+
    |         Instance        |     Module    | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+---------------+---------+-------+----+----+
    |grp_first_counter_fu_70  |first_counter  |        0|      0|  10|  21|
    |grp_first_counter_fu_86  |first_counter  |        0|      0|  10|  21|
    +-------------------------+---------------+---------+-------+----+----+
    |Total                    |               |        0|      0|  20|  42|
    +-------------------------+---------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|clock1        |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|clock2        |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|reset         |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|enable        |  in |    1|   ap_none  |      enable      |    pointer   |
|out_counter1  | out |    4|   ap_vld   |   out_counter1   |    pointer   |
|out_counter2  | out |    4|   ap_vld   |   out_counter2   |    pointer   |
+--------------+-----+-----+------------+------------------+--------------+

