
build/debug/MPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000514c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080053e4  080053e4  000063e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005468  08005468  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005468  08005468  00006468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005470  08005470  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005470  08005470  00006470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005474  08005474  00006474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005478  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009e0  20000010  08005488  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009f0  08005488  000079f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000253f5  00000000  00000000  00007077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035bc  00000000  00000000  0002c46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a8  00000000  00000000  0002fa28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013c6  00000000  00000000  000312d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e057  00000000  00000000  00032696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009699  00000000  00000000  000506ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00003f9c  00000000  00000000  00059d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00013118  00000000  00000000  0005dd24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  00070e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b80c 	b.w	80002c8 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f004 ff0c 	bl	80050d4 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_idiv0>:
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	20000010 	.word	0x20000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	080053cc 	.word	0x080053cc

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	20000014 	.word	0x20000014
 8000308:	080053cc 	.word	0x080053cc

0800030c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800030c:	b530      	push	{r4, r5, lr}
 800030e:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000310:	2400      	movs	r4, #0
 8000312:	9400      	str	r4, [sp, #0]
 8000314:	9401      	str	r4, [sp, #4]
 8000316:	9402      	str	r4, [sp, #8]
 8000318:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800031a:	f000 fc7d 	bl	8000c18 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800031e:	2301      	movs	r3, #1
 8000320:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000324:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000328:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800032a:	221f      	movs	r2, #31
 800032c:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000330:	2287      	movs	r2, #135	@ 0x87
 8000332:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000336:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800033a:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800033e:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000342:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000346:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800034a:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800034e:	4668      	mov	r0, sp
 8000350:	f000 fc80 	bl	8000c54 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000354:	2004      	movs	r0, #4
 8000356:	f000 fc6d 	bl	8000c34 <HAL_MPU_Enable>

}
 800035a:	b005      	add	sp, #20
 800035c:	bd30      	pop	{r4, r5, pc}
	...

08000360 <MX_GPIO_Init>:
{
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000366:	ad07      	add	r5, sp, #28
 8000368:	2400      	movs	r4, #0
 800036a:	9407      	str	r4, [sp, #28]
 800036c:	9408      	str	r4, [sp, #32]
 800036e:	9409      	str	r4, [sp, #36]	@ 0x24
 8000370:	940a      	str	r4, [sp, #40]	@ 0x28
 8000372:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000374:	4b52      	ldr	r3, [pc, #328]	@ (80004c0 <MX_GPIO_Init+0x160>)
 8000376:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800037a:	f042 0210 	orr.w	r2, r2, #16
 800037e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000382:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000386:	f002 0210 	and.w	r2, r2, #16
 800038a:	9201      	str	r2, [sp, #4]
 800038c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800038e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000392:	f042 0204 	orr.w	r2, r2, #4
 8000396:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800039a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800039e:	f002 0204 	and.w	r2, r2, #4
 80003a2:	9202      	str	r2, [sp, #8]
 80003a4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80003ae:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003b6:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80003ba:	9203      	str	r2, [sp, #12]
 80003bc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003c2:	f042 0201 	orr.w	r2, r2, #1
 80003c6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003ca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003ce:	f002 0201 	and.w	r2, r2, #1
 80003d2:	9204      	str	r2, [sp, #16]
 80003d4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003da:	f042 0202 	orr.w	r2, r2, #2
 80003de:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003e6:	f002 0202 	and.w	r2, r2, #2
 80003ea:	9205      	str	r2, [sp, #20]
 80003ec:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003f2:	f042 0208 	orr.w	r2, r2, #8
 80003f6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003fe:	f003 0308 	and.w	r3, r3, #8
 8000402:	9306      	str	r3, [sp, #24]
 8000404:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 8000406:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80004c8 <MX_GPIO_Init+0x168>
 800040a:	4622      	mov	r2, r4
 800040c:	2110      	movs	r1, #16
 800040e:	4650      	mov	r0, sl
 8000410:	f000 ff90 	bl	8001334 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 8000414:	4f2b      	ldr	r7, [pc, #172]	@ (80004c4 <MX_GPIO_Init+0x164>)
 8000416:	4622      	mov	r2, r4
 8000418:	f247 2102 	movw	r1, #29186	@ 0x7202
 800041c:	4638      	mov	r0, r7
 800041e:	f000 ff89 	bl	8001334 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 8000422:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 80004cc <MX_GPIO_Init+0x16c>
 8000426:	4622      	mov	r2, r4
 8000428:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 800042c:	4640      	mov	r0, r8
 800042e:	f000 ff81 	bl	8001334 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 8000432:	f8df 909c 	ldr.w	r9, [pc, #156]	@ 80004d0 <MX_GPIO_Init+0x170>
 8000436:	4622      	mov	r2, r4
 8000438:	217c      	movs	r1, #124	@ 0x7c
 800043a:	4648      	mov	r0, r9
 800043c:	f000 ff7a 	bl	8001334 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 8000440:	2310      	movs	r3, #16
 8000442:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000444:	2601      	movs	r6, #1
 8000446:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000448:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 800044c:	4629      	mov	r1, r5
 800044e:	4650      	mov	r0, sl
 8000450:	f000 fe60 	bl	8001114 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_B_Pin|SPU_SELECT_Pin;
 8000454:	f244 2302 	movw	r3, #16898	@ 0x4202
 8000458:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000460:	4629      	mov	r1, r5
 8000462:	4638      	mov	r0, r7
 8000464:	f000 fe56 	bl	8001114 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 8000468:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800046c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046e:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000470:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000472:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000474:	4629      	mov	r1, r5
 8000476:	4640      	mov	r0, r8
 8000478:	f000 fe4c 	bl	8001114 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 800047c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000480:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000482:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000486:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800048a:	4629      	mov	r1, r5
 800048c:	4640      	mov	r0, r8
 800048e:	f000 fe41 	bl	8001114 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_R_Pin|MPU_G_Pin;
 8000492:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000496:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000498:	2311      	movs	r3, #17
 800049a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a0:	4629      	mov	r1, r5
 80004a2:	4638      	mov	r0, r7
 80004a4:	f000 fe36 	bl	8001114 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 80004a8:	237c      	movs	r3, #124	@ 0x7c
 80004aa:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ae:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80004b2:	4629      	mov	r1, r5
 80004b4:	4648      	mov	r0, r9
 80004b6:	f000 fe2d 	bl	8001114 <HAL_GPIO_Init>
}
 80004ba:	b00c      	add	sp, #48	@ 0x30
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	58024400 	.word	0x58024400
 80004c4:	58020400 	.word	0x58020400
 80004c8:	58020800 	.word	0x58020800
 80004cc:	58021000 	.word	0x58021000
 80004d0:	58020c00 	.word	0x58020c00

080004d4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d6:	e7fe      	b.n	80004d6 <Error_Handler+0x2>

080004d8 <MX_USB_OTG_FS_PCD_Init>:
{
 80004d8:	b508      	push	{r3, lr}
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80004da:	480b      	ldr	r0, [pc, #44]	@ (8000508 <MX_USB_OTG_FS_PCD_Init+0x30>)
 80004dc:	4b0b      	ldr	r3, [pc, #44]	@ (800050c <MX_USB_OTG_FS_PCD_Init+0x34>)
 80004de:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80004e0:	2309      	movs	r3, #9
 80004e2:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80004e4:	2202      	movs	r2, #2
 80004e6:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80004e8:	2300      	movs	r3, #0
 80004ea:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80004ec:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80004ee:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80004f0:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80004f2:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80004f4:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80004f6:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80004f8:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80004fa:	f001 fa3f 	bl	800197c <HAL_PCD_Init>
 80004fe:	b900      	cbnz	r0, 8000502 <MX_USB_OTG_FS_PCD_Init+0x2a>
}
 8000500:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000502:	f7ff ffe7 	bl	80004d4 <Error_Handler>
 8000506:	bf00      	nop
 8000508:	20000040 	.word	0x20000040
 800050c:	40080000 	.word	0x40080000

08000510 <MX_SPI1_Init>:
{
 8000510:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000512:	4813      	ldr	r0, [pc, #76]	@ (8000560 <MX_SPI1_Init+0x50>)
 8000514:	4b13      	ldr	r3, [pc, #76]	@ (8000564 <MX_SPI1_Init+0x54>)
 8000516:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000518:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800051c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800051e:	2300      	movs	r3, #0
 8000520:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000522:	2203      	movs	r2, #3
 8000524:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000526:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000528:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800052a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800052e:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000530:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000532:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000534:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000536:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000538:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800053a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800053e:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000540:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000542:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000544:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000546:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000548:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800054a:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800054c:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800054e:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000550:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000552:	f003 f947 	bl	80037e4 <HAL_SPI_Init>
 8000556:	b900      	cbnz	r0, 800055a <MX_SPI1_Init+0x4a>
}
 8000558:	bd08      	pop	{r3, pc}
    Error_Handler();
 800055a:	f7ff ffbb 	bl	80004d4 <Error_Handler>
 800055e:	bf00      	nop
 8000560:	200008c4 	.word	0x200008c4
 8000564:	40013000 	.word	0x40013000

08000568 <MX_SPI3_Init>:
{
 8000568:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 800056a:	4813      	ldr	r0, [pc, #76]	@ (80005b8 <MX_SPI3_Init+0x50>)
 800056c:	4b13      	ldr	r3, [pc, #76]	@ (80005bc <MX_SPI3_Init+0x54>)
 800056e:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000570:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000574:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000576:	2300      	movs	r3, #0
 8000578:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800057a:	2203      	movs	r2, #3
 800057c:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800057e:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000580:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000582:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000586:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000588:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800058a:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800058c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800058e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000590:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000592:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000596:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000598:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800059a:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800059c:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800059e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80005a0:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80005a2:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80005a4:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80005a6:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80005a8:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80005aa:	f003 f91b 	bl	80037e4 <HAL_SPI_Init>
 80005ae:	b900      	cbnz	r0, 80005b2 <MX_SPI3_Init+0x4a>
}
 80005b0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80005b2:	f7ff ff8f 	bl	80004d4 <Error_Handler>
 80005b6:	bf00      	nop
 80005b8:	2000083c 	.word	0x2000083c
 80005bc:	40003c00 	.word	0x40003c00

080005c0 <MX_SPI4_Init>:
{
 80005c0:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 80005c2:	4813      	ldr	r0, [pc, #76]	@ (8000610 <MX_SPI4_Init+0x50>)
 80005c4:	4b13      	ldr	r3, [pc, #76]	@ (8000614 <MX_SPI4_Init+0x54>)
 80005c6:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80005c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005cc:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80005ce:	2300      	movs	r3, #0
 80005d0:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80005d2:	2203      	movs	r2, #3
 80005d4:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005d6:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005d8:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80005da:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80005de:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005e0:	61c3      	str	r3, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005e2:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80005e4:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005e6:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80005e8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80005ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005ee:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80005f0:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80005f2:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005f4:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005f6:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80005f8:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80005fa:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80005fc:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80005fe:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000600:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000602:	f003 f8ef 	bl	80037e4 <HAL_SPI_Init>
 8000606:	b900      	cbnz	r0, 800060a <MX_SPI4_Init+0x4a>
}
 8000608:	bd08      	pop	{r3, pc}
    Error_Handler();
 800060a:	f7ff ff63 	bl	80004d4 <Error_Handler>
 800060e:	bf00      	nop
 8000610:	200007b4 	.word	0x200007b4
 8000614:	40013400 	.word	0x40013400

08000618 <MX_SPI6_Init>:
{
 8000618:	b508      	push	{r3, lr}
  hspi6.Instance = SPI6;
 800061a:	4813      	ldr	r0, [pc, #76]	@ (8000668 <MX_SPI6_Init+0x50>)
 800061c:	4b13      	ldr	r3, [pc, #76]	@ (800066c <MX_SPI6_Init+0x54>)
 800061e:	6003      	str	r3, [r0, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8000620:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000624:	6043      	str	r3, [r0, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000626:	2300      	movs	r3, #0
 8000628:	6083      	str	r3, [r0, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 800062a:	2203      	movs	r2, #3
 800062c:	60c2      	str	r2, [r0, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 800062e:	6103      	str	r3, [r0, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000630:	6143      	str	r3, [r0, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8000632:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000636:	6182      	str	r2, [r0, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000638:	61c3      	str	r3, [r0, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800063a:	6203      	str	r3, [r0, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 800063c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800063e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8000640:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000642:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000646:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000648:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800064a:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800064c:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800064e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000650:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000652:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000654:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000656:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000658:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 800065a:	f003 f8c3 	bl	80037e4 <HAL_SPI_Init>
 800065e:	b900      	cbnz	r0, 8000662 <MX_SPI6_Init+0x4a>
}
 8000660:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000662:	f7ff ff37 	bl	80004d4 <Error_Handler>
 8000666:	bf00      	nop
 8000668:	2000072c 	.word	0x2000072c
 800066c:	58001400 	.word	0x58001400

08000670 <MX_UART8_Init>:
{
 8000670:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 8000672:	4816      	ldr	r0, [pc, #88]	@ (80006cc <MX_UART8_Init+0x5c>)
 8000674:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <MX_UART8_Init+0x60>)
 8000676:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 8000678:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800067c:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	2100      	movs	r1, #0
 8000680:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8000682:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8000684:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8000686:	230c      	movs	r3, #12
 8000688:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068a:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800068c:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068e:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000690:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000692:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000694:	460a      	mov	r2, r1
 8000696:	f004 f95f 	bl	8004958 <HAL_MultiProcessor_Init>
 800069a:	b970      	cbnz	r0, 80006ba <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800069c:	2100      	movs	r1, #0
 800069e:	480b      	ldr	r0, [pc, #44]	@ (80006cc <MX_UART8_Init+0x5c>)
 80006a0:	f004 f9e7 	bl	8004a72 <HAL_UARTEx_SetTxFifoThreshold>
 80006a4:	b958      	cbnz	r0, 80006be <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006a6:	2100      	movs	r1, #0
 80006a8:	4808      	ldr	r0, [pc, #32]	@ (80006cc <MX_UART8_Init+0x5c>)
 80006aa:	f004 fa07 	bl	8004abc <HAL_UARTEx_SetRxFifoThreshold>
 80006ae:	b940      	cbnz	r0, 80006c2 <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80006b0:	4806      	ldr	r0, [pc, #24]	@ (80006cc <MX_UART8_Init+0x5c>)
 80006b2:	f004 f9bf 	bl	8004a34 <HAL_UARTEx_DisableFifoMode>
 80006b6:	b930      	cbnz	r0, 80006c6 <MX_UART8_Init+0x56>
}
 80006b8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80006ba:	f7ff ff0b 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80006be:	f7ff ff09 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80006c2:	f7ff ff07 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80006c6:	f7ff ff05 	bl	80004d4 <Error_Handler>
 80006ca:	bf00      	nop
 80006cc:	200005b8 	.word	0x200005b8
 80006d0:	40007c00 	.word	0x40007c00

080006d4 <MX_WWDG1_Init>:
{
 80006d4:	b508      	push	{r3, lr}
  hwwdg1.Instance = WWDG1;
 80006d6:	4807      	ldr	r0, [pc, #28]	@ (80006f4 <MX_WWDG1_Init+0x20>)
 80006d8:	4b07      	ldr	r3, [pc, #28]	@ (80006f8 <MX_WWDG1_Init+0x24>)
 80006da:	6003      	str	r3, [r0, #0]
  hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 80006dc:	2300      	movs	r3, #0
 80006de:	6043      	str	r3, [r0, #4]
  hwwdg1.Init.Window = 64;
 80006e0:	2240      	movs	r2, #64	@ 0x40
 80006e2:	6082      	str	r2, [r0, #8]
  hwwdg1.Init.Counter = 64;
 80006e4:	60c2      	str	r2, [r0, #12]
  hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 80006e6:	6103      	str	r3, [r0, #16]
  if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 80006e8:	f004 fa0d 	bl	8004b06 <HAL_WWDG_Init>
 80006ec:	b900      	cbnz	r0, 80006f0 <MX_WWDG1_Init+0x1c>
}
 80006ee:	bd08      	pop	{r3, pc}
    Error_Handler();
 80006f0:	f7ff fef0 	bl	80004d4 <Error_Handler>
 80006f4:	2000002c 	.word	0x2000002c
 80006f8:	50003000 	.word	0x50003000

080006fc <MX_UART4_Init>:
{
 80006fc:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 80006fe:	4816      	ldr	r0, [pc, #88]	@ (8000758 <MX_UART4_Init+0x5c>)
 8000700:	4b16      	ldr	r3, [pc, #88]	@ (800075c <MX_UART4_Init+0x60>)
 8000702:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8000704:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000708:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	2100      	movs	r1, #0
 800070c:	6081      	str	r1, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800070e:	60c1      	str	r1, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000710:	6101      	str	r1, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000712:	230c      	movs	r3, #12
 8000714:	6143      	str	r3, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000716:	6181      	str	r1, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	61c1      	str	r1, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071a:	6201      	str	r1, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800071c:	6241      	str	r1, [r0, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800071e:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000720:	460a      	mov	r2, r1
 8000722:	f004 f919 	bl	8004958 <HAL_MultiProcessor_Init>
 8000726:	b970      	cbnz	r0, 8000746 <MX_UART4_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000728:	2100      	movs	r1, #0
 800072a:	480b      	ldr	r0, [pc, #44]	@ (8000758 <MX_UART4_Init+0x5c>)
 800072c:	f004 f9a1 	bl	8004a72 <HAL_UARTEx_SetTxFifoThreshold>
 8000730:	b958      	cbnz	r0, 800074a <MX_UART4_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000732:	2100      	movs	r1, #0
 8000734:	4808      	ldr	r0, [pc, #32]	@ (8000758 <MX_UART4_Init+0x5c>)
 8000736:	f004 f9c1 	bl	8004abc <HAL_UARTEx_SetRxFifoThreshold>
 800073a:	b940      	cbnz	r0, 800074e <MX_UART4_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800073c:	4806      	ldr	r0, [pc, #24]	@ (8000758 <MX_UART4_Init+0x5c>)
 800073e:	f004 f979 	bl	8004a34 <HAL_UARTEx_DisableFifoMode>
 8000742:	b930      	cbnz	r0, 8000752 <MX_UART4_Init+0x56>
}
 8000744:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000746:	f7ff fec5 	bl	80004d4 <Error_Handler>
    Error_Handler();
 800074a:	f7ff fec3 	bl	80004d4 <Error_Handler>
    Error_Handler();
 800074e:	f7ff fec1 	bl	80004d4 <Error_Handler>
    Error_Handler();
 8000752:	f7ff febf 	bl	80004d4 <Error_Handler>
 8000756:	bf00      	nop
 8000758:	2000064c 	.word	0x2000064c
 800075c:	40004c00 	.word	0x40004c00

08000760 <MX_FDCAN1_Init>:
{
 8000760:	b508      	push	{r3, lr}
  hfdcan1.Instance = FDCAN1;
 8000762:	4814      	ldr	r0, [pc, #80]	@ (80007b4 <MX_FDCAN1_Init+0x54>)
 8000764:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <MX_FDCAN1_Init+0x58>)
 8000766:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000768:	2300      	movs	r3, #0
 800076a:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800076c:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800076e:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000770:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000772:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000774:	2210      	movs	r2, #16
 8000776:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000778:	2201      	movs	r2, #1
 800077a:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 800077c:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800077e:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000780:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000782:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000784:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000786:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000788:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800078a:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800078c:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800078e:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000790:	2204      	movs	r2, #4
 8000792:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000794:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000796:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000798:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800079a:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800079c:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800079e:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80007a0:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007a2:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80007a4:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007a6:	f000 fb6b 	bl	8000e80 <HAL_FDCAN_Init>
 80007aa:	b900      	cbnz	r0, 80007ae <MX_FDCAN1_Init+0x4e>
}
 80007ac:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007ae:	f7ff fe91 	bl	80004d4 <Error_Handler>
 80007b2:	bf00      	nop
 80007b4:	2000094c 	.word	0x2000094c
 80007b8:	4000a000 	.word	0x4000a000

080007bc <MX_USART1_UART_Init>:
{
 80007bc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80007be:	4815      	ldr	r0, [pc, #84]	@ (8000814 <MX_USART1_UART_Init+0x58>)
 80007c0:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_USART1_UART_Init+0x5c>)
 80007c2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80007c4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80007c8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ca:	2300      	movs	r3, #0
 80007cc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007ce:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007d0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007d2:	220c      	movs	r2, #12
 80007d4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007da:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007dc:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007de:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007e0:	f004 f887 	bl	80048f2 <HAL_UART_Init>
 80007e4:	b970      	cbnz	r0, 8000804 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007e6:	2100      	movs	r1, #0
 80007e8:	480a      	ldr	r0, [pc, #40]	@ (8000814 <MX_USART1_UART_Init+0x58>)
 80007ea:	f004 f942 	bl	8004a72 <HAL_UARTEx_SetTxFifoThreshold>
 80007ee:	b958      	cbnz	r0, 8000808 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f0:	2100      	movs	r1, #0
 80007f2:	4808      	ldr	r0, [pc, #32]	@ (8000814 <MX_USART1_UART_Init+0x58>)
 80007f4:	f004 f962 	bl	8004abc <HAL_UARTEx_SetRxFifoThreshold>
 80007f8:	b940      	cbnz	r0, 800080c <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007fa:	4806      	ldr	r0, [pc, #24]	@ (8000814 <MX_USART1_UART_Init+0x58>)
 80007fc:	f004 f91a 	bl	8004a34 <HAL_UARTEx_DisableFifoMode>
 8000800:	b930      	cbnz	r0, 8000810 <MX_USART1_UART_Init+0x54>
}
 8000802:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000804:	f7ff fe66 	bl	80004d4 <Error_Handler>
    Error_Handler();
 8000808:	f7ff fe64 	bl	80004d4 <Error_Handler>
    Error_Handler();
 800080c:	f7ff fe62 	bl	80004d4 <Error_Handler>
    Error_Handler();
 8000810:	f7ff fe60 	bl	80004d4 <Error_Handler>
 8000814:	20000524 	.word	0x20000524
 8000818:	40011000 	.word	0x40011000

0800081c <MX_TIM1_Init>:
{
 800081c:	b510      	push	{r4, lr}
 800081e:	b096      	sub	sp, #88	@ 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000820:	2400      	movs	r4, #0
 8000822:	9413      	str	r4, [sp, #76]	@ 0x4c
 8000824:	9414      	str	r4, [sp, #80]	@ 0x50
 8000826:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000828:	940c      	str	r4, [sp, #48]	@ 0x30
 800082a:	940d      	str	r4, [sp, #52]	@ 0x34
 800082c:	940e      	str	r4, [sp, #56]	@ 0x38
 800082e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8000830:	9410      	str	r4, [sp, #64]	@ 0x40
 8000832:	9411      	str	r4, [sp, #68]	@ 0x44
 8000834:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000836:	222c      	movs	r2, #44	@ 0x2c
 8000838:	4621      	mov	r1, r4
 800083a:	a801      	add	r0, sp, #4
 800083c:	f004 fc0f 	bl	800505e <memset>
  htim1.Instance = TIM1;
 8000840:	4824      	ldr	r0, [pc, #144]	@ (80008d4 <MX_TIM1_Init+0xb8>)
 8000842:	4b25      	ldr	r3, [pc, #148]	@ (80008d8 <MX_TIM1_Init+0xbc>)
 8000844:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000846:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000848:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 800084a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800084e:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000850:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000852:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000854:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000856:	f003 fa59 	bl	8003d0c <HAL_TIM_PWM_Init>
 800085a:	2800      	cmp	r0, #0
 800085c:	d131      	bne.n	80008c2 <MX_TIM1_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800085e:	2300      	movs	r3, #0
 8000860:	9313      	str	r3, [sp, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000862:	9314      	str	r3, [sp, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000864:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000866:	a913      	add	r1, sp, #76	@ 0x4c
 8000868:	481a      	ldr	r0, [pc, #104]	@ (80008d4 <MX_TIM1_Init+0xb8>)
 800086a:	f003 fb67 	bl	8003f3c <HAL_TIMEx_MasterConfigSynchronization>
 800086e:	2800      	cmp	r0, #0
 8000870:	d129      	bne.n	80008c6 <MX_TIM1_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000872:	2360      	movs	r3, #96	@ 0x60
 8000874:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000876:	2200      	movs	r2, #0
 8000878:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800087a:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800087c:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800087e:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000880:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000882:	9212      	str	r2, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000884:	a90c      	add	r1, sp, #48	@ 0x30
 8000886:	4813      	ldr	r0, [pc, #76]	@ (80008d4 <MX_TIM1_Init+0xb8>)
 8000888:	f003 faba 	bl	8003e00 <HAL_TIM_PWM_ConfigChannel>
 800088c:	b9e8      	cbnz	r0, 80008ca <MX_TIM1_Init+0xae>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800088e:	2300      	movs	r3, #0
 8000890:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000892:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000894:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000896:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000898:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800089a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800089e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008a0:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008a2:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80008a8:	9209      	str	r2, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008aa:	930a      	str	r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008ac:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008ae:	a901      	add	r1, sp, #4
 80008b0:	4808      	ldr	r0, [pc, #32]	@ (80008d4 <MX_TIM1_Init+0xb8>)
 80008b2:	f003 fb93 	bl	8003fdc <HAL_TIMEx_ConfigBreakDeadTime>
 80008b6:	b950      	cbnz	r0, 80008ce <MX_TIM1_Init+0xb2>
  HAL_TIM_MspPostInit(&htim1);
 80008b8:	4806      	ldr	r0, [pc, #24]	@ (80008d4 <MX_TIM1_Init+0xb8>)
 80008ba:	f000 ff05 	bl	80016c8 <HAL_TIM_MspPostInit>
}
 80008be:	b016      	add	sp, #88	@ 0x58
 80008c0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80008c2:	f7ff fe07 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80008c6:	f7ff fe05 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80008ca:	f7ff fe03 	bl	80004d4 <Error_Handler>
    Error_Handler();
 80008ce:	f7ff fe01 	bl	80004d4 <Error_Handler>
 80008d2:	bf00      	nop
 80008d4:	200006e0 	.word	0x200006e0
 80008d8:	40010000 	.word	0x40010000

080008dc <SystemClock_Config>:
{
 80008dc:	b500      	push	{lr}
 80008de:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e0:	224c      	movs	r2, #76	@ 0x4c
 80008e2:	2100      	movs	r1, #0
 80008e4:	a809      	add	r0, sp, #36	@ 0x24
 80008e6:	f004 fbba 	bl	800505e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ea:	2220      	movs	r2, #32
 80008ec:	2100      	movs	r1, #0
 80008ee:	a801      	add	r0, sp, #4
 80008f0:	f004 fbb5 	bl	800505e <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008f4:	2002      	movs	r0, #2
 80008f6:	f001 f8d7 	bl	8001aa8 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008fa:	2300      	movs	r3, #0
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	4b27      	ldr	r3, [pc, #156]	@ (800099c <SystemClock_Config+0xc0>)
 8000900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000902:	f022 0201 	bic.w	r2, r2, #1
 8000906:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	9300      	str	r3, [sp, #0]
 8000910:	4a23      	ldr	r2, [pc, #140]	@ (80009a0 <SystemClock_Config+0xc4>)
 8000912:	6993      	ldr	r3, [r2, #24]
 8000914:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800091c:	6193      	str	r3, [r2, #24]
 800091e:	6993      	ldr	r3, [r2, #24]
 8000920:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000928:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <SystemClock_Config+0xc4>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000930:	d0fa      	beq.n	8000928 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000932:	2322      	movs	r3, #34	@ 0x22
 8000934:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000936:	2301      	movs	r3, #1
 8000938:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093a:	2240      	movs	r2, #64	@ 0x40
 800093c:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800093e:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000940:	2302      	movs	r3, #2
 8000942:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000944:	2200      	movs	r2, #0
 8000946:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000948:	2104      	movs	r1, #4
 800094a:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 800094c:	210a      	movs	r1, #10
 800094e:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000950:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 18;
 8000952:	2112      	movs	r1, #18
 8000954:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000956:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000958:	210c      	movs	r1, #12
 800095a:	9119      	str	r1, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800095c:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800095e:	921b      	str	r2, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000960:	a809      	add	r0, sp, #36	@ 0x24
 8000962:	f001 f8d3 	bl	8001b0c <HAL_RCC_OscConfig>
 8000966:	b9a8      	cbnz	r0, 8000994 <SystemClock_Config+0xb8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000968:	233f      	movs	r3, #63	@ 0x3f
 800096a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096c:	2303      	movs	r3, #3
 800096e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000970:	2300      	movs	r3, #0
 8000972:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000974:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000976:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000978:	2340      	movs	r3, #64	@ 0x40
 800097a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800097c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000980:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000982:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000984:	2101      	movs	r1, #1
 8000986:	a801      	add	r0, sp, #4
 8000988:	f001 fd14 	bl	80023b4 <HAL_RCC_ClockConfig>
 800098c:	b920      	cbnz	r0, 8000998 <SystemClock_Config+0xbc>
}
 800098e:	b01d      	add	sp, #116	@ 0x74
 8000990:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000994:	f7ff fd9e 	bl	80004d4 <Error_Handler>
    Error_Handler();
 8000998:	f7ff fd9c 	bl	80004d4 <Error_Handler>
 800099c:	58000400 	.word	0x58000400
 80009a0:	58024800 	.word	0x58024800

080009a4 <main>:
{
 80009a4:	b508      	push	{r3, lr}
  MPU_Config();
 80009a6:	f7ff fcb1 	bl	800030c <MPU_Config>
  HAL_Init();
 80009aa:	f000 f873 	bl	8000a94 <HAL_Init>
  SystemClock_Config();
 80009ae:	f7ff ff95 	bl	80008dc <SystemClock_Config>
  MX_GPIO_Init();
 80009b2:	f7ff fcd5 	bl	8000360 <MX_GPIO_Init>
  MX_USB_OTG_FS_PCD_Init();
 80009b6:	f7ff fd8f 	bl	80004d8 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI1_Init();
 80009ba:	f7ff fda9 	bl	8000510 <MX_SPI1_Init>
  MX_SPI3_Init();
 80009be:	f7ff fdd3 	bl	8000568 <MX_SPI3_Init>
  MX_SPI4_Init();
 80009c2:	f7ff fdfd 	bl	80005c0 <MX_SPI4_Init>
  MX_SPI6_Init();
 80009c6:	f7ff fe27 	bl	8000618 <MX_SPI6_Init>
  MX_UART8_Init();
 80009ca:	f7ff fe51 	bl	8000670 <MX_UART8_Init>
  MX_WWDG1_Init();
 80009ce:	f7ff fe81 	bl	80006d4 <MX_WWDG1_Init>
  MX_UART4_Init();
 80009d2:	f7ff fe93 	bl	80006fc <MX_UART4_Init>
  MX_FDCAN1_Init();
 80009d6:	f7ff fec3 	bl	8000760 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80009da:	f7ff feef 	bl	80007bc <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80009de:	f7ff ff1d 	bl	800081c <MX_TIM1_Init>
  HAL_Delay(2000);
 80009e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80009e6:	f000 f895 	bl	8000b14 <HAL_Delay>
HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 80009ea:	4c15      	ldr	r4, [pc, #84]	@ (8000a40 <main+0x9c>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009f2:	4620      	mov	r0, r4
 80009f4:	f000 fc9e 	bl	8001334 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80009f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009fc:	f000 f88a 	bl	8000b14 <HAL_Delay>
    HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a06:	4620      	mov	r0, r4
 8000a08:	f000 fc94 	bl	8001334 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000a0c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a10:	f000 f880 	bl	8000b14 <HAL_Delay>
    HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 8000a14:	4c0a      	ldr	r4, [pc, #40]	@ (8000a40 <main+0x9c>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	f000 fc89 	bl	8001334 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000a22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a26:	f000 f875 	bl	8000b14 <HAL_Delay>
    HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a30:	4620      	mov	r0, r4
 8000a32:	f000 fc7f 	bl	8001334 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000a36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a3a:	f000 f86b 	bl	8000b14 <HAL_Delay>
  while (1)
 8000a3e:	e7e9      	b.n	8000a14 <main+0x70>
 8000a40:	58020400 	.word	0x58020400

08000a44 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a44:	4b10      	ldr	r3, [pc, #64]	@ (8000a88 <HAL_InitTick+0x44>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b90b      	cbnz	r3, 8000a4e <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000a4a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a4c:	4770      	bx	lr
{
 8000a4e:	b510      	push	{r4, lr}
 8000a50:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8000a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a8c <HAL_InitTick+0x48>)
 8000a5c:	6810      	ldr	r0, [r2, #0]
 8000a5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a62:	f000 f8c5 	bl	8000bf0 <HAL_SYSTICK_Config>
 8000a66:	b968      	cbnz	r0, 8000a84 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a68:	2c0f      	cmp	r4, #15
 8000a6a:	d901      	bls.n	8000a70 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	e00a      	b.n	8000a86 <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a70:	2200      	movs	r2, #0
 8000a72:	4621      	mov	r1, r4
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295
 8000a78:	f000 f8aa 	bl	8000bd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a7c:	4b04      	ldr	r3, [pc, #16]	@ (8000a90 <HAL_InitTick+0x4c>)
 8000a7e:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000a80:	2000      	movs	r0, #0
 8000a82:	e000      	b.n	8000a86 <HAL_InitTick+0x42>
      return HAL_ERROR;
 8000a84:	2001      	movs	r0, #1
}
 8000a86:	bd10      	pop	{r4, pc}
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	2000000c 	.word	0x2000000c
 8000a90:	20000004 	.word	0x20000004

08000a94 <HAL_Init>:
{
 8000a94:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a96:	2003      	movs	r0, #3
 8000a98:	f000 f888 	bl	8000bac <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000a9c:	f001 fb8e 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 8000aa0:	490f      	ldr	r1, [pc, #60]	@ (8000ae0 <HAL_Init+0x4c>)
 8000aa2:	698b      	ldr	r3, [r1, #24]
 8000aa4:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae4 <HAL_Init+0x50>)
 8000aaa:	5cd3      	ldrb	r3, [r2, r3]
 8000aac:	f003 031f 	and.w	r3, r3, #31
 8000ab0:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ab2:	698b      	ldr	r3, [r1, #24]
 8000ab4:	f003 030f 	and.w	r3, r3, #15
 8000ab8:	5cd3      	ldrb	r3, [r2, r3]
 8000aba:	f003 031f 	and.w	r3, r3, #31
 8000abe:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac2:	4a09      	ldr	r2, [pc, #36]	@ (8000ae8 <HAL_Init+0x54>)
 8000ac4:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000ac6:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <HAL_Init+0x58>)
 8000ac8:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aca:	200f      	movs	r0, #15
 8000acc:	f7ff ffba 	bl	8000a44 <HAL_InitTick>
 8000ad0:	b110      	cbz	r0, 8000ad8 <HAL_Init+0x44>
    return HAL_ERROR;
 8000ad2:	2401      	movs	r4, #1
}
 8000ad4:	4620      	mov	r0, r4
 8000ad6:	bd10      	pop	{r4, pc}
 8000ad8:	4604      	mov	r4, r0
  HAL_MspInit();
 8000ada:	f000 fc31 	bl	8001340 <HAL_MspInit>
  return HAL_OK;
 8000ade:	e7f9      	b.n	8000ad4 <HAL_Init+0x40>
 8000ae0:	58024400 	.word	0x58024400
 8000ae4:	08005458 	.word	0x08005458
 8000ae8:	20000008 	.word	0x20000008
 8000aec:	2000000c 	.word	0x2000000c

08000af0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000af0:	4b03      	ldr	r3, [pc, #12]	@ (8000b00 <HAL_IncTick+0x10>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	4a03      	ldr	r2, [pc, #12]	@ (8000b04 <HAL_IncTick+0x14>)
 8000af6:	6811      	ldr	r1, [r2, #0]
 8000af8:	440b      	add	r3, r1
 8000afa:	6013      	str	r3, [r2, #0]
}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000000 	.word	0x20000000
 8000b04:	200009ec 	.word	0x200009ec

08000b08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b08:	4b01      	ldr	r3, [pc, #4]	@ (8000b10 <HAL_GetTick+0x8>)
 8000b0a:	6818      	ldr	r0, [r3, #0]
}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	200009ec 	.word	0x200009ec

08000b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b14:	b538      	push	{r3, r4, r5, lr}
 8000b16:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b18:	f7ff fff6 	bl	8000b08 <HAL_GetTick>
 8000b1c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b1e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000b22:	d002      	beq.n	8000b2a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b24:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <HAL_Delay+0x24>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b2a:	f7ff ffed 	bl	8000b08 <HAL_GetTick>
 8000b2e:	1b40      	subs	r0, r0, r5
 8000b30:	42a0      	cmp	r0, r4
 8000b32:	d3fa      	bcc.n	8000b2a <HAL_Delay+0x16>
  {
  }
}
 8000b34:	bd38      	pop	{r3, r4, r5, pc}
 8000b36:	bf00      	nop
 8000b38:	20000000 	.word	0x20000000

08000b3c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000b3c:	4b01      	ldr	r3, [pc, #4]	@ (8000b44 <HAL_GetREVID+0x8>)
 8000b3e:	6818      	ldr	r0, [r3, #0]
}
 8000b40:	0c00      	lsrs	r0, r0, #16
 8000b42:	4770      	bx	lr
 8000b44:	5c001000 	.word	0x5c001000

08000b48 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000b48:	2800      	cmp	r0, #0
 8000b4a:	db04      	blt.n	8000b56 <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	0109      	lsls	r1, r1, #4
 8000b4e:	b2c9      	uxtb	r1, r1
 8000b50:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <__NVIC_SetPriority+0x1c>)
 8000b52:	5419      	strb	r1, [r3, r0]
 8000b54:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b56:	f000 000f 	and.w	r0, r0, #15
 8000b5a:	0109      	lsls	r1, r1, #4
 8000b5c:	b2c9      	uxtb	r1, r1
 8000b5e:	4b02      	ldr	r3, [pc, #8]	@ (8000b68 <__NVIC_SetPriority+0x20>)
 8000b60:	5419      	strb	r1, [r3, r0]
  }
}
 8000b62:	4770      	bx	lr
 8000b64:	e000e400 	.word	0xe000e400
 8000b68:	e000ed14 	.word	0xe000ed14

08000b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b6c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b6e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b72:	f1c0 0c07 	rsb	ip, r0, #7
 8000b76:	f1bc 0f04 	cmp.w	ip, #4
 8000b7a:	bf28      	it	cs
 8000b7c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b80:	1d03      	adds	r3, r0, #4
 8000b82:	2b06      	cmp	r3, #6
 8000b84:	d90f      	bls.n	8000ba6 <NVIC_EncodePriority+0x3a>
 8000b86:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b88:	f04f 3eff 	mov.w	lr, #4294967295
 8000b8c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000b90:	ea21 0100 	bic.w	r1, r1, r0
 8000b94:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b96:	fa0e fe03 	lsl.w	lr, lr, r3
 8000b9a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000b9e:	ea41 0002 	orr.w	r0, r1, r2
 8000ba2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e7ee      	b.n	8000b88 <NVIC_EncodePriority+0x1c>
	...

08000bac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bac:	4906      	ldr	r1, [pc, #24]	@ (8000bc8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000bae:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000bb4:	041b      	lsls	r3, r3, #16
 8000bb6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bb8:	0200      	lsls	r0, r0, #8
 8000bba:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bbe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000bc0:	4a02      	ldr	r2, [pc, #8]	@ (8000bcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000bc2:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000bc4:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00
 8000bcc:	05fa0000 	.word	0x05fa0000

08000bd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd0:	b510      	push	{r4, lr}
 8000bd2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <HAL_NVIC_SetPriority+0x1c>)
 8000bd6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000bdc:	f7ff ffc6 	bl	8000b6c <NVIC_EncodePriority>
 8000be0:	4601      	mov	r1, r0
 8000be2:	4620      	mov	r0, r4
 8000be4:	f7ff ffb0 	bl	8000b48 <__NVIC_SetPriority>
}
 8000be8:	bd10      	pop	{r4, pc}
 8000bea:	bf00      	nop
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf0:	3801      	subs	r0, #1
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d20b      	bcs.n	8000c10 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000bfc:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfe:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <HAL_SYSTICK_Config+0x24>)
 8000c00:	21f0      	movs	r1, #240	@ 0xf0
 8000c02:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c06:	2000      	movs	r0, #0
 8000c08:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0a:	2207      	movs	r2, #7
 8000c0c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c0e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c10:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000c18:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000c1c:	4b04      	ldr	r3, [pc, #16]	@ (8000c30 <HAL_MPU_Disable+0x18>)
 8000c1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c20:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000c24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000c26:	2200      	movs	r2, #0
 8000c28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000c34:	f040 0001 	orr.w	r0, r0, #1
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <HAL_MPU_Enable+0x1c>)
 8000c3a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c40:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000c44:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000c46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c4a:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000c54:	7843      	ldrb	r3, [r0, #1]
 8000c56:	4a14      	ldr	r2, [pc, #80]	@ (8000ca8 <HAL_MPU_ConfigRegion+0x54>)
 8000c58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000c5c:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000c60:	f023 0301 	bic.w	r3, r3, #1
 8000c64:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000c68:	6843      	ldr	r3, [r0, #4]
 8000c6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000c6e:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000c70:	7ac3      	ldrb	r3, [r0, #11]
 8000c72:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000c74:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000c78:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000c7a:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000c7e:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000c80:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000c84:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000c86:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000c8a:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000c8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000c90:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000c92:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000c96:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000c98:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000c9c:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000c9e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ca0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000cac:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000cae:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000cb0:	6804      	ldr	r4, [r0, #0]
 8000cb2:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8000e74 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000cb8:	4013      	ands	r3, r2
 8000cba:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000cbe:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000cc2:	6804      	ldr	r4, [r0, #0]
 8000cc4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000cc8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000ccc:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000cce:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000cd2:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000cd6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000cd8:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000cda:	6804      	ldr	r4, [r0, #0]
 8000cdc:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000ce0:	4011      	ands	r1, r2
 8000ce2:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000ce6:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000cea:	6804      	ldr	r4, [r0, #0]
 8000cec:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000cf0:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000cf4:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000cf6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cfa:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000cfe:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000d00:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000d04:	6804      	ldr	r4, [r0, #0]
 8000d06:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000d0a:	4011      	ands	r1, r2
 8000d0c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d10:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000d14:	6804      	ldr	r4, [r0, #0]
 8000d16:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000d1a:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000d1e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000d20:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d24:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000d28:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000d2a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000d2c:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000d30:	6804      	ldr	r4, [r0, #0]
 8000d32:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000d36:	4011      	ands	r1, r2
 8000d38:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d3c:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000d40:	6804      	ldr	r4, [r0, #0]
 8000d42:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000d46:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000d4a:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000d4c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d50:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000d54:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000d56:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000d58:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000d5c:	6804      	ldr	r4, [r0, #0]
 8000d5e:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000d62:	4011      	ands	r1, r2
 8000d64:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d68:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000d6c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000d6e:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000d70:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000d74:	6804      	ldr	r4, [r0, #0]
 8000d76:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000d7a:	4011      	ands	r1, r2
 8000d7c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d80:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000d84:	6804      	ldr	r4, [r0, #0]
 8000d86:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000d8a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000d8e:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000d90:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d94:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000d98:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000d9a:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000d9e:	6804      	ldr	r4, [r0, #0]
 8000da0:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000da4:	400a      	ands	r2, r1
 8000da6:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000daa:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000dae:	6802      	ldr	r2, [r0, #0]
 8000db0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000db4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000db8:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000dc2:	6802      	ldr	r2, [r0, #0]
 8000dc4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000dc8:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000dcc:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000dce:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000dd2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000dd6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000dd8:	4a27      	ldr	r2, [pc, #156]	@ (8000e78 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000dda:	441a      	add	r2, r3
 8000ddc:	0092      	lsls	r2, r2, #2
 8000dde:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000de0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000de2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000de6:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000de8:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000dea:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000dee:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000df0:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000df2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000df4:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8000df8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000dfc:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8000dfe:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000e00:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000e02:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8000e06:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e0a:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8000e0c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000e0e:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000e10:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8000e14:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e18:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8000e1c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000e1e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000e22:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8000e26:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000e28:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8000e2a:	fb01 fc04 	mul.w	ip, r1, r4
 8000e2e:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8000e32:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8000e36:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8000e38:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8000e3c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e40:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8000e44:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d90d      	bls.n	8000e66 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000e4a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8000e4e:	f043 0320 	orr.w	r3, r3, #32
 8000e52:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e56:	2303      	movs	r3, #3
 8000e58:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	e007      	b.n	8000e70 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8000e60:	2300      	movs	r3, #0
 8000e62:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8000e66:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d8f8      	bhi.n	8000e60 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8000e6e:	2000      	movs	r0, #0
}
 8000e70:	bc30      	pop	{r4, r5}
 8000e72:	4770      	bx	lr
 8000e74:	ffff0003 	.word	0xffff0003
 8000e78:	10002b00 	.word	0x10002b00
 8000e7c:	4000d3fc 	.word	0x4000d3fc

08000e80 <HAL_FDCAN_Init>:
{
 8000e80:	b530      	push	{r4, r5, lr}
 8000e82:	b095      	sub	sp, #84	@ 0x54
 8000e84:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000e86:	224c      	movs	r2, #76	@ 0x4c
 8000e88:	49a0      	ldr	r1, [pc, #640]	@ (800110c <HAL_FDCAN_Init+0x28c>)
 8000e8a:	a801      	add	r0, sp, #4
 8000e8c:	f004 f914 	bl	80050b8 <memcpy>
  if (hfdcan == NULL)
 8000e90:	2c00      	cmp	r4, #0
 8000e92:	f000 8138 	beq.w	8001106 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8000e96:	6823      	ldr	r3, [r4, #0]
 8000e98:	4a9d      	ldr	r2, [pc, #628]	@ (8001110 <HAL_FDCAN_Init+0x290>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d020      	beq.n	8000ee0 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000e9e:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 8000ea2:	b30b      	cbz	r3, 8000ee8 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000ea4:	6822      	ldr	r2, [r4, #0]
 8000ea6:	6993      	ldr	r3, [r2, #24]
 8000ea8:	f023 0310 	bic.w	r3, r3, #16
 8000eac:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8000eae:	f7ff fe2b 	bl	8000b08 <HAL_GetTick>
 8000eb2:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	699a      	ldr	r2, [r3, #24]
 8000eb8:	f012 0f08 	tst.w	r2, #8
 8000ebc:	d01a      	beq.n	8000ef4 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000ebe:	f7ff fe23 	bl	8000b08 <HAL_GetTick>
 8000ec2:	1b43      	subs	r3, r0, r5
 8000ec4:	2b0a      	cmp	r3, #10
 8000ec6:	d9f5      	bls.n	8000eb4 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000ec8:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000eda:	2001      	movs	r0, #1
}
 8000edc:	b015      	add	sp, #84	@ 0x54
 8000ede:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000ee0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000ee4:	6063      	str	r3, [r4, #4]
 8000ee6:	e7da      	b.n	8000e9e <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8000ee8:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8000eec:	4620      	mov	r0, r4
 8000eee:	f000 fa39 	bl	8001364 <HAL_FDCAN_MspInit>
 8000ef2:	e7d7      	b.n	8000ea4 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000ef4:	699a      	ldr	r2, [r3, #24]
 8000ef6:	f042 0201 	orr.w	r2, r2, #1
 8000efa:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8000efc:	f7ff fe04 	bl	8000b08 <HAL_GetTick>
 8000f00:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000f02:	6823      	ldr	r3, [r4, #0]
 8000f04:	699a      	ldr	r2, [r3, #24]
 8000f06:	f012 0f01 	tst.w	r2, #1
 8000f0a:	d10f      	bne.n	8000f2c <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f0c:	f7ff fdfc 	bl	8000b08 <HAL_GetTick>
 8000f10:	1b40      	subs	r0, r0, r5
 8000f12:	280a      	cmp	r0, #10
 8000f14:	d9f5      	bls.n	8000f02 <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f16:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f22:	2303      	movs	r3, #3
 8000f24:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000f28:	2001      	movs	r0, #1
 8000f2a:	e7d7      	b.n	8000edc <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000f2c:	699a      	ldr	r2, [r3, #24]
 8000f2e:	f042 0202 	orr.w	r2, r2, #2
 8000f32:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000f34:	7c23      	ldrb	r3, [r4, #16]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d040      	beq.n	8000fbc <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000f3a:	6822      	ldr	r2, [r4, #0]
 8000f3c:	6993      	ldr	r3, [r2, #24]
 8000f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f42:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000f44:	7c63      	ldrb	r3, [r4, #17]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d03e      	beq.n	8000fc8 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000f4a:	6822      	ldr	r2, [r4, #0]
 8000f4c:	6993      	ldr	r3, [r2, #24]
 8000f4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f52:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000f54:	7ca3      	ldrb	r3, [r4, #18]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d03c      	beq.n	8000fd4 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000f5a:	6822      	ldr	r2, [r4, #0]
 8000f5c:	6993      	ldr	r3, [r2, #24]
 8000f5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f62:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000f64:	6822      	ldr	r2, [r4, #0]
 8000f66:	6993      	ldr	r3, [r2, #24]
 8000f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f6c:	68a1      	ldr	r1, [r4, #8]
 8000f6e:	430b      	orrs	r3, r1
 8000f70:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000f72:	6822      	ldr	r2, [r4, #0]
 8000f74:	6993      	ldr	r3, [r2, #24]
 8000f76:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8000f7a:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000f7c:	6822      	ldr	r2, [r4, #0]
 8000f7e:	6913      	ldr	r3, [r2, #16]
 8000f80:	f023 0310 	bic.w	r3, r3, #16
 8000f84:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000f86:	68e3      	ldr	r3, [r4, #12]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d029      	beq.n	8000fe0 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d02c      	beq.n	8000fea <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	f000 809b 	beq.w	80010cc <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000f96:	6822      	ldr	r2, [r4, #0]
 8000f98:	6993      	ldr	r3, [r2, #24]
 8000f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f9e:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000fa0:	6822      	ldr	r2, [r4, #0]
 8000fa2:	6913      	ldr	r3, [r2, #16]
 8000fa4:	f043 0310 	orr.w	r3, r3, #16
 8000fa8:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000faa:	68e3      	ldr	r3, [r4, #12]
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d11c      	bne.n	8000fea <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000fb0:	6822      	ldr	r2, [r4, #0]
 8000fb2:	6993      	ldr	r3, [r2, #24]
 8000fb4:	f043 0320 	orr.w	r3, r3, #32
 8000fb8:	6193      	str	r3, [r2, #24]
 8000fba:	e016      	b.n	8000fea <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000fbc:	6822      	ldr	r2, [r4, #0]
 8000fbe:	6993      	ldr	r3, [r2, #24]
 8000fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fc4:	6193      	str	r3, [r2, #24]
 8000fc6:	e7bd      	b.n	8000f44 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000fc8:	6822      	ldr	r2, [r4, #0]
 8000fca:	6993      	ldr	r3, [r2, #24]
 8000fcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd0:	6193      	str	r3, [r2, #24]
 8000fd2:	e7bf      	b.n	8000f54 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000fd4:	6822      	ldr	r2, [r4, #0]
 8000fd6:	6993      	ldr	r3, [r2, #24]
 8000fd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fdc:	6193      	str	r3, [r2, #24]
 8000fde:	e7c1      	b.n	8000f64 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000fe0:	6822      	ldr	r2, [r4, #0]
 8000fe2:	6993      	ldr	r3, [r2, #24]
 8000fe4:	f043 0304 	orr.w	r3, r3, #4
 8000fe8:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000fea:	69a3      	ldr	r3, [r4, #24]
 8000fec:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000fee:	69e3      	ldr	r3, [r4, #28]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ff4:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ff8:	6a22      	ldr	r2, [r4, #32]
 8000ffa:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000ffc:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000ffe:	6962      	ldr	r2, [r4, #20]
 8001000:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001002:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001008:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800100a:	68a3      	ldr	r3, [r4, #8]
 800100c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001010:	d062      	beq.n	80010d8 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001012:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001014:	b133      	cbz	r3, 8001024 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001016:	6822      	ldr	r2, [r4, #0]
 8001018:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800101c:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800101e:	430b      	orrs	r3, r1
 8001020:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001024:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001026:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001028:	42d3      	cmn	r3, r2
 800102a:	d00d      	beq.n	8001048 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800102c:	6821      	ldr	r1, [r4, #0]
 800102e:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 8001032:	f023 0307 	bic.w	r3, r3, #7
 8001036:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8001038:	a814      	add	r0, sp, #80	@ 0x50
 800103a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800103e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001042:	4313      	orrs	r3, r2
 8001044:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001048:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800104a:	b16b      	cbz	r3, 8001068 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800104c:	6821      	ldr	r1, [r4, #0]
 800104e:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001052:	f023 0307 	bic.w	r3, r3, #7
 8001056:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001058:	a814      	add	r0, sp, #80	@ 0x50
 800105a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800105e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001062:	4313      	orrs	r3, r2
 8001064:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001068:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800106a:	b173      	cbz	r3, 800108a <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800106c:	6821      	ldr	r1, [r4, #0]
 800106e:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001076:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001078:	a814      	add	r0, sp, #80	@ 0x50
 800107a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800107e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001082:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001086:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800108a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800108c:	b173      	cbz	r3, 80010ac <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800108e:	6821      	ldr	r1, [r4, #0]
 8001090:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001094:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001098:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800109a:	a814      	add	r0, sp, #80	@ 0x50
 800109c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80010a0:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80010a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80010a8:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 80010ac:	6822      	ldr	r2, [r4, #0]
 80010ae:	4b18      	ldr	r3, [pc, #96]	@ (8001110 <HAL_FDCAN_Init+0x290>)
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d022      	beq.n	80010fa <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80010ba:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80010be:	2301      	movs	r3, #1
 80010c0:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80010c4:	4620      	mov	r0, r4
 80010c6:	f7ff fdf1 	bl	8000cac <FDCAN_CalcultateRamBlockAddresses>
  return status;
 80010ca:	e707      	b.n	8000edc <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80010cc:	6822      	ldr	r2, [r4, #0]
 80010ce:	6993      	ldr	r3, [r2, #24]
 80010d0:	f043 0320 	orr.w	r3, r3, #32
 80010d4:	6193      	str	r3, [r2, #24]
 80010d6:	e788      	b.n	8000fea <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80010d8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80010da:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80010dc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80010de:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80010e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80010e4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80010e6:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80010e8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80010ec:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80010ee:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80010f0:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80010f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80010f6:	60cb      	str	r3, [r1, #12]
 80010f8:	e78b      	b.n	8001012 <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80010fa:	6862      	ldr	r2, [r4, #4]
 80010fc:	6893      	ldr	r3, [r2, #8]
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	6093      	str	r3, [r2, #8]
 8001104:	e7d6      	b.n	80010b4 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8001106:	2001      	movs	r0, #1
 8001108:	e6e8      	b.n	8000edc <HAL_FDCAN_Init+0x5c>
 800110a:	bf00      	nop
 800110c:	080053e4 	.word	0x080053e4
 8001110:	4000a000 	.word	0x4000a000

08001114 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001116:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001118:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800111a:	e06b      	b.n	80011f4 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800111c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800111e:	005e      	lsls	r6, r3, #1
 8001120:	2403      	movs	r4, #3
 8001122:	40b4      	lsls	r4, r6
 8001124:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001128:	68cc      	ldr	r4, [r1, #12]
 800112a:	40b4      	lsls	r4, r6
 800112c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800112e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001130:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001132:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001136:	684c      	ldr	r4, [r1, #4]
 8001138:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800113c:	409c      	lsls	r4, r3
 800113e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001140:	6044      	str	r4, [r0, #4]
 8001142:	e069      	b.n	8001218 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001144:	08dd      	lsrs	r5, r3, #3
 8001146:	3508      	adds	r5, #8
 8001148:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800114c:	f003 0c07 	and.w	ip, r3, #7
 8001150:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001154:	f04f 0e0f 	mov.w	lr, #15
 8001158:	fa0e fe0c 	lsl.w	lr, lr, ip
 800115c:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001160:	690c      	ldr	r4, [r1, #16]
 8001162:	fa04 f40c 	lsl.w	r4, r4, ip
 8001166:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 800116a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800116e:	e06b      	b.n	8001248 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001170:	2409      	movs	r4, #9
 8001172:	e000      	b.n	8001176 <HAL_GPIO_Init+0x62>
 8001174:	2400      	movs	r4, #0
 8001176:	fa04 f40e 	lsl.w	r4, r4, lr
 800117a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117c:	f10c 0c02 	add.w	ip, ip, #2
 8001180:	4d69      	ldr	r5, [pc, #420]	@ (8001328 <HAL_GPIO_Init+0x214>)
 8001182:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001186:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 800118a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 800118c:	43d4      	mvns	r4, r2
 800118e:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001192:	684f      	ldr	r7, [r1, #4]
 8001194:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001198:	d001      	beq.n	800119e <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 800119a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800119e:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80011a2:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80011a4:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80011a6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011aa:	684f      	ldr	r7, [r1, #4]
 80011ac:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80011b0:	d001      	beq.n	80011b6 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80011b2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80011b6:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80011ba:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80011bc:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80011c0:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c4:	684f      	ldr	r7, [r1, #4]
 80011c6:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80011ca:	d001      	beq.n	80011d0 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80011cc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80011d0:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80011d4:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80011d8:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80011dc:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011de:	684e      	ldr	r6, [r1, #4]
 80011e0:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80011e4:	d001      	beq.n	80011ea <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80011e6:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80011ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011ee:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 80011f2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80011f4:	680a      	ldr	r2, [r1, #0]
 80011f6:	fa32 f403 	lsrs.w	r4, r2, r3
 80011fa:	f000 8092 	beq.w	8001322 <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80011fe:	f04f 0c01 	mov.w	ip, #1
 8001202:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8001206:	ea1c 0202 	ands.w	r2, ip, r2
 800120a:	d0f2      	beq.n	80011f2 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800120c:	684c      	ldr	r4, [r1, #4]
 800120e:	f004 0403 	and.w	r4, r4, #3
 8001212:	3c01      	subs	r4, #1
 8001214:	2c01      	cmp	r4, #1
 8001216:	d981      	bls.n	800111c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001218:	684c      	ldr	r4, [r1, #4]
 800121a:	f004 0403 	and.w	r4, r4, #3
 800121e:	2c03      	cmp	r4, #3
 8001220:	d00c      	beq.n	800123c <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8001222:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001224:	005d      	lsls	r5, r3, #1
 8001226:	f04f 0c03 	mov.w	ip, #3
 800122a:	fa0c fc05 	lsl.w	ip, ip, r5
 800122e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001232:	688c      	ldr	r4, [r1, #8]
 8001234:	40ac      	lsls	r4, r5
 8001236:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 800123a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123c:	684c      	ldr	r4, [r1, #4]
 800123e:	f004 0403 	and.w	r4, r4, #3
 8001242:	2c02      	cmp	r4, #2
 8001244:	f43f af7e 	beq.w	8001144 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8001248:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800124a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800124e:	f04f 0c03 	mov.w	ip, #3
 8001252:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001256:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800125a:	684c      	ldr	r4, [r1, #4]
 800125c:	f004 0403 	and.w	r4, r4, #3
 8001260:	fa04 f40e 	lsl.w	r4, r4, lr
 8001264:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001268:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800126a:	684c      	ldr	r4, [r1, #4]
 800126c:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8001270:	d0bf      	beq.n	80011f2 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	4c2e      	ldr	r4, [pc, #184]	@ (800132c <HAL_GPIO_Init+0x218>)
 8001274:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8001278:	f045 0502 	orr.w	r5, r5, #2
 800127c:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 8001280:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8001284:	f004 0402 	and.w	r4, r4, #2
 8001288:	9401      	str	r4, [sp, #4]
 800128a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800128c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001290:	f10c 0502 	add.w	r5, ip, #2
 8001294:	4c24      	ldr	r4, [pc, #144]	@ (8001328 <HAL_GPIO_Init+0x214>)
 8001296:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800129a:	f003 0e03 	and.w	lr, r3, #3
 800129e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80012a2:	240f      	movs	r4, #15
 80012a4:	fa04 f40e 	lsl.w	r4, r4, lr
 80012a8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012ac:	4c20      	ldr	r4, [pc, #128]	@ (8001330 <HAL_GPIO_Init+0x21c>)
 80012ae:	42a0      	cmp	r0, r4
 80012b0:	f43f af60 	beq.w	8001174 <HAL_GPIO_Init+0x60>
 80012b4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012b8:	42a0      	cmp	r0, r4
 80012ba:	d022      	beq.n	8001302 <HAL_GPIO_Init+0x1ee>
 80012bc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012c0:	42a0      	cmp	r0, r4
 80012c2:	d020      	beq.n	8001306 <HAL_GPIO_Init+0x1f2>
 80012c4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012c8:	42a0      	cmp	r0, r4
 80012ca:	d01e      	beq.n	800130a <HAL_GPIO_Init+0x1f6>
 80012cc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012d0:	42a0      	cmp	r0, r4
 80012d2:	d01c      	beq.n	800130e <HAL_GPIO_Init+0x1fa>
 80012d4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012d8:	42a0      	cmp	r0, r4
 80012da:	d01a      	beq.n	8001312 <HAL_GPIO_Init+0x1fe>
 80012dc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012e0:	42a0      	cmp	r0, r4
 80012e2:	d018      	beq.n	8001316 <HAL_GPIO_Init+0x202>
 80012e4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012e8:	42a0      	cmp	r0, r4
 80012ea:	d016      	beq.n	800131a <HAL_GPIO_Init+0x206>
 80012ec:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012f0:	42a0      	cmp	r0, r4
 80012f2:	d014      	beq.n	800131e <HAL_GPIO_Init+0x20a>
 80012f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80012f8:	42a0      	cmp	r0, r4
 80012fa:	f43f af39 	beq.w	8001170 <HAL_GPIO_Init+0x5c>
 80012fe:	240a      	movs	r4, #10
 8001300:	e739      	b.n	8001176 <HAL_GPIO_Init+0x62>
 8001302:	2401      	movs	r4, #1
 8001304:	e737      	b.n	8001176 <HAL_GPIO_Init+0x62>
 8001306:	2402      	movs	r4, #2
 8001308:	e735      	b.n	8001176 <HAL_GPIO_Init+0x62>
 800130a:	2403      	movs	r4, #3
 800130c:	e733      	b.n	8001176 <HAL_GPIO_Init+0x62>
 800130e:	2404      	movs	r4, #4
 8001310:	e731      	b.n	8001176 <HAL_GPIO_Init+0x62>
 8001312:	2405      	movs	r4, #5
 8001314:	e72f      	b.n	8001176 <HAL_GPIO_Init+0x62>
 8001316:	2406      	movs	r4, #6
 8001318:	e72d      	b.n	8001176 <HAL_GPIO_Init+0x62>
 800131a:	2407      	movs	r4, #7
 800131c:	e72b      	b.n	8001176 <HAL_GPIO_Init+0x62>
 800131e:	2408      	movs	r4, #8
 8001320:	e729      	b.n	8001176 <HAL_GPIO_Init+0x62>
  }
}
 8001322:	b003      	add	sp, #12
 8001324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001326:	bf00      	nop
 8001328:	58000400 	.word	0x58000400
 800132c:	58024400 	.word	0x58024400
 8001330:	58020000 	.word	0x58020000

08001334 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001334:	b10a      	cbz	r2, 800133a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001336:	6181      	str	r1, [r0, #24]
 8001338:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800133a:	0409      	lsls	r1, r1, #16
 800133c:	6181      	str	r1, [r0, #24]
  }
}
 800133e:	4770      	bx	lr

08001340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001340:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <HAL_MspInit+0x20>)
 8001344:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001348:	f042 0202 	orr.w	r2, r2, #2
 800134c:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001350:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001354:	f003 0302 	and.w	r3, r3, #2
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135c:	b002      	add	sp, #8
 800135e:	4770      	bx	lr
 8001360:	58024400 	.word	0x58024400

08001364 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001364:	b510      	push	{r4, lr}
 8001366:	b0b8      	sub	sp, #224	@ 0xe0
 8001368:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	2100      	movs	r1, #0
 800136c:	9133      	str	r1, [sp, #204]	@ 0xcc
 800136e:	9134      	str	r1, [sp, #208]	@ 0xd0
 8001370:	9135      	str	r1, [sp, #212]	@ 0xd4
 8001372:	9136      	str	r1, [sp, #216]	@ 0xd8
 8001374:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001376:	22c0      	movs	r2, #192	@ 0xc0
 8001378:	a802      	add	r0, sp, #8
 800137a:	f003 fe70 	bl	800505e <memset>
  if(hfdcan->Instance==FDCAN1)
 800137e:	6822      	ldr	r2, [r4, #0]
 8001380:	4b1d      	ldr	r3, [pc, #116]	@ (80013f8 <HAL_FDCAN_MspInit+0x94>)
 8001382:	429a      	cmp	r2, r3
 8001384:	d001      	beq.n	800138a <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001386:	b038      	add	sp, #224	@ 0xe0
 8001388:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800138a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800138e:	2300      	movs	r3, #0
 8001390:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001394:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001398:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800139a:	a802      	add	r0, sp, #8
 800139c:	f001 faa2 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 80013a0:	bb30      	cbnz	r0, 80013f0 <HAL_FDCAN_MspInit+0x8c>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80013a2:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <HAL_FDCAN_MspInit+0x98>)
 80013a4:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 80013a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80013ac:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 80013b0:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 80013b4:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80013b8:	9200      	str	r2, [sp, #0]
 80013ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013c0:	f042 0208 	orr.w	r2, r2, #8
 80013c4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80013c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013cc:	f003 0308 	and.w	r3, r3, #8
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MPU_CAN_RX_Pin|MPU_CAN_TX_Pin;
 80013d4:	2303      	movs	r3, #3
 80013d6:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80013e2:	2309      	movs	r3, #9
 80013e4:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e6:	a933      	add	r1, sp, #204	@ 0xcc
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <HAL_FDCAN_MspInit+0x9c>)
 80013ea:	f7ff fe93 	bl	8001114 <HAL_GPIO_Init>
}
 80013ee:	e7ca      	b.n	8001386 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80013f0:	f7ff f870 	bl	80004d4 <Error_Handler>
 80013f4:	e7d5      	b.n	80013a2 <HAL_FDCAN_MspInit+0x3e>
 80013f6:	bf00      	nop
 80013f8:	4000a000 	.word	0x4000a000
 80013fc:	58024400 	.word	0x58024400
 8001400:	58020c00 	.word	0x58020c00

08001404 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	b0c3      	sub	sp, #268	@ 0x10c
 8001408:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140a:	2100      	movs	r1, #0
 800140c:	913d      	str	r1, [sp, #244]	@ 0xf4
 800140e:	913e      	str	r1, [sp, #248]	@ 0xf8
 8001410:	913f      	str	r1, [sp, #252]	@ 0xfc
 8001412:	9140      	str	r1, [sp, #256]	@ 0x100
 8001414:	9141      	str	r1, [sp, #260]	@ 0x104
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001416:	22c0      	movs	r2, #192	@ 0xc0
 8001418:	a80c      	add	r0, sp, #48	@ 0x30
 800141a:	f003 fe20 	bl	800505e <memset>
  if(hspi->Instance==SPI1)
 800141e:	6823      	ldr	r3, [r4, #0]
 8001420:	4a92      	ldr	r2, [pc, #584]	@ (800166c <HAL_SPI_MspInit+0x268>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d00c      	beq.n	8001440 <HAL_SPI_MspInit+0x3c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8001426:	4a92      	ldr	r2, [pc, #584]	@ (8001670 <HAL_SPI_MspInit+0x26c>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d054      	beq.n	80014d6 <HAL_SPI_MspInit+0xd2>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 800142c:	4a91      	ldr	r2, [pc, #580]	@ (8001674 <HAL_SPI_MspInit+0x270>)
 800142e:	4293      	cmp	r3, r2
 8001430:	f000 809e 	beq.w	8001570 <HAL_SPI_MspInit+0x16c>

    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }
  else if(hspi->Instance==SPI6)
 8001434:	4a90      	ldr	r2, [pc, #576]	@ (8001678 <HAL_SPI_MspInit+0x274>)
 8001436:	4293      	cmp	r3, r2
 8001438:	f000 80cd 	beq.w	80015d6 <HAL_SPI_MspInit+0x1d2>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 800143c:	b043      	add	sp, #268	@ 0x10c
 800143e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001440:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001444:	2300      	movs	r3, #0
 8001446:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800144a:	a80c      	add	r0, sp, #48	@ 0x30
 800144c:	f001 fa4a 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 8001450:	2800      	cmp	r0, #0
 8001452:	d13d      	bne.n	80014d0 <HAL_SPI_MspInit+0xcc>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001454:	4b89      	ldr	r3, [pc, #548]	@ (800167c <HAL_SPI_MspInit+0x278>)
 8001456:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800145a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800145e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001462:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001466:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800146a:	9201      	str	r2, [sp, #4]
 800146c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001472:	f042 0201 	orr.w	r2, r2, #1
 8001476:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800147a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800147e:	f002 0201 	and.w	r2, r2, #1
 8001482:	9202      	str	r2, [sp, #8]
 8001484:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001486:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800148a:	f042 0208 	orr.w	r2, r2, #8
 800148e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	9303      	str	r3, [sp, #12]
 800149c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin;
 800149e:	2360      	movs	r3, #96	@ 0x60
 80014a0:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2702      	movs	r7, #2
 80014a4:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2400      	movs	r4, #0
 80014a8:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ac:	2605      	movs	r6, #5
 80014ae:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	ad3d      	add	r5, sp, #244	@ 0xf4
 80014b2:	4629      	mov	r1, r5
 80014b4:	4872      	ldr	r0, [pc, #456]	@ (8001680 <HAL_SPI_MspInit+0x27c>)
 80014b6:	f7ff fe2d 	bl	8001114 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_MOSI_Pin;
 80014ba:	2380      	movs	r3, #128	@ 0x80
 80014bc:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014c4:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(IMU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80014c6:	4629      	mov	r1, r5
 80014c8:	486e      	ldr	r0, [pc, #440]	@ (8001684 <HAL_SPI_MspInit+0x280>)
 80014ca:	f7ff fe23 	bl	8001114 <HAL_GPIO_Init>
 80014ce:	e7b5      	b.n	800143c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80014d0:	f7ff f800 	bl	80004d4 <Error_Handler>
 80014d4:	e7be      	b.n	8001454 <HAL_SPI_MspInit+0x50>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80014d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014da:	2300      	movs	r3, #0
 80014dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014e0:	a80c      	add	r0, sp, #48	@ 0x30
 80014e2:	f001 f9ff 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	2800      	cmp	r0, #0
 80014e8:	d13f      	bne.n	800156a <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014ea:	4b64      	ldr	r3, [pc, #400]	@ (800167c <HAL_SPI_MspInit+0x278>)
 80014ec:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80014f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80014f4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80014f8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80014fc:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001500:	9204      	str	r2, [sp, #16]
 8001502:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001508:	f042 0202 	orr.w	r2, r2, #2
 800150c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001510:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001514:	f002 0202 	and.w	r2, r2, #2
 8001518:	9205      	str	r2, [sp, #20]
 800151a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001520:	f042 0204 	orr.w	r2, r2, #4
 8001524:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	9306      	str	r3, [sp, #24]
 8001532:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = MAG_MOSI_Pin;
 8001534:	2304      	movs	r3, #4
 8001536:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2602      	movs	r6, #2
 800153a:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2400      	movs	r4, #0
 800153e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001542:	2307      	movs	r3, #7
 8001544:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MAG_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001546:	ad3d      	add	r5, sp, #244	@ 0xf4
 8001548:	4629      	mov	r1, r5
 800154a:	484f      	ldr	r0, [pc, #316]	@ (8001688 <HAL_SPI_MspInit+0x284>)
 800154c:	f7ff fde2 	bl	8001114 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SCK_Pin|MAG_MISO_Pin;
 8001550:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001554:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001556:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800155c:	2306      	movs	r3, #6
 800155e:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001560:	4629      	mov	r1, r5
 8001562:	484a      	ldr	r0, [pc, #296]	@ (800168c <HAL_SPI_MspInit+0x288>)
 8001564:	f7ff fdd6 	bl	8001114 <HAL_GPIO_Init>
 8001568:	e768      	b.n	800143c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 800156a:	f7fe ffb3 	bl	80004d4 <Error_Handler>
 800156e:	e7bc      	b.n	80014ea <HAL_SPI_MspInit+0xe6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001570:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001574:	2300      	movs	r3, #0
 8001576:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800157a:	a80c      	add	r0, sp, #48	@ 0x30
 800157c:	f001 f9b2 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 8001580:	bb30      	cbnz	r0, 80015d0 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001582:	4b3e      	ldr	r3, [pc, #248]	@ (800167c <HAL_SPI_MspInit+0x278>)
 8001584:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001588:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800158c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001590:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001594:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001598:	9207      	str	r2, [sp, #28]
 800159a:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800159c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015a0:	f042 0210 	orr.w	r2, r2, #16
 80015a4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ac:	f003 0310 	and.w	r3, r3, #16
 80015b0:	9308      	str	r3, [sp, #32]
 80015b2:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = BAR_SCK_Pin|BAR_MISO_Pin|BAR_MOSI_Pin;
 80015b4:	2364      	movs	r3, #100	@ 0x64
 80015b6:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b8:	2302      	movs	r3, #2
 80015ba:	933e      	str	r3, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	933f      	str	r3, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	9340      	str	r3, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80015c2:	2305      	movs	r3, #5
 80015c4:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c6:	a93d      	add	r1, sp, #244	@ 0xf4
 80015c8:	4831      	ldr	r0, [pc, #196]	@ (8001690 <HAL_SPI_MspInit+0x28c>)
 80015ca:	f7ff fda3 	bl	8001114 <HAL_GPIO_Init>
 80015ce:	e735      	b.n	800143c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80015d0:	f7fe ff80 	bl	80004d4 <Error_Handler>
 80015d4:	e7d5      	b.n	8001582 <HAL_SPI_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80015d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015da:	2300      	movs	r3, #0
 80015dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015e0:	a80c      	add	r0, sp, #48	@ 0x30
 80015e2:	f001 f97f 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 80015e6:	2800      	cmp	r0, #0
 80015e8:	d13d      	bne.n	8001666 <HAL_SPI_MspInit+0x262>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80015ea:	4b24      	ldr	r3, [pc, #144]	@ (800167c <HAL_SPI_MspInit+0x278>)
 80015ec:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80015f0:	f042 0220 	orr.w	r2, r2, #32
 80015f4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80015f8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80015fc:	f002 0220 	and.w	r2, r2, #32
 8001600:	9209      	str	r2, [sp, #36]	@ 0x24
 8001602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001604:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001608:	f042 0201 	orr.w	r2, r2, #1
 800160c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001610:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001614:	f002 0201 	and.w	r2, r2, #1
 8001618:	920a      	str	r2, [sp, #40]	@ 0x28
 800161a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001620:	f042 0202 	orr.w	r2, r2, #2
 8001624:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001632:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = MCU_MOSI_Pin;
 8001634:	2380      	movs	r3, #128	@ 0x80
 8001636:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001638:	2702      	movs	r7, #2
 800163a:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2400      	movs	r4, #0
 800163e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8001642:	2608      	movs	r6, #8
 8001644:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MCU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001646:	ad3d      	add	r5, sp, #244	@ 0xf4
 8001648:	4629      	mov	r1, r5
 800164a:	480d      	ldr	r0, [pc, #52]	@ (8001680 <HAL_SPI_MspInit+0x27c>)
 800164c:	f7ff fd62 	bl	8001114 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MCU_SCK_Pin|MCU_MISO_Pin;
 8001650:	2318      	movs	r3, #24
 8001652:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 800165a:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	4629      	mov	r1, r5
 800165e:	480a      	ldr	r0, [pc, #40]	@ (8001688 <HAL_SPI_MspInit+0x284>)
 8001660:	f7ff fd58 	bl	8001114 <HAL_GPIO_Init>
}
 8001664:	e6ea      	b.n	800143c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8001666:	f7fe ff35 	bl	80004d4 <Error_Handler>
 800166a:	e7be      	b.n	80015ea <HAL_SPI_MspInit+0x1e6>
 800166c:	40013000 	.word	0x40013000
 8001670:	40003c00 	.word	0x40003c00
 8001674:	40013400 	.word	0x40013400
 8001678:	58001400 	.word	0x58001400
 800167c:	58024400 	.word	0x58024400
 8001680:	58020000 	.word	0x58020000
 8001684:	58020c00 	.word	0x58020c00
 8001688:	58020400 	.word	0x58020400
 800168c:	58020800 	.word	0x58020800
 8001690:	58021000 	.word	0x58021000

08001694 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8001694:	6802      	ldr	r2, [r0, #0]
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_TIM_PWM_MspInit+0x2c>)
 8001698:	429a      	cmp	r2, r3
 800169a:	d000      	beq.n	800169e <HAL_TIM_PWM_MspInit+0xa>
 800169c:	4770      	bx	lr
{
 800169e:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <HAL_TIM_PWM_MspInit+0x30>)
 80016a2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80016a6:	f042 0201 	orr.w	r2, r2, #1
 80016aa:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80016ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016ba:	b002      	add	sp, #8
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	40010000 	.word	0x40010000
 80016c4:	58024400 	.word	0x58024400

080016c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016c8:	b500      	push	{lr}
 80016ca:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	2300      	movs	r3, #0
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	9302      	str	r3, [sp, #8]
 80016d2:	9303      	str	r3, [sp, #12]
 80016d4:	9304      	str	r3, [sp, #16]
 80016d6:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 80016d8:	6802      	ldr	r2, [r0, #0]
 80016da:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <HAL_TIM_MspPostInit+0x50>)
 80016dc:	429a      	cmp	r2, r3
 80016de:	d002      	beq.n	80016e6 <HAL_TIM_MspPostInit+0x1e>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80016e0:	b007      	add	sp, #28
 80016e2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <HAL_TIM_MspPostInit+0x54>)
 80016e8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80016ec:	f042 0210 	orr.w	r2, r2, #16
 80016f0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80016f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f8:	f003 0310 	and.w	r3, r3, #16
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_FSYNC_Pin;
 8001700:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001704:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800170a:	2301      	movs	r3, #1
 800170c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(IMU_FSYNC_GPIO_Port, &GPIO_InitStruct);
 800170e:	a901      	add	r1, sp, #4
 8001710:	4803      	ldr	r0, [pc, #12]	@ (8001720 <HAL_TIM_MspPostInit+0x58>)
 8001712:	f7ff fcff 	bl	8001114 <HAL_GPIO_Init>
}
 8001716:	e7e3      	b.n	80016e0 <HAL_TIM_MspPostInit+0x18>
 8001718:	40010000 	.word	0x40010000
 800171c:	58024400 	.word	0x58024400
 8001720:	58021000 	.word	0x58021000

08001724 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001724:	b510      	push	{r4, lr}
 8001726:	b0bc      	sub	sp, #240	@ 0xf0
 8001728:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	2100      	movs	r1, #0
 800172c:	9137      	str	r1, [sp, #220]	@ 0xdc
 800172e:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001730:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001732:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001734:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001736:	22c0      	movs	r2, #192	@ 0xc0
 8001738:	a806      	add	r0, sp, #24
 800173a:	f003 fc90 	bl	800505e <memset>
  if(huart->Instance==UART4)
 800173e:	6823      	ldr	r3, [r4, #0]
 8001740:	4a50      	ldr	r2, [pc, #320]	@ (8001884 <HAL_UART_MspInit+0x160>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 8001746:	4a50      	ldr	r2, [pc, #320]	@ (8001888 <HAL_UART_MspInit+0x164>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d036      	beq.n	80017ba <HAL_UART_MspInit+0x96>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 800174c:	4a4f      	ldr	r2, [pc, #316]	@ (800188c <HAL_UART_MspInit+0x168>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d065      	beq.n	800181e <HAL_UART_MspInit+0xfa>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001752:	b03c      	add	sp, #240	@ 0xf0
 8001754:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001756:	2202      	movs	r2, #2
 8001758:	2300      	movs	r3, #0
 800175a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800175e:	a806      	add	r0, sp, #24
 8001760:	f001 f8c0 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 8001764:	bb30      	cbnz	r0, 80017b4 <HAL_UART_MspInit+0x90>
    __HAL_RCC_UART4_CLK_ENABLE();
 8001766:	4b4a      	ldr	r3, [pc, #296]	@ (8001890 <HAL_UART_MspInit+0x16c>)
 8001768:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800176c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001770:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001774:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001778:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 800177c:	9200      	str	r2, [sp, #0]
 800177e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001784:	f042 0201 	orr.w	r2, r2, #1
 8001788:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800178c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 8001798:	2303      	movs	r3, #3
 800179a:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800179c:	2312      	movs	r3, #18
 800179e:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017a6:	2308      	movs	r3, #8
 80017a8:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	a937      	add	r1, sp, #220	@ 0xdc
 80017ac:	4839      	ldr	r0, [pc, #228]	@ (8001894 <HAL_UART_MspInit+0x170>)
 80017ae:	f7ff fcb1 	bl	8001114 <HAL_GPIO_Init>
 80017b2:	e7ce      	b.n	8001752 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 80017b4:	f7fe fe8e 	bl	80004d4 <Error_Handler>
 80017b8:	e7d5      	b.n	8001766 <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80017ba:	2202      	movs	r2, #2
 80017bc:	2300      	movs	r3, #0
 80017be:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017c2:	a806      	add	r0, sp, #24
 80017c4:	f001 f88e 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 80017c8:	bb30      	cbnz	r0, 8001818 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_UART8_CLK_ENABLE();
 80017ca:	4b31      	ldr	r3, [pc, #196]	@ (8001890 <HAL_UART_MspInit+0x16c>)
 80017cc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017d0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80017d4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80017d8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017dc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80017e0:	9202      	str	r2, [sp, #8]
 80017e2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80017e8:	f042 0210 	orr.w	r2, r2, #16
 80017ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80017f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017f4:	f003 0310 	and.w	r3, r3, #16
 80017f8:	9303      	str	r3, [sp, #12]
 80017fa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SPU_RX_Pin|SPU_TX_Pin;
 80017fc:	2303      	movs	r3, #3
 80017fe:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001800:	2312      	movs	r3, #18
 8001802:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800180a:	2308      	movs	r3, #8
 800180c:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800180e:	a937      	add	r1, sp, #220	@ 0xdc
 8001810:	4821      	ldr	r0, [pc, #132]	@ (8001898 <HAL_UART_MspInit+0x174>)
 8001812:	f7ff fc7f 	bl	8001114 <HAL_GPIO_Init>
 8001816:	e79c      	b.n	8001752 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001818:	f7fe fe5c 	bl	80004d4 <Error_Handler>
 800181c:	e7d5      	b.n	80017ca <HAL_UART_MspInit+0xa6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800181e:	2201      	movs	r2, #1
 8001820:	2300      	movs	r3, #0
 8001822:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001826:	a806      	add	r0, sp, #24
 8001828:	f001 f85c 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 800182c:	bb38      	cbnz	r0, 800187e <HAL_UART_MspInit+0x15a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <HAL_UART_MspInit+0x16c>)
 8001830:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001834:	f042 0210 	orr.w	r2, r2, #16
 8001838:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800183c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001840:	f002 0210 	and.w	r2, r2, #16
 8001844:	9204      	str	r2, [sp, #16]
 8001846:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800184c:	f042 0201 	orr.w	r2, r2, #1
 8001850:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	9305      	str	r3, [sp, #20]
 800185e:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = MPU_TX_EX_Pin|MPU_RX_EX_Pin;
 8001860:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001864:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001870:	2307      	movs	r3, #7
 8001872:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001874:	a937      	add	r1, sp, #220	@ 0xdc
 8001876:	4807      	ldr	r0, [pc, #28]	@ (8001894 <HAL_UART_MspInit+0x170>)
 8001878:	f7ff fc4c 	bl	8001114 <HAL_GPIO_Init>
}
 800187c:	e769      	b.n	8001752 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 800187e:	f7fe fe29 	bl	80004d4 <Error_Handler>
 8001882:	e7d4      	b.n	800182e <HAL_UART_MspInit+0x10a>
 8001884:	40004c00 	.word	0x40004c00
 8001888:	40007c00 	.word	0x40007c00
 800188c:	40011000 	.word	0x40011000
 8001890:	58024400 	.word	0x58024400
 8001894:	58020000 	.word	0x58020000
 8001898:	58021000 	.word	0x58021000

0800189c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800189c:	b510      	push	{r4, lr}
 800189e:	b0b8      	sub	sp, #224	@ 0xe0
 80018a0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a2:	2100      	movs	r1, #0
 80018a4:	9133      	str	r1, [sp, #204]	@ 0xcc
 80018a6:	9134      	str	r1, [sp, #208]	@ 0xd0
 80018a8:	9135      	str	r1, [sp, #212]	@ 0xd4
 80018aa:	9136      	str	r1, [sp, #216]	@ 0xd8
 80018ac:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018ae:	22c0      	movs	r2, #192	@ 0xc0
 80018b0:	a802      	add	r0, sp, #8
 80018b2:	f003 fbd4 	bl	800505e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80018b6:	6822      	ldr	r2, [r4, #0]
 80018b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <HAL_PCD_MspInit+0x98>)
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d001      	beq.n	80018c2 <HAL_PCD_MspInit+0x26>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80018be:	b038      	add	sp, #224	@ 0xe0
 80018c0:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80018c2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80018c6:	2300      	movs	r3, #0
 80018c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80018cc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80018d0:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d2:	a802      	add	r0, sp, #8
 80018d4:	f001 f806 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 80018d8:	bb48      	cbnz	r0, 800192e <HAL_PCD_MspInit+0x92>
    HAL_PWREx_EnableUSBVoltageDetector();
 80018da:	f000 f90f 	bl	8001afc <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	4c16      	ldr	r4, [pc, #88]	@ (8001938 <HAL_PCD_MspInit+0x9c>)
 80018e0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 80018ec:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018f8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80018fc:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001908:	230a      	movs	r3, #10
 800190a:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190c:	a933      	add	r1, sp, #204	@ 0xcc
 800190e:	480b      	ldr	r0, [pc, #44]	@ (800193c <HAL_PCD_MspInit+0xa0>)
 8001910:	f7ff fc00 	bl	8001114 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001914:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8001918:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800191c:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8001920:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8001924:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001928:	9301      	str	r3, [sp, #4]
 800192a:	9b01      	ldr	r3, [sp, #4]
}
 800192c:	e7c7      	b.n	80018be <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800192e:	f7fe fdd1 	bl	80004d4 <Error_Handler>
 8001932:	e7d2      	b.n	80018da <HAL_PCD_MspInit+0x3e>
 8001934:	40080000 	.word	0x40080000
 8001938:	58024400 	.word	0x58024400
 800193c:	58020000 	.word	0x58020000

08001940 <HAL_WWDG_MspInit>:
  * @param hwwdg: WWDG handle pointer
  * @retval None
  */
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
  if(hwwdg->Instance==WWDG1)
 8001940:	6802      	ldr	r2, [r0, #0]
 8001942:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <HAL_WWDG_MspInit+0x34>)
 8001944:	429a      	cmp	r2, r3
 8001946:	d000      	beq.n	800194a <HAL_WWDG_MspInit+0xa>
 8001948:	4770      	bx	lr
{
 800194a:	b500      	push	{lr}
 800194c:	b083      	sub	sp, #12
  {
    /* USER CODE BEGIN WWDG1_MspInit 0 */

    /* USER CODE END WWDG1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCCEx_WWDGxSysResetConfig(RCC_WWDG1);
 800194e:	2001      	movs	r0, #1
 8001950:	f001 ff36 	bl	80037c0 <HAL_RCCEx_WWDGxSysResetConfig>
    __HAL_RCC_WWDG1_CLK_ENABLE();
 8001954:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <HAL_WWDG_MspInit+0x38>)
 8001956:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
 800195a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800195e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8001962:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END WWDG1_MspInit 1 */

  }

}
 800196e:	b003      	add	sp, #12
 8001970:	f85d fb04 	ldr.w	pc, [sp], #4
 8001974:	50003000 	.word	0x50003000
 8001978:	58024400 	.word	0x58024400

0800197c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800197c:	b530      	push	{r4, r5, lr}
 800197e:	b083      	sub	sp, #12
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001980:	2800      	cmp	r0, #0
 8001982:	d07a      	beq.n	8001a7a <HAL_PCD_Init+0xfe>
 8001984:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001986:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 800198a:	b1ab      	cbz	r3, 80019b8 <HAL_PCD_Init+0x3c>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800198c:	2303      	movs	r3, #3
 800198e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001992:	6820      	ldr	r0, [r4, #0]
 8001994:	f003 f950 	bl	8004c38 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001998:	7c23      	ldrb	r3, [r4, #16]
 800199a:	f88d 3000 	strb.w	r3, [sp]
 800199e:	1d23      	adds	r3, r4, #4
 80019a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019a2:	6820      	ldr	r0, [r4, #0]
 80019a4:	f003 f8f6 	bl	8004b94 <USB_CoreInit>
 80019a8:	b158      	cbz	r0, 80019c2 <HAL_PCD_Init+0x46>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019aa:	2302      	movs	r3, #2
 80019ac:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 80019b0:	2501      	movs	r5, #1
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80019b2:	4628      	mov	r0, r5
 80019b4:	b003      	add	sp, #12
 80019b6:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80019b8:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 80019bc:	f7ff ff6e 	bl	800189c <HAL_PCD_MspInit>
 80019c0:	e7e4      	b.n	800198c <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019c2:	2100      	movs	r1, #0
 80019c4:	6820      	ldr	r0, [r4, #0]
 80019c6:	f003 fa67 	bl	8004e98 <USB_SetCurrentMode>
 80019ca:	4602      	mov	r2, r0
 80019cc:	b9b8      	cbnz	r0, 80019fe <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ce:	4603      	mov	r3, r0
 80019d0:	7920      	ldrb	r0, [r4, #4]
 80019d2:	4298      	cmp	r0, r3
 80019d4:	d918      	bls.n	8001a08 <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 80019d6:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80019da:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80019de:	2001      	movs	r0, #1
 80019e0:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 80019e2:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80019e4:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019e6:	2000      	movs	r0, #0
 80019e8:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019ea:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019ec:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019ee:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80019f2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80019f6:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019f8:	3301      	adds	r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	e7e8      	b.n	80019d0 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019fe:	2302      	movs	r3, #2
 8001a00:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a04:	2501      	movs	r5, #1
 8001a06:	e7d4      	b.n	80019b2 <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a08:	4290      	cmp	r0, r2
 8001a0a:	d917      	bls.n	8001a3c <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8001a0c:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001a10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001a14:	2100      	movs	r1, #0
 8001a16:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001a1a:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a1e:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a22:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a26:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a2a:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001a2e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001a32:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a36:	3201      	adds	r2, #1
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	e7e5      	b.n	8001a08 <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a3c:	7c23      	ldrb	r3, [r4, #16]
 8001a3e:	f88d 3000 	strb.w	r3, [sp]
 8001a42:	1d23      	adds	r3, r4, #4
 8001a44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a46:	6820      	ldr	r0, [r4, #0]
 8001a48:	f003 f94c 	bl	8004ce4 <USB_DevInit>
 8001a4c:	4605      	mov	r5, r0
 8001a4e:	b958      	cbnz	r0, 8001a68 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001a54:	2301      	movs	r3, #1
 8001a56:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001a5a:	7b23      	ldrb	r3, [r4, #12]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d008      	beq.n	8001a72 <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001a60:	6820      	ldr	r0, [r4, #0]
 8001a62:	f003 fa07 	bl	8004e74 <USB_DevDisconnect>
  return HAL_OK;
 8001a66:	e7a4      	b.n	80019b2 <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a6e:	2501      	movs	r5, #1
 8001a70:	e79f      	b.n	80019b2 <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001a72:	4620      	mov	r0, r4
 8001a74:	f000 f804 	bl	8001a80 <HAL_PCDEx_ActivateLPM>
 8001a78:	e7f2      	b.n	8001a60 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001a7a:	2501      	movs	r5, #1
 8001a7c:	e799      	b.n	80019b2 <HAL_PCD_Init+0x36>
	...

08001a80 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001a80:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a82:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8001a84:	2101      	movs	r1, #1
 8001a86:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001a90:	6993      	ldr	r3, [r2, #24]
 8001a92:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a96:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001a98:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8001a9a:	4b02      	ldr	r3, [pc, #8]	@ (8001aa4 <HAL_PCDEx_ActivateLPM+0x24>)
 8001a9c:	430b      	orrs	r3, r1
 8001a9e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	10000003 	.word	0x10000003

08001aa8 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <HAL_PWREx_ConfigSupply+0x50>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	f013 0f04 	tst.w	r3, #4
 8001ab0:	d107      	bne.n	8001ac2 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ab2:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <HAL_PWREx_ConfigSupply+0x50>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	4283      	cmp	r3, r0
 8001abc:	d01a      	beq.n	8001af4 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001abe:	2001      	movs	r0, #1
 8001ac0:	4770      	bx	lr
{
 8001ac2:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8001af8 <HAL_PWREx_ConfigSupply+0x50>)
 8001ac6:	68d3      	ldr	r3, [r2, #12]
 8001ac8:	f023 0307 	bic.w	r3, r3, #7
 8001acc:	4303      	orrs	r3, r0
 8001ace:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001ad0:	f7ff f81a 	bl	8000b08 <HAL_GetTick>
 8001ad4:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_PWREx_ConfigSupply+0x50>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001ade:	d107      	bne.n	8001af0 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ae0:	f7ff f812 	bl	8000b08 <HAL_GetTick>
 8001ae4:	1b00      	subs	r0, r0, r4
 8001ae6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001aea:	d9f4      	bls.n	8001ad6 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8001aec:	2001      	movs	r0, #1
 8001aee:	e000      	b.n	8001af2 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001af0:	2000      	movs	r0, #0
}
 8001af2:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8001af4:	2000      	movs	r0, #0
}
 8001af6:	4770      	bx	lr
 8001af8:	58024800 	.word	0x58024800

08001afc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001afc:	4a02      	ldr	r2, [pc, #8]	@ (8001b08 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8001afe:	68d3      	ldr	r3, [r2, #12]
 8001b00:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b04:	60d3      	str	r3, [r2, #12]
}
 8001b06:	4770      	bx	lr
 8001b08:	58024800 	.word	0x58024800

08001b0c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b0c:	2800      	cmp	r0, #0
 8001b0e:	f000 8339 	beq.w	8002184 <HAL_RCC_OscConfig+0x678>
{
 8001b12:	b538      	push	{r3, r4, r5, lr}
 8001b14:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b16:	6803      	ldr	r3, [r0, #0]
 8001b18:	f013 0f01 	tst.w	r3, #1
 8001b1c:	d025      	beq.n	8001b6a <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b1e:	4a94      	ldr	r2, [pc, #592]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001b20:	6913      	ldr	r3, [r2, #16]
 8001b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b26:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001b28:	2b10      	cmp	r3, #16
 8001b2a:	d015      	beq.n	8001b58 <HAL_RCC_OscConfig+0x4c>
 8001b2c:	2b18      	cmp	r3, #24
 8001b2e:	d00f      	beq.n	8001b50 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b30:	6863      	ldr	r3, [r4, #4]
 8001b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b36:	d03f      	beq.n	8001bb8 <HAL_RCC_OscConfig+0xac>
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d153      	bne.n	8001be4 <HAL_RCC_OscConfig+0xd8>
 8001b3c:	4b8c      	ldr	r3, [pc, #560]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	e038      	b.n	8001bc2 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001b50:	f002 0203 	and.w	r2, r2, #3
 8001b54:	2a02      	cmp	r2, #2
 8001b56:	d1eb      	bne.n	8001b30 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	4b85      	ldr	r3, [pc, #532]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b60:	d003      	beq.n	8001b6a <HAL_RCC_OscConfig+0x5e>
 8001b62:	6863      	ldr	r3, [r4, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f000 830f 	beq.w	8002188 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	f013 0f02 	tst.w	r3, #2
 8001b70:	f000 80a1 	beq.w	8001cb6 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b74:	4a7e      	ldr	r2, [pc, #504]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001b76:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b78:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001b7a:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8001b7e:	d05a      	beq.n	8001c36 <HAL_RCC_OscConfig+0x12a>
 8001b80:	2b18      	cmp	r3, #24
 8001b82:	d055      	beq.n	8001c30 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b84:	68e3      	ldr	r3, [r4, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 80de 	beq.w	8001d48 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b8c:	4978      	ldr	r1, [pc, #480]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001b8e:	680a      	ldr	r2, [r1, #0]
 8001b90:	f022 0219 	bic.w	r2, r2, #25
 8001b94:	4313      	orrs	r3, r2
 8001b96:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7fe ffb6 	bl	8000b08 <HAL_GetTick>
 8001b9c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b9e:	4b74      	ldr	r3, [pc, #464]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f013 0f04 	tst.w	r3, #4
 8001ba6:	f040 80ad 	bne.w	8001d04 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001baa:	f7fe ffad 	bl	8000b08 <HAL_GetTick>
 8001bae:	1b40      	subs	r0, r0, r5
 8001bb0:	2802      	cmp	r0, #2
 8001bb2:	d9f4      	bls.n	8001b9e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	e2ee      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb8:	4a6d      	ldr	r2, [pc, #436]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001bba:	6813      	ldr	r3, [r2, #0]
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc2:	6863      	ldr	r3, [r4, #4]
 8001bc4:	b32b      	cbz	r3, 8001c12 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8001bc6:	f7fe ff9f 	bl	8000b08 <HAL_GetTick>
 8001bca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bcc:	4b68      	ldr	r3, [pc, #416]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001bd4:	d1c9      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd6:	f7fe ff97 	bl	8000b08 <HAL_GetTick>
 8001bda:	1b40      	subs	r0, r0, r5
 8001bdc:	2864      	cmp	r0, #100	@ 0x64
 8001bde:	d9f5      	bls.n	8001bcc <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8001be0:	2003      	movs	r0, #3
 8001be2:	e2d8      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be8:	d009      	beq.n	8001bfe <HAL_RCC_OscConfig+0xf2>
 8001bea:	4b61      	ldr	r3, [pc, #388]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	e7e1      	b.n	8001bc2 <HAL_RCC_OscConfig+0xb6>
 8001bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	e7d7      	b.n	8001bc2 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8001c12:	f7fe ff79 	bl	8000b08 <HAL_GetTick>
 8001c16:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c18:	4b55      	ldr	r3, [pc, #340]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001c20:	d0a3      	beq.n	8001b6a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c22:	f7fe ff71 	bl	8000b08 <HAL_GetTick>
 8001c26:	1b40      	subs	r0, r0, r5
 8001c28:	2864      	cmp	r0, #100	@ 0x64
 8001c2a:	d9f5      	bls.n	8001c18 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	e2b2      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c30:	f012 0f03 	tst.w	r2, #3
 8001c34:	d1a6      	bne.n	8001b84 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c36:	4b4e      	ldr	r3, [pc, #312]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f013 0f04 	tst.w	r3, #4
 8001c3e:	d003      	beq.n	8001c48 <HAL_RCC_OscConfig+0x13c>
 8001c40:	68e3      	ldr	r3, [r4, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f000 82a2 	beq.w	800218c <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c48:	4a49      	ldr	r2, [pc, #292]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c4a:	6813      	ldr	r3, [r2, #0]
 8001c4c:	f023 0319 	bic.w	r3, r3, #25
 8001c50:	68e1      	ldr	r1, [r4, #12]
 8001c52:	430b      	orrs	r3, r1
 8001c54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c56:	f7fe ff57 	bl	8000b08 <HAL_GetTick>
 8001c5a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c5c:	4b44      	ldr	r3, [pc, #272]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f013 0f04 	tst.w	r3, #4
 8001c64:	d106      	bne.n	8001c74 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c66:	f7fe ff4f 	bl	8000b08 <HAL_GetTick>
 8001c6a:	1b40      	subs	r0, r0, r5
 8001c6c:	2802      	cmp	r0, #2
 8001c6e:	d9f5      	bls.n	8001c5c <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8001c70:	2003      	movs	r0, #3
 8001c72:	e290      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c74:	f7fe ff62 	bl	8000b3c <HAL_GetREVID>
 8001c78:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001c7c:	4298      	cmp	r0, r3
 8001c7e:	d812      	bhi.n	8001ca6 <HAL_RCC_OscConfig+0x19a>
 8001c80:	6922      	ldr	r2, [r4, #16]
 8001c82:	2a40      	cmp	r2, #64	@ 0x40
 8001c84:	d007      	beq.n	8001c96 <HAL_RCC_OscConfig+0x18a>
 8001c86:	493a      	ldr	r1, [pc, #232]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c88:	684b      	ldr	r3, [r1, #4]
 8001c8a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c8e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001c92:	604b      	str	r3, [r1, #4]
 8001c94:	e00f      	b.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
 8001c96:	4a36      	ldr	r2, [pc, #216]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001c98:	6853      	ldr	r3, [r2, #4]
 8001c9a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ca2:	6053      	str	r3, [r2, #4]
 8001ca4:	e007      	b.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
 8001ca6:	4a32      	ldr	r2, [pc, #200]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001ca8:	6853      	ldr	r3, [r2, #4]
 8001caa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001cae:	6921      	ldr	r1, [r4, #16]
 8001cb0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001cb4:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001cb6:	6823      	ldr	r3, [r4, #0]
 8001cb8:	f013 0f10 	tst.w	r3, #16
 8001cbc:	f000 8088 	beq.w	8001dd0 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc0:	4a2b      	ldr	r2, [pc, #172]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001cc2:	6913      	ldr	r3, [r2, #16]
 8001cc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001cc8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d056      	beq.n	8001d7c <HAL_RCC_OscConfig+0x270>
 8001cce:	2b18      	cmp	r3, #24
 8001cd0:	d050      	beq.n	8001d74 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001cd2:	69e3      	ldr	r3, [r4, #28]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 80b8 	beq.w	8001e4a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001cda:	4a25      	ldr	r2, [pc, #148]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001cdc:	6813      	ldr	r3, [r2, #0]
 8001cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7fe ff10 	bl	8000b08 <HAL_GetTick>
 8001ce8:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cea:	4b21      	ldr	r3, [pc, #132]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001cf2:	f040 8088 	bne.w	8001e06 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001cf6:	f7fe ff07 	bl	8000b08 <HAL_GetTick>
 8001cfa:	1b40      	subs	r0, r0, r5
 8001cfc:	2802      	cmp	r0, #2
 8001cfe:	d9f4      	bls.n	8001cea <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8001d00:	2003      	movs	r0, #3
 8001d02:	e248      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d04:	f7fe ff1a 	bl	8000b3c <HAL_GetREVID>
 8001d08:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001d0c:	4298      	cmp	r0, r3
 8001d0e:	d812      	bhi.n	8001d36 <HAL_RCC_OscConfig+0x22a>
 8001d10:	6922      	ldr	r2, [r4, #16]
 8001d12:	2a40      	cmp	r2, #64	@ 0x40
 8001d14:	d007      	beq.n	8001d26 <HAL_RCC_OscConfig+0x21a>
 8001d16:	4916      	ldr	r1, [pc, #88]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001d18:	684b      	ldr	r3, [r1, #4]
 8001d1a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001d1e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001d22:	604b      	str	r3, [r1, #4]
 8001d24:	e7c7      	b.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
 8001d26:	4a12      	ldr	r2, [pc, #72]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001d28:	6853      	ldr	r3, [r2, #4]
 8001d2a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d32:	6053      	str	r3, [r2, #4]
 8001d34:	e7bf      	b.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
 8001d36:	4a0e      	ldr	r2, [pc, #56]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001d38:	6853      	ldr	r3, [r2, #4]
 8001d3a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001d3e:	6921      	ldr	r1, [r4, #16]
 8001d40:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001d44:	6053      	str	r3, [r2, #4]
 8001d46:	e7b6      	b.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8001d48:	4a09      	ldr	r2, [pc, #36]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001d4a:	6813      	ldr	r3, [r2, #0]
 8001d4c:	f023 0301 	bic.w	r3, r3, #1
 8001d50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d52:	f7fe fed9 	bl	8000b08 <HAL_GetTick>
 8001d56:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d58:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <HAL_RCC_OscConfig+0x264>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f013 0f04 	tst.w	r3, #4
 8001d60:	d0a9      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d62:	f7fe fed1 	bl	8000b08 <HAL_GetTick>
 8001d66:	1b40      	subs	r0, r0, r5
 8001d68:	2802      	cmp	r0, #2
 8001d6a:	d9f5      	bls.n	8001d58 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	e212      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 8001d70:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d74:	f002 0203 	and.w	r2, r2, #3
 8001d78:	2a01      	cmp	r2, #1
 8001d7a:	d1aa      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d7c:	4ba1      	ldr	r3, [pc, #644]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001d84:	d003      	beq.n	8001d8e <HAL_RCC_OscConfig+0x282>
 8001d86:	69e3      	ldr	r3, [r4, #28]
 8001d88:	2b80      	cmp	r3, #128	@ 0x80
 8001d8a:	f040 8201 	bne.w	8002190 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d8e:	f7fe fed5 	bl	8000b3c <HAL_GetREVID>
 8001d92:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001d96:	4298      	cmp	r0, r3
 8001d98:	d812      	bhi.n	8001dc0 <HAL_RCC_OscConfig+0x2b4>
 8001d9a:	6a22      	ldr	r2, [r4, #32]
 8001d9c:	2a20      	cmp	r2, #32
 8001d9e:	d007      	beq.n	8001db0 <HAL_RCC_OscConfig+0x2a4>
 8001da0:	4998      	ldr	r1, [pc, #608]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001da2:	684b      	ldr	r3, [r1, #4]
 8001da4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001da8:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8001dac:	604b      	str	r3, [r1, #4]
 8001dae:	e00f      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
 8001db0:	4a94      	ldr	r2, [pc, #592]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001db2:	6853      	ldr	r3, [r2, #4]
 8001db4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001db8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001dbc:	6053      	str	r3, [r2, #4]
 8001dbe:	e007      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
 8001dc0:	4a90      	ldr	r2, [pc, #576]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001dc2:	68d3      	ldr	r3, [r2, #12]
 8001dc4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8001dc8:	6a21      	ldr	r1, [r4, #32]
 8001dca:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001dce:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	f013 0f08 	tst.w	r3, #8
 8001dd6:	d060      	beq.n	8001e9a <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001dd8:	6963      	ldr	r3, [r4, #20]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d049      	beq.n	8001e72 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dde:	4a89      	ldr	r2, [pc, #548]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001de0:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7fe fe8e 	bl	8000b08 <HAL_GetTick>
 8001dec:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001dee:	4b85      	ldr	r3, [pc, #532]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001df2:	f013 0f02 	tst.w	r3, #2
 8001df6:	d150      	bne.n	8001e9a <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001df8:	f7fe fe86 	bl	8000b08 <HAL_GetTick>
 8001dfc:	1b40      	subs	r0, r0, r5
 8001dfe:	2802      	cmp	r0, #2
 8001e00:	d9f5      	bls.n	8001dee <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8001e02:	2003      	movs	r0, #3
 8001e04:	e1c7      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e06:	f7fe fe99 	bl	8000b3c <HAL_GetREVID>
 8001e0a:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001e0e:	4298      	cmp	r0, r3
 8001e10:	d812      	bhi.n	8001e38 <HAL_RCC_OscConfig+0x32c>
 8001e12:	6a22      	ldr	r2, [r4, #32]
 8001e14:	2a20      	cmp	r2, #32
 8001e16:	d007      	beq.n	8001e28 <HAL_RCC_OscConfig+0x31c>
 8001e18:	497a      	ldr	r1, [pc, #488]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e1a:	684b      	ldr	r3, [r1, #4]
 8001e1c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e20:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8001e24:	604b      	str	r3, [r1, #4]
 8001e26:	e7d3      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
 8001e28:	4a76      	ldr	r2, [pc, #472]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e2a:	6853      	ldr	r3, [r2, #4]
 8001e2c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e34:	6053      	str	r3, [r2, #4]
 8001e36:	e7cb      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
 8001e38:	4a72      	ldr	r2, [pc, #456]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e3a:	68d3      	ldr	r3, [r2, #12]
 8001e3c:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8001e40:	6a21      	ldr	r1, [r4, #32]
 8001e42:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001e46:	60d3      	str	r3, [r2, #12]
 8001e48:	e7c2      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8001e4a:	4a6e      	ldr	r2, [pc, #440]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e4c:	6813      	ldr	r3, [r2, #0]
 8001e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e52:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e54:	f7fe fe58 	bl	8000b08 <HAL_GetTick>
 8001e58:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001e62:	d0b5      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e64:	f7fe fe50 	bl	8000b08 <HAL_GetTick>
 8001e68:	1b40      	subs	r0, r0, r5
 8001e6a:	2802      	cmp	r0, #2
 8001e6c:	d9f5      	bls.n	8001e5a <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8001e6e:	2003      	movs	r0, #3
 8001e70:	e191      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e72:	4a64      	ldr	r2, [pc, #400]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e74:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001e76:	f023 0301 	bic.w	r3, r3, #1
 8001e7a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7c:	f7fe fe44 	bl	8000b08 <HAL_GetTick>
 8001e80:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e82:	4b60      	ldr	r3, [pc, #384]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e86:	f013 0f02 	tst.w	r3, #2
 8001e8a:	d006      	beq.n	8001e9a <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e8c:	f7fe fe3c 	bl	8000b08 <HAL_GetTick>
 8001e90:	1b40      	subs	r0, r0, r5
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9f5      	bls.n	8001e82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e96:	2003      	movs	r0, #3
 8001e98:	e17d      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	f013 0f20 	tst.w	r3, #32
 8001ea0:	d029      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001ea2:	69a3      	ldr	r3, [r4, #24]
 8001ea4:	b19b      	cbz	r3, 8001ece <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ea6:	4a57      	ldr	r2, [pc, #348]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001ea8:	6813      	ldr	r3, [r2, #0]
 8001eaa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001eb0:	f7fe fe2a 	bl	8000b08 <HAL_GetTick>
 8001eb4:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001eb6:	4b53      	ldr	r3, [pc, #332]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001ebe:	d11a      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ec0:	f7fe fe22 	bl	8000b08 <HAL_GetTick>
 8001ec4:	1b40      	subs	r0, r0, r5
 8001ec6:	2802      	cmp	r0, #2
 8001ec8:	d9f5      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001eca:	2003      	movs	r0, #3
 8001ecc:	e163      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ece:	4a4d      	ldr	r2, [pc, #308]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001ed0:	6813      	ldr	r3, [r2, #0]
 8001ed2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ed8:	f7fe fe16 	bl	8000b08 <HAL_GetTick>
 8001edc:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001ede:	4b49      	ldr	r3, [pc, #292]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001ee6:	d006      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ee8:	f7fe fe0e 	bl	8000b08 <HAL_GetTick>
 8001eec:	1b40      	subs	r0, r0, r5
 8001eee:	2802      	cmp	r0, #2
 8001ef0:	d9f5      	bls.n	8001ede <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	e14f      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	f013 0f04 	tst.w	r3, #4
 8001efc:	d121      	bne.n	8001f42 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001efe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 8147 	beq.w	8002194 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001f06:	4a3f      	ldr	r2, [pc, #252]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f08:	6912      	ldr	r2, [r2, #16]
 8001f0a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8001f0e:	2a18      	cmp	r2, #24
 8001f10:	f000 80ee 	beq.w	80020f0 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d079      	beq.n	800200c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f18:	4a3a      	ldr	r2, [pc, #232]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f1a:	6813      	ldr	r3, [r2, #0]
 8001f1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f22:	f7fe fdf1 	bl	8000b08 <HAL_GetTick>
 8001f26:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f28:	4b36      	ldr	r3, [pc, #216]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001f30:	f000 80dc 	beq.w	80020ec <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f34:	f7fe fde8 	bl	8000b08 <HAL_GetTick>
 8001f38:	1b00      	subs	r0, r0, r4
 8001f3a:	2802      	cmp	r0, #2
 8001f3c:	d9f4      	bls.n	8001f28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f3e:	2003      	movs	r0, #3
 8001f40:	e129      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8001f42:	4a31      	ldr	r2, [pc, #196]	@ (8002008 <HAL_RCC_OscConfig+0x4fc>)
 8001f44:	6813      	ldr	r3, [r2, #0]
 8001f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001f4c:	f7fe fddc 	bl	8000b08 <HAL_GetTick>
 8001f50:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f52:	4b2d      	ldr	r3, [pc, #180]	@ (8002008 <HAL_RCC_OscConfig+0x4fc>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001f5a:	d106      	bne.n	8001f6a <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5c:	f7fe fdd4 	bl	8000b08 <HAL_GetTick>
 8001f60:	1b40      	subs	r0, r0, r5
 8001f62:	2864      	cmp	r0, #100	@ 0x64
 8001f64:	d9f5      	bls.n	8001f52 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8001f66:	2003      	movs	r0, #3
 8001f68:	e115      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6a:	68a3      	ldr	r3, [r4, #8]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d00a      	beq.n	8001f86 <HAL_RCC_OscConfig+0x47a>
 8001f70:	bb0b      	cbnz	r3, 8001fb6 <HAL_RCC_OscConfig+0x4aa>
 8001f72:	4b24      	ldr	r3, [pc, #144]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f76:	f022 0201 	bic.w	r2, r2, #1
 8001f7a:	671a      	str	r2, [r3, #112]	@ 0x70
 8001f7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f7e:	f022 0204 	bic.w	r2, r2, #4
 8001f82:	671a      	str	r2, [r3, #112]	@ 0x70
 8001f84:	e004      	b.n	8001f90 <HAL_RCC_OscConfig+0x484>
 8001f86:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f88:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f90:	68a3      	ldr	r3, [r4, #8]
 8001f92:	b333      	cbz	r3, 8001fe2 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8001f94:	f7fe fdb8 	bl	8000b08 <HAL_GetTick>
 8001f98:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9e:	f013 0f02 	tst.w	r3, #2
 8001fa2:	d1ac      	bne.n	8001efe <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa4:	f7fe fdb0 	bl	8000b08 <HAL_GetTick>
 8001fa8:	1b40      	subs	r0, r0, r5
 8001faa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001fae:	4298      	cmp	r0, r3
 8001fb0:	d9f3      	bls.n	8001f9a <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8001fb2:	2003      	movs	r0, #3
 8001fb4:	e0ef      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d009      	beq.n	8001fce <HAL_RCC_OscConfig+0x4c2>
 8001fba:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001fbc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fbe:	f022 0201 	bic.w	r2, r2, #1
 8001fc2:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fc6:	f022 0204 	bic.w	r2, r2, #4
 8001fca:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fcc:	e7e0      	b.n	8001f90 <HAL_RCC_OscConfig+0x484>
 8001fce:	4b0d      	ldr	r3, [pc, #52]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001fd0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fd2:	f042 0204 	orr.w	r2, r2, #4
 8001fd6:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fd8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fe0:	e7d6      	b.n	8001f90 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8001fe2:	f7fe fd91 	bl	8000b08 <HAL_GetTick>
 8001fe6:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001fe8:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fec:	f013 0f02 	tst.w	r3, #2
 8001ff0:	d085      	beq.n	8001efe <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff2:	f7fe fd89 	bl	8000b08 <HAL_GetTick>
 8001ff6:	1b40      	subs	r0, r0, r5
 8001ff8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001ffc:	4298      	cmp	r0, r3
 8001ffe:	d9f3      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002000:	2003      	movs	r0, #3
 8002002:	e0c8      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 8002004:	58024400 	.word	0x58024400
 8002008:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 800200c:	4a69      	ldr	r2, [pc, #420]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 800200e:	6813      	ldr	r3, [r2, #0]
 8002010:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002014:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002016:	f7fe fd77 	bl	8000b08 <HAL_GetTick>
 800201a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800201c:	4b65      	ldr	r3, [pc, #404]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002024:	d006      	beq.n	8002034 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002026:	f7fe fd6f 	bl	8000b08 <HAL_GetTick>
 800202a:	1b40      	subs	r0, r0, r5
 800202c:	2802      	cmp	r0, #2
 800202e:	d9f5      	bls.n	800201c <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002030:	2003      	movs	r0, #3
 8002032:	e0b0      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002034:	4b5f      	ldr	r3, [pc, #380]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 8002036:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002038:	4a5f      	ldr	r2, [pc, #380]	@ (80021b8 <HAL_RCC_OscConfig+0x6ac>)
 800203a:	400a      	ands	r2, r1
 800203c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800203e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002040:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002044:	430a      	orrs	r2, r1
 8002046:	629a      	str	r2, [r3, #40]	@ 0x28
 8002048:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800204a:	3a01      	subs	r2, #1
 800204c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002052:	3901      	subs	r1, #1
 8002054:	0249      	lsls	r1, r1, #9
 8002056:	b289      	uxth	r1, r1
 8002058:	430a      	orrs	r2, r1
 800205a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800205c:	3901      	subs	r1, #1
 800205e:	0409      	lsls	r1, r1, #16
 8002060:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002064:	430a      	orrs	r2, r1
 8002066:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002068:	3901      	subs	r1, #1
 800206a:	0609      	lsls	r1, r1, #24
 800206c:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002070:	430a      	orrs	r2, r1
 8002072:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002076:	f022 0201 	bic.w	r2, r2, #1
 800207a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800207c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800207e:	f36f 02cf 	bfc	r2, #3, #13
 8002082:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002084:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002088:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800208a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800208c:	f022 020c 	bic.w	r2, r2, #12
 8002090:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002092:	430a      	orrs	r2, r1
 8002094:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002098:	f022 0202 	bic.w	r2, r2, #2
 800209c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800209e:	430a      	orrs	r2, r1
 80020a0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80020a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020a4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020a8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80020aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020ac:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80020b0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80020b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80020b8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80020ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020bc:	f042 0201 	orr.w	r2, r2, #1
 80020c0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80020c8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020ca:	f7fe fd1d 	bl	8000b08 <HAL_GetTick>
 80020ce:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020d0:	4b38      	ldr	r3, [pc, #224]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80020d8:	d106      	bne.n	80020e8 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020da:	f7fe fd15 	bl	8000b08 <HAL_GetTick>
 80020de:	1b00      	subs	r0, r0, r4
 80020e0:	2802      	cmp	r0, #2
 80020e2:	d9f5      	bls.n	80020d0 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 80020e4:	2003      	movs	r0, #3
 80020e6:	e056      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 80020e8:	2000      	movs	r0, #0
 80020ea:	e054      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80020ec:	2000      	movs	r0, #0
 80020ee:	e052      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 80020f0:	4a30      	ldr	r2, [pc, #192]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 80020f2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80020f4:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d04e      	beq.n	8002198 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fa:	f001 0303 	and.w	r3, r1, #3
 80020fe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002100:	4293      	cmp	r3, r2
 8002102:	d14b      	bne.n	800219c <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002104:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002108:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210a:	4299      	cmp	r1, r3
 800210c:	d148      	bne.n	80021a0 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800210e:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002112:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002114:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002116:	429a      	cmp	r2, r3
 8002118:	d144      	bne.n	80021a4 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800211a:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800211e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002120:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002122:	429a      	cmp	r2, r3
 8002124:	d140      	bne.n	80021a8 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002126:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800212a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800212c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800212e:	429a      	cmp	r2, r3
 8002130:	d13c      	bne.n	80021ac <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002132:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002136:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002138:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800213a:	4298      	cmp	r0, r3
 800213c:	d138      	bne.n	80021b0 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800213e:	4b1d      	ldr	r3, [pc, #116]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 8002140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002142:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002146:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002148:	429a      	cmp	r2, r3
 800214a:	d101      	bne.n	8002150 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 800214c:	2000      	movs	r0, #0
 800214e:	e022      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002150:	4a18      	ldr	r2, [pc, #96]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 8002152:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 800215a:	f7fe fcd5 	bl	8000b08 <HAL_GetTick>
 800215e:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002160:	f7fe fcd2 	bl	8000b08 <HAL_GetTick>
 8002164:	42a8      	cmp	r0, r5
 8002166:	d0fb      	beq.n	8002160 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002168:	4a12      	ldr	r2, [pc, #72]	@ (80021b4 <HAL_RCC_OscConfig+0x6a8>)
 800216a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800216c:	f36f 03cf 	bfc	r3, #3, #13
 8002170:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002172:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002176:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002178:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002180:	2000      	movs	r0, #0
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002184:	2001      	movs	r0, #1
}
 8002186:	4770      	bx	lr
        return HAL_ERROR;
 8002188:	2001      	movs	r0, #1
 800218a:	e004      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 800218c:	2001      	movs	r0, #1
 800218e:	e002      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002190:	2001      	movs	r0, #1
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8002194:	2000      	movs	r0, #0
}
 8002196:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002198:	2001      	movs	r0, #1
 800219a:	e7fc      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 800219c:	2001      	movs	r0, #1
 800219e:	e7fa      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021a0:	2001      	movs	r0, #1
 80021a2:	e7f8      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021a4:	2001      	movs	r0, #1
 80021a6:	e7f6      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021a8:	2001      	movs	r0, #1
 80021aa:	e7f4      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021ac:	2001      	movs	r0, #1
 80021ae:	e7f2      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021b0:	2001      	movs	r0, #1
 80021b2:	e7f0      	b.n	8002196 <HAL_RCC_OscConfig+0x68a>
 80021b4:	58024400 	.word	0x58024400
 80021b8:	fffffc0c 	.word	0xfffffc0c

080021bc <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021bc:	4b75      	ldr	r3, [pc, #468]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021c4:	2b10      	cmp	r3, #16
 80021c6:	f000 80de 	beq.w	8002386 <HAL_RCC_GetSysClockFreq+0x1ca>
 80021ca:	2b18      	cmp	r3, #24
 80021cc:	d00f      	beq.n	80021ee <HAL_RCC_GetSysClockFreq+0x32>
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f040 80db 	bne.w	800238a <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80021d4:	4b6f      	ldr	r3, [pc, #444]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f013 0f20 	tst.w	r3, #32
 80021dc:	f000 80d7 	beq.w	800238e <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80021e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80021e8:	486b      	ldr	r0, [pc, #428]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80021ea:	40d8      	lsrs	r0, r3
 80021ec:	4770      	bx	lr
{
 80021ee:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80021f0:	4b68      	ldr	r3, [pc, #416]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80021f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021f4:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80021f8:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80021fa:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80021fe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002200:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002206:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	ee07 3a90 	vmov	s15, r3
 8002212:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8002216:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 800221a:	d077      	beq.n	800230c <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 800221c:	2a01      	cmp	r2, #1
 800221e:	d04a      	beq.n	80022b6 <HAL_RCC_GetSysClockFreq+0xfa>
 8002220:	2a02      	cmp	r2, #2
 8002222:	d076      	beq.n	8002312 <HAL_RCC_GetSysClockFreq+0x156>
 8002224:	2a00      	cmp	r2, #0
 8002226:	f040 8091 	bne.w	800234c <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800222a:	4b5a      	ldr	r3, [pc, #360]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f013 0f20 	tst.w	r3, #32
 8002232:	d023      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002234:	4957      	ldr	r1, [pc, #348]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002236:	680a      	ldr	r2, [r1, #0]
 8002238:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800223c:	4b56      	ldr	r3, [pc, #344]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x1dc>)
 800223e:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002240:	ee07 3a10 	vmov	s14, r3
 8002244:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002248:	ee07 0a10 	vmov	s14, r0
 800224c:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002250:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002254:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800225a:	ee06 3a90 	vmov	s13, r3
 800225e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002262:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 800239c <HAL_RCC_GetSysClockFreq+0x1e0>
 8002266:	ee67 7a86 	vmul.f32	s15, s15, s12
 800226a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800226e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800227a:	e038      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800227c:	ee07 0a10 	vmov	s14, r0
 8002280:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002284:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 80023a0 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002288:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800228c:	4b41      	ldr	r3, [pc, #260]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002294:	ee06 3a90 	vmov	s13, r3
 8002298:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800229c:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 800239c <HAL_RCC_GetSysClockFreq+0x1e0>
 80022a0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80022a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022b4:	e01b      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022b6:	ee07 0a10 	vmov	s14, r0
 80022ba:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80022be:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 80023a4 <HAL_RCC_GetSysClockFreq+0x1e8>
 80022c2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80022c6:	4b33      	ldr	r3, [pc, #204]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022ce:	ee06 3a90 	vmov	s13, r3
 80022d2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80022d6:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 800239c <HAL_RCC_GetSysClockFreq+0x1e0>
 80022da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80022de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022ea:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80022ee:	4b29      	ldr	r3, [pc, #164]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80022f6:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80022f8:	ee07 3a90 	vmov	s15, r3
 80022fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002300:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002304:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002308:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800230c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002310:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002312:	ee07 0a10 	vmov	s14, r0
 8002316:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800231a:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 80023a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 800231e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002322:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800232a:	ee06 3a90 	vmov	s13, r3
 800232e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002332:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800239c <HAL_RCC_GetSysClockFreq+0x1e0>
 8002336:	ee67 7a86 	vmul.f32	s15, s15, s12
 800233a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800233e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002346:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 800234a:	e7d0      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800234c:	ee07 0a10 	vmov	s14, r0
 8002350:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002354:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80023a4 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002358:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800235c:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002364:	ee06 3a90 	vmov	s13, r3
 8002368:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800236c:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 800239c <HAL_RCC_GetSysClockFreq+0x1e0>
 8002370:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002374:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002378:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800237c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002380:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002384:	e7b3      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8002386:	4809      	ldr	r0, [pc, #36]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002388:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800238a:	4809      	ldr	r0, [pc, #36]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800238c:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800238e:	4802      	ldr	r0, [pc, #8]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	58024400 	.word	0x58024400
 8002398:	03d09000 	.word	0x03d09000
 800239c:	39000000 	.word	0x39000000
 80023a0:	4c742400 	.word	0x4c742400
 80023a4:	4a742400 	.word	0x4a742400
 80023a8:	4bbebc20 	.word	0x4bbebc20
 80023ac:	017d7840 	.word	0x017d7840
 80023b0:	003d0900 	.word	0x003d0900

080023b4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80023b4:	2800      	cmp	r0, #0
 80023b6:	f000 8132 	beq.w	800261e <HAL_RCC_ClockConfig+0x26a>
{
 80023ba:	b570      	push	{r4, r5, r6, lr}
 80023bc:	460d      	mov	r5, r1
 80023be:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c0:	4b9b      	ldr	r3, [pc, #620]	@ (8002630 <HAL_RCC_ClockConfig+0x27c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	428b      	cmp	r3, r1
 80023ca:	d20b      	bcs.n	80023e4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023cc:	4a98      	ldr	r2, [pc, #608]	@ (8002630 <HAL_RCC_ClockConfig+0x27c>)
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	f023 030f 	bic.w	r3, r3, #15
 80023d4:	430b      	orrs	r3, r1
 80023d6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d8:	6813      	ldr	r3, [r2, #0]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	428b      	cmp	r3, r1
 80023e0:	f040 811f 	bne.w	8002622 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023e4:	6823      	ldr	r3, [r4, #0]
 80023e6:	f013 0f04 	tst.w	r3, #4
 80023ea:	d00c      	beq.n	8002406 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023ec:	6922      	ldr	r2, [r4, #16]
 80023ee:	4b91      	ldr	r3, [pc, #580]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d905      	bls.n	8002406 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023fa:	498e      	ldr	r1, [pc, #568]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80023fc:	698b      	ldr	r3, [r1, #24]
 80023fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002402:	431a      	orrs	r2, r3
 8002404:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002406:	6823      	ldr	r3, [r4, #0]
 8002408:	f013 0f08 	tst.w	r3, #8
 800240c:	d00c      	beq.n	8002428 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800240e:	6962      	ldr	r2, [r4, #20]
 8002410:	4b88      	ldr	r3, [pc, #544]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002418:	429a      	cmp	r2, r3
 800241a:	d905      	bls.n	8002428 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800241c:	4985      	ldr	r1, [pc, #532]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 800241e:	69cb      	ldr	r3, [r1, #28]
 8002420:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002424:	431a      	orrs	r2, r3
 8002426:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002428:	6823      	ldr	r3, [r4, #0]
 800242a:	f013 0f10 	tst.w	r3, #16
 800242e:	d00c      	beq.n	800244a <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002430:	69a2      	ldr	r2, [r4, #24]
 8002432:	4b80      	ldr	r3, [pc, #512]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800243a:	429a      	cmp	r2, r3
 800243c:	d905      	bls.n	800244a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800243e:	497d      	ldr	r1, [pc, #500]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002440:	69cb      	ldr	r3, [r1, #28]
 8002442:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002446:	431a      	orrs	r2, r3
 8002448:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	f013 0f20 	tst.w	r3, #32
 8002450:	d00c      	beq.n	800246c <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002452:	69e2      	ldr	r2, [r4, #28]
 8002454:	4b77      	ldr	r3, [pc, #476]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800245c:	429a      	cmp	r2, r3
 800245e:	d905      	bls.n	800246c <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002460:	4974      	ldr	r1, [pc, #464]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002462:	6a0b      	ldr	r3, [r1, #32]
 8002464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002468:	431a      	orrs	r2, r3
 800246a:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800246c:	6823      	ldr	r3, [r4, #0]
 800246e:	f013 0f02 	tst.w	r3, #2
 8002472:	d00c      	beq.n	800248e <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002474:	68e2      	ldr	r2, [r4, #12]
 8002476:	4b6f      	ldr	r3, [pc, #444]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	429a      	cmp	r2, r3
 8002480:	d905      	bls.n	800248e <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002482:	496c      	ldr	r1, [pc, #432]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002484:	698b      	ldr	r3, [r1, #24]
 8002486:	f023 030f 	bic.w	r3, r3, #15
 800248a:	431a      	orrs	r2, r3
 800248c:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	f013 0f01 	tst.w	r3, #1
 8002494:	d041      	beq.n	800251a <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002496:	4a67      	ldr	r2, [pc, #412]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002498:	6993      	ldr	r3, [r2, #24]
 800249a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800249e:	68a1      	ldr	r1, [r4, #8]
 80024a0:	430b      	orrs	r3, r1
 80024a2:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a4:	6863      	ldr	r3, [r4, #4]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d00a      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d027      	beq.n	80024fe <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d02c      	beq.n	800250c <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024b2:	4a60      	ldr	r2, [pc, #384]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80024b4:	6812      	ldr	r2, [r2, #0]
 80024b6:	f012 0f04 	tst.w	r2, #4
 80024ba:	d106      	bne.n	80024ca <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80024bc:	2001      	movs	r0, #1
 80024be:	e0ad      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024c0:	6812      	ldr	r2, [r2, #0]
 80024c2:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80024c6:	f000 80ae 	beq.w	8002626 <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024ca:	495a      	ldr	r1, [pc, #360]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80024cc:	690a      	ldr	r2, [r1, #16]
 80024ce:	f022 0207 	bic.w	r2, r2, #7
 80024d2:	4313      	orrs	r3, r2
 80024d4:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 80024d6:	f7fe fb17 	bl	8000b08 <HAL_GetTick>
 80024da:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024dc:	4b55      	ldr	r3, [pc, #340]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024e4:	6862      	ldr	r2, [r4, #4]
 80024e6:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80024ea:	d016      	beq.n	800251a <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ec:	f7fe fb0c 	bl	8000b08 <HAL_GetTick>
 80024f0:	1b80      	subs	r0, r0, r6
 80024f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024f6:	4298      	cmp	r0, r3
 80024f8:	d9f0      	bls.n	80024dc <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 80024fa:	2003      	movs	r0, #3
 80024fc:	e08e      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024fe:	4a4d      	ldr	r2, [pc, #308]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002500:	6812      	ldr	r2, [r2, #0]
 8002502:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002506:	d1e0      	bne.n	80024ca <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8002508:	2001      	movs	r0, #1
 800250a:	e087      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800250c:	4a49      	ldr	r2, [pc, #292]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002514:	d1d9      	bne.n	80024ca <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8002516:	2001      	movs	r0, #1
 8002518:	e080      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	f013 0f02 	tst.w	r3, #2
 8002520:	d00c      	beq.n	800253c <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002522:	68e2      	ldr	r2, [r4, #12]
 8002524:	4b43      	ldr	r3, [pc, #268]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	f003 030f 	and.w	r3, r3, #15
 800252c:	429a      	cmp	r2, r3
 800252e:	d205      	bcs.n	800253c <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002530:	4940      	ldr	r1, [pc, #256]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002532:	698b      	ldr	r3, [r1, #24]
 8002534:	f023 030f 	bic.w	r3, r3, #15
 8002538:	431a      	orrs	r2, r3
 800253a:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800253c:	4b3c      	ldr	r3, [pc, #240]	@ (8002630 <HAL_RCC_ClockConfig+0x27c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 030f 	and.w	r3, r3, #15
 8002544:	42ab      	cmp	r3, r5
 8002546:	d90a      	bls.n	800255e <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002548:	4a39      	ldr	r2, [pc, #228]	@ (8002630 <HAL_RCC_ClockConfig+0x27c>)
 800254a:	6813      	ldr	r3, [r2, #0]
 800254c:	f023 030f 	bic.w	r3, r3, #15
 8002550:	432b      	orrs	r3, r5
 8002552:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002554:	6813      	ldr	r3, [r2, #0]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	42ab      	cmp	r3, r5
 800255c:	d165      	bne.n	800262a <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800255e:	6823      	ldr	r3, [r4, #0]
 8002560:	f013 0f04 	tst.w	r3, #4
 8002564:	d00c      	beq.n	8002580 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002566:	6922      	ldr	r2, [r4, #16]
 8002568:	4b32      	ldr	r3, [pc, #200]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002570:	429a      	cmp	r2, r3
 8002572:	d205      	bcs.n	8002580 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002574:	492f      	ldr	r1, [pc, #188]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002576:	698b      	ldr	r3, [r1, #24]
 8002578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800257c:	431a      	orrs	r2, r3
 800257e:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002580:	6823      	ldr	r3, [r4, #0]
 8002582:	f013 0f08 	tst.w	r3, #8
 8002586:	d00c      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002588:	6962      	ldr	r2, [r4, #20]
 800258a:	4b2a      	ldr	r3, [pc, #168]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002592:	429a      	cmp	r2, r3
 8002594:	d205      	bcs.n	80025a2 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002596:	4927      	ldr	r1, [pc, #156]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 8002598:	69cb      	ldr	r3, [r1, #28]
 800259a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800259e:	431a      	orrs	r2, r3
 80025a0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a2:	6823      	ldr	r3, [r4, #0]
 80025a4:	f013 0f10 	tst.w	r3, #16
 80025a8:	d00c      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025aa:	69a2      	ldr	r2, [r4, #24]
 80025ac:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80025ae:	69db      	ldr	r3, [r3, #28]
 80025b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d205      	bcs.n	80025c4 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025b8:	491e      	ldr	r1, [pc, #120]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80025ba:	69cb      	ldr	r3, [r1, #28]
 80025bc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025c0:	431a      	orrs	r2, r3
 80025c2:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	f013 0f20 	tst.w	r3, #32
 80025ca:	d00c      	beq.n	80025e6 <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025cc:	69e2      	ldr	r2, [r4, #28]
 80025ce:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d205      	bcs.n	80025e6 <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025da:	4916      	ldr	r1, [pc, #88]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80025dc:	6a0b      	ldr	r3, [r1, #32]
 80025de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025e2:	431a      	orrs	r2, r3
 80025e4:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025e6:	f7ff fde9 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 80025ea:	4912      	ldr	r1, [pc, #72]	@ (8002634 <HAL_RCC_ClockConfig+0x280>)
 80025ec:	698b      	ldr	r3, [r1, #24]
 80025ee:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80025f2:	4a11      	ldr	r2, [pc, #68]	@ (8002638 <HAL_RCC_ClockConfig+0x284>)
 80025f4:	5cd3      	ldrb	r3, [r2, r3]
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025fc:	698b      	ldr	r3, [r1, #24]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	5cd3      	ldrb	r3, [r2, r3]
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	fa20 f303 	lsr.w	r3, r0, r3
 800260c:	4a0b      	ldr	r2, [pc, #44]	@ (800263c <HAL_RCC_ClockConfig+0x288>)
 800260e:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <HAL_RCC_ClockConfig+0x28c>)
 8002612:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <HAL_RCC_ClockConfig+0x290>)
 8002616:	6818      	ldr	r0, [r3, #0]
 8002618:	f7fe fa14 	bl	8000a44 <HAL_InitTick>
}
 800261c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800261e:	2001      	movs	r0, #1
}
 8002620:	4770      	bx	lr
      return HAL_ERROR;
 8002622:	2001      	movs	r0, #1
 8002624:	e7fa      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8002626:	2001      	movs	r0, #1
 8002628:	e7f8      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 800262a:	2001      	movs	r0, #1
 800262c:	e7f6      	b.n	800261c <HAL_RCC_ClockConfig+0x268>
 800262e:	bf00      	nop
 8002630:	52002000 	.word	0x52002000
 8002634:	58024400 	.word	0x58024400
 8002638:	08005458 	.word	0x08005458
 800263c:	20000008 	.word	0x20000008
 8002640:	2000000c 	.word	0x2000000c
 8002644:	20000004 	.word	0x20000004

08002648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002648:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800264a:	f7ff fdb7 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 800264e:	4a0b      	ldr	r2, [pc, #44]	@ (800267c <HAL_RCC_GetHCLKFreq+0x34>)
 8002650:	6993      	ldr	r3, [r2, #24]
 8002652:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002656:	490a      	ldr	r1, [pc, #40]	@ (8002680 <HAL_RCC_GetHCLKFreq+0x38>)
 8002658:	5ccb      	ldrb	r3, [r1, r3]
 800265a:	f003 031f 	and.w	r3, r3, #31
 800265e:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002662:	6992      	ldr	r2, [r2, #24]
 8002664:	f002 020f 	and.w	r2, r2, #15
 8002668:	5c88      	ldrb	r0, [r1, r2]
 800266a:	f000 001f 	and.w	r0, r0, #31
 800266e:	fa23 f000 	lsr.w	r0, r3, r0
 8002672:	4a04      	ldr	r2, [pc, #16]	@ (8002684 <HAL_RCC_GetHCLKFreq+0x3c>)
 8002674:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002676:	4a04      	ldr	r2, [pc, #16]	@ (8002688 <HAL_RCC_GetHCLKFreq+0x40>)
 8002678:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800267a:	bd08      	pop	{r3, pc}
 800267c:	58024400 	.word	0x58024400
 8002680:	08005458 	.word	0x08005458
 8002684:	20000008 	.word	0x20000008
 8002688:	2000000c 	.word	0x2000000c

0800268c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800268c:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800268e:	f7ff ffdb 	bl	8002648 <HAL_RCC_GetHCLKFreq>
 8002692:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800269a:	4a04      	ldr	r2, [pc, #16]	@ (80026ac <HAL_RCC_GetPCLK1Freq+0x20>)
 800269c:	5cd3      	ldrb	r3, [r2, r3]
 800269e:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80026a2:	40d8      	lsrs	r0, r3
 80026a4:	bd08      	pop	{r3, pc}
 80026a6:	bf00      	nop
 80026a8:	58024400 	.word	0x58024400
 80026ac:	08005458 	.word	0x08005458

080026b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80026b2:	f7ff ffc9 	bl	8002648 <HAL_RCC_GetHCLKFreq>
 80026b6:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80026be:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c0:	5cd3      	ldrb	r3, [r2, r3]
 80026c2:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80026c6:	40d8      	lsrs	r0, r3
 80026c8:	bd08      	pop	{r3, pc}
 80026ca:	bf00      	nop
 80026cc:	58024400 	.word	0x58024400
 80026d0:	08005458 	.word	0x08005458

080026d4 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80026d4:	4b40      	ldr	r3, [pc, #256]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 80026d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b03      	cmp	r3, #3
 80026de:	d079      	beq.n	80027d4 <RCCEx_PLL2_Config+0x100>
{
 80026e0:	b570      	push	{r4, r5, r6, lr}
 80026e2:	4605      	mov	r5, r0
 80026e4:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80026e6:	4a3c      	ldr	r2, [pc, #240]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 80026e8:	6813      	ldr	r3, [r2, #0]
 80026ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f0:	f7fe fa0a 	bl	8000b08 <HAL_GetTick>
 80026f4:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80026f6:	4b38      	ldr	r3, [pc, #224]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80026fe:	d006      	beq.n	800270e <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002700:	f7fe fa02 	bl	8000b08 <HAL_GetTick>
 8002704:	1b03      	subs	r3, r0, r4
 8002706:	2b02      	cmp	r3, #2
 8002708:	d9f5      	bls.n	80026f6 <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800270a:	2003      	movs	r0, #3

  }


  return status;
}
 800270c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800270e:	4b32      	ldr	r3, [pc, #200]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 8002710:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002712:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 8002716:	6829      	ldr	r1, [r5, #0]
 8002718:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 800271c:	629a      	str	r2, [r3, #40]	@ 0x28
 800271e:	686a      	ldr	r2, [r5, #4]
 8002720:	3a01      	subs	r2, #1
 8002722:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002726:	68a9      	ldr	r1, [r5, #8]
 8002728:	3901      	subs	r1, #1
 800272a:	0249      	lsls	r1, r1, #9
 800272c:	b289      	uxth	r1, r1
 800272e:	430a      	orrs	r2, r1
 8002730:	68e9      	ldr	r1, [r5, #12]
 8002732:	3901      	subs	r1, #1
 8002734:	0409      	lsls	r1, r1, #16
 8002736:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800273a:	430a      	orrs	r2, r1
 800273c:	6929      	ldr	r1, [r5, #16]
 800273e:	3901      	subs	r1, #1
 8002740:	0609      	lsls	r1, r1, #24
 8002742:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002746:	430a      	orrs	r2, r1
 8002748:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800274a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800274c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8002750:	6969      	ldr	r1, [r5, #20]
 8002752:	430a      	orrs	r2, r1
 8002754:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002758:	f022 0220 	bic.w	r2, r2, #32
 800275c:	69a9      	ldr	r1, [r5, #24]
 800275e:	430a      	orrs	r2, r1
 8002760:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8002762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002764:	f022 0210 	bic.w	r2, r2, #16
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800276a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800276c:	f36f 02cf 	bfc	r2, #3, #13
 8002770:	69e9      	ldr	r1, [r5, #28]
 8002772:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002776:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8002778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800277a:	f042 0210 	orr.w	r2, r2, #16
 800277e:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8002780:	b9c6      	cbnz	r6, 80027b4 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002782:	461a      	mov	r2, r3
 8002784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002786:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800278a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 800278c:	4a12      	ldr	r2, [pc, #72]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 800278e:	6813      	ldr	r3, [r2, #0]
 8002790:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002794:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002796:	f7fe f9b7 	bl	8000b08 <HAL_GetTick>
 800279a:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800279c:	4b0e      	ldr	r3, [pc, #56]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80027a4:	d114      	bne.n	80027d0 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80027a6:	f7fe f9af 	bl	8000b08 <HAL_GetTick>
 80027aa:	1b00      	subs	r0, r0, r4
 80027ac:	2802      	cmp	r0, #2
 80027ae:	d9f5      	bls.n	800279c <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 80027b0:	2003      	movs	r0, #3
 80027b2:	e7ab      	b.n	800270c <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80027b4:	2e01      	cmp	r6, #1
 80027b6:	d005      	beq.n	80027c4 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80027b8:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 80027ba:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80027bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80027c2:	e7e3      	b.n	800278c <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80027c4:	4a04      	ldr	r2, [pc, #16]	@ (80027d8 <RCCEx_PLL2_Config+0x104>)
 80027c6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80027c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80027ce:	e7dd      	b.n	800278c <RCCEx_PLL2_Config+0xb8>
  return status;
 80027d0:	2000      	movs	r0, #0
 80027d2:	e79b      	b.n	800270c <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 80027d4:	2001      	movs	r0, #1
}
 80027d6:	4770      	bx	lr
 80027d8:	58024400 	.word	0x58024400

080027dc <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80027dc:	4b40      	ldr	r3, [pc, #256]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	d079      	beq.n	80028dc <RCCEx_PLL3_Config+0x100>
{
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	4605      	mov	r5, r0
 80027ec:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80027ee:	4a3c      	ldr	r2, [pc, #240]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 80027f0:	6813      	ldr	r3, [r2, #0]
 80027f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f8:	f7fe f986 	bl	8000b08 <HAL_GetTick>
 80027fc:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80027fe:	4b38      	ldr	r3, [pc, #224]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002806:	d006      	beq.n	8002816 <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8002808:	f7fe f97e 	bl	8000b08 <HAL_GetTick>
 800280c:	1b03      	subs	r3, r0, r4
 800280e:	2b02      	cmp	r3, #2
 8002810:	d9f5      	bls.n	80027fe <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8002812:	2003      	movs	r0, #3

  }


  return status;
}
 8002814:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002816:	4b32      	ldr	r3, [pc, #200]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 8002818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800281a:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 800281e:	6829      	ldr	r1, [r5, #0]
 8002820:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8002824:	629a      	str	r2, [r3, #40]	@ 0x28
 8002826:	686a      	ldr	r2, [r5, #4]
 8002828:	3a01      	subs	r2, #1
 800282a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800282e:	68a9      	ldr	r1, [r5, #8]
 8002830:	3901      	subs	r1, #1
 8002832:	0249      	lsls	r1, r1, #9
 8002834:	b289      	uxth	r1, r1
 8002836:	430a      	orrs	r2, r1
 8002838:	68e9      	ldr	r1, [r5, #12]
 800283a:	3901      	subs	r1, #1
 800283c:	0409      	lsls	r1, r1, #16
 800283e:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002842:	430a      	orrs	r2, r1
 8002844:	6929      	ldr	r1, [r5, #16]
 8002846:	3901      	subs	r1, #1
 8002848:	0609      	lsls	r1, r1, #24
 800284a:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800284e:	430a      	orrs	r2, r1
 8002850:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002854:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002858:	6969      	ldr	r1, [r5, #20]
 800285a:	430a      	orrs	r2, r1
 800285c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800285e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002860:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002864:	69a9      	ldr	r1, [r5, #24]
 8002866:	430a      	orrs	r2, r1
 8002868:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800286a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800286c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002870:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002872:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002874:	f36f 02cf 	bfc	r2, #3, #13
 8002878:	69e9      	ldr	r1, [r5, #28]
 800287a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800287e:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8002880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002882:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002886:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8002888:	b9c6      	cbnz	r6, 80028bc <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800288a:	461a      	mov	r2, r3
 800288c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002892:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8002894:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 8002896:	6813      	ldr	r3, [r2, #0]
 8002898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800289c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800289e:	f7fe f933 	bl	8000b08 <HAL_GetTick>
 80028a2:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80028a4:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80028ac:	d114      	bne.n	80028d8 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80028ae:	f7fe f92b 	bl	8000b08 <HAL_GetTick>
 80028b2:	1b00      	subs	r0, r0, r4
 80028b4:	2802      	cmp	r0, #2
 80028b6:	d9f5      	bls.n	80028a4 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80028b8:	2003      	movs	r0, #3
 80028ba:	e7ab      	b.n	8002814 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80028bc:	2e01      	cmp	r6, #1
 80028be:	d005      	beq.n	80028cc <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80028c0:	4a07      	ldr	r2, [pc, #28]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 80028c2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80028c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80028ca:	e7e3      	b.n	8002894 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80028cc:	4a04      	ldr	r2, [pc, #16]	@ (80028e0 <RCCEx_PLL3_Config+0x104>)
 80028ce:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80028d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80028d6:	e7dd      	b.n	8002894 <RCCEx_PLL3_Config+0xb8>
  return status;
 80028d8:	2000      	movs	r0, #0
 80028da:	e79b      	b.n	8002814 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 80028dc:	2001      	movs	r0, #1
}
 80028de:	4770      	bx	lr
 80028e0:	58024400 	.word	0x58024400

080028e4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028e8:	6803      	ldr	r3, [r0, #0]
 80028ea:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80028ee:	d030      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80028f0:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80028f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028f6:	d026      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80028f8:	d80e      	bhi.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80028fa:	b1ab      	cbz	r3, 8002928 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80028fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002900:	d107      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002902:	2102      	movs	r1, #2
 8002904:	3008      	adds	r0, #8
 8002906:	f7ff fee5 	bl	80026d4 <RCCEx_PLL2_Config>
 800290a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800290c:	b195      	cbz	r5, 8002934 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 800290e:	462e      	mov	r6, r5
 8002910:	e021      	b.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8002912:	2601      	movs	r6, #1
 8002914:	4635      	mov	r5, r6
 8002916:	e01e      	b.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002918:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800291c:	d101      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800291e:	2500      	movs	r5, #0
 8002920:	e008      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002922:	2601      	movs	r6, #1
 8002924:	4635      	mov	r5, r6
 8002926:	e016      	b.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002928:	4a9a      	ldr	r2, [pc, #616]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800292a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800292c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002930:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002932:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002934:	4a97      	ldr	r2, [pc, #604]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002936:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002938:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800293c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800293e:	430b      	orrs	r3, r1
 8002940:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002942:	2600      	movs	r6, #0
 8002944:	e007      	b.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002946:	2102      	movs	r1, #2
 8002948:	3028      	adds	r0, #40	@ 0x28
 800294a:	f7ff ff47 	bl	80027dc <RCCEx_PLL3_Config>
 800294e:	4605      	mov	r5, r0
        break;
 8002950:	e7dc      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002952:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002954:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800295c:	d014      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800295e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002960:	2b04      	cmp	r3, #4
 8002962:	d831      	bhi.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8002964:	e8df f003 	tbb	[pc, r3]
 8002968:	08292203 	.word	0x08292203
 800296c:	08          	.byte	0x08
 800296d:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800296e:	4a89      	ldr	r2, [pc, #548]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002970:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002976:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8002978:	bb4d      	cbnz	r5, 80029ce <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800297a:	4a86      	ldr	r2, [pc, #536]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800297c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800297e:	f023 0307 	bic.w	r3, r3, #7
 8002982:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002984:	430b      	orrs	r3, r1
 8002986:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800298e:	d03f      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8002990:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002992:	2b80      	cmp	r3, #128	@ 0x80
 8002994:	d02e      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002996:	d81f      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002998:	b333      	cbz	r3, 80029e8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800299a:	2b40      	cmp	r3, #64	@ 0x40
 800299c:	d119      	bne.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800299e:	2100      	movs	r1, #0
 80029a0:	f104 0008 	add.w	r0, r4, #8
 80029a4:	f7ff fe96 	bl	80026d4 <RCCEx_PLL2_Config>
 80029a8:	4605      	mov	r5, r0
        break;
 80029aa:	e029      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029ac:	2100      	movs	r1, #0
 80029ae:	f104 0008 	add.w	r0, r4, #8
 80029b2:	f7ff fe8f 	bl	80026d4 <RCCEx_PLL2_Config>
 80029b6:	4605      	mov	r5, r0
        break;
 80029b8:	e7de      	b.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029ba:	2100      	movs	r1, #0
 80029bc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80029c0:	f7ff ff0c 	bl	80027dc <RCCEx_PLL3_Config>
 80029c4:	4605      	mov	r5, r0
        break;
 80029c6:	e7d7      	b.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80029c8:	2601      	movs	r6, #1
 80029ca:	4635      	mov	r5, r6
 80029cc:	e7dc      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 80029ce:	462e      	mov	r6, r5
 80029d0:	e7da      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 80029d2:	2601      	movs	r6, #1
 80029d4:	4635      	mov	r5, r6
 80029d6:	e01b      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80029d8:	2bc0      	cmp	r3, #192	@ 0xc0
 80029da:	d011      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80029dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029e0:	d00e      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80029e2:	2601      	movs	r6, #1
 80029e4:	4635      	mov	r5, r6
 80029e6:	e013      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029e8:	4a6a      	ldr	r2, [pc, #424]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80029ea:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80029ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80029f2:	e005      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029f4:	2100      	movs	r1, #0
 80029f6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80029fa:	f7ff feef 	bl	80027dc <RCCEx_PLL3_Config>
 80029fe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002a00:	b9dd      	cbnz	r5, 8002a3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002a02:	4a64      	ldr	r2, [pc, #400]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002a04:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002a06:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8002a0a:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002a10:	6823      	ldr	r3, [r4, #0]
 8002a12:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002a16:	d033      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8002a18:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8002a1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a20:	d01f      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8002a22:	d80f      	bhi.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002a24:	b1bb      	cbz	r3, 8002a56 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8002a26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a2a:	d108      	bne.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f104 0008 	add.w	r0, r4, #8
 8002a32:	f7ff fe4f 	bl	80026d4 <RCCEx_PLL2_Config>
 8002a36:	4605      	mov	r5, r0
        break;
 8002a38:	e019      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 8002a3a:	462e      	mov	r6, r5
 8002a3c:	e7e8      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8002a3e:	2601      	movs	r6, #1
 8002a40:	4635      	mov	r5, r6
 8002a42:	e01d      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8002a44:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a48:	d011      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002a4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a4e:	d00e      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002a50:	2601      	movs	r6, #1
 8002a52:	4635      	mov	r5, r6
 8002a54:	e014      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a56:	4a4f      	ldr	r2, [pc, #316]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002a58:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8002a60:	e005      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a62:	2100      	movs	r1, #0
 8002a64:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002a68:	f7ff feb8 	bl	80027dc <RCCEx_PLL3_Config>
 8002a6c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002a6e:	b9e5      	cbnz	r5, 8002aaa <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002a70:	4a48      	ldr	r2, [pc, #288]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002a72:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002a74:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8002a78:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002a86:	d034      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 8002a88:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8002a8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a90:	d01f      	beq.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002a92:	d80f      	bhi.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8002a94:	b1bb      	cbz	r3, 8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002a96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9a:	d108      	bne.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	f104 0008 	add.w	r0, r4, #8
 8002aa2:	f7ff fe17 	bl	80026d4 <RCCEx_PLL2_Config>
 8002aa6:	4605      	mov	r5, r0
        break;
 8002aa8:	e019      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 8002aaa:	462e      	mov	r6, r5
 8002aac:	e7e8      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 8002aae:	2601      	movs	r6, #1
 8002ab0:	4635      	mov	r5, r6
 8002ab2:	e01e      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8002ab4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ab8:	d011      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002aba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002abe:	d00e      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002ac0:	2601      	movs	r6, #1
 8002ac2:	4635      	mov	r5, r6
 8002ac4:	e015      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ac6:	4a33      	ldr	r2, [pc, #204]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002ac8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002aca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8002ad0:	e005      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002ad8:	f7ff fe80 	bl	80027dc <RCCEx_PLL3_Config>
 8002adc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002ade:	2d00      	cmp	r5, #0
 8002ae0:	d133      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002ae2:	4a2c      	ldr	r2, [pc, #176]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002ae4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002ae6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002aea:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8002aee:	430b      	orrs	r3, r1
 8002af0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002af8:	d013      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 8002afa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	d02e      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002b00:	d828      	bhi.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8002b02:	b133      	cbz	r3, 8002b12 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8002b04:	2b10      	cmp	r3, #16
 8002b06:	d122      	bne.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b08:	4a22      	ldr	r2, [pc, #136]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002b0a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b10:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8002b12:	bb5d      	cbnz	r5, 8002b6c <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b14:	4a1f      	ldr	r2, [pc, #124]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002b16:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8002b18:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002b1c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002b1e:	430b      	orrs	r3, r1
 8002b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b22:	6823      	ldr	r3, [r4, #0]
 8002b24:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002b28:	d046      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b2a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b30:	d032      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002b32:	d820      	bhi.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002b34:	b343      	cbz	r3, 8002b88 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8002b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b3a:	d119      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	f104 0008 	add.w	r0, r4, #8
 8002b42:	f7ff fdc7 	bl	80026d4 <RCCEx_PLL2_Config>
 8002b46:	4605      	mov	r5, r0
        break;
 8002b48:	e02c      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 8002b4a:	462e      	mov	r6, r5
 8002b4c:	e7d1      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 8002b4e:	2601      	movs	r6, #1
 8002b50:	4635      	mov	r5, r6
 8002b52:	e7e6      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8002b54:	2b30      	cmp	r3, #48	@ 0x30
 8002b56:	d0dc      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8002b58:	2601      	movs	r6, #1
 8002b5a:	4635      	mov	r5, r6
 8002b5c:	e7e1      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b5e:	2102      	movs	r1, #2
 8002b60:	f104 0008 	add.w	r0, r4, #8
 8002b64:	f7ff fdb6 	bl	80026d4 <RCCEx_PLL2_Config>
 8002b68:	4605      	mov	r5, r0
        break;
 8002b6a:	e7d2      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8002b6c:	462e      	mov	r6, r5
 8002b6e:	e7d8      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b70:	2601      	movs	r6, #1
 8002b72:	4635      	mov	r5, r6
 8002b74:	e020      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8002b76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b7a:	d013      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002b7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b80:	d010      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002b82:	2601      	movs	r6, #1
 8002b84:	4635      	mov	r5, r6
 8002b86:	e017      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b88:	4a02      	ldr	r2, [pc, #8]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002b8a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8002b92:	e007      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002b94:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002b9e:	f7ff fe1d 	bl	80027dc <RCCEx_PLL3_Config>
 8002ba2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002ba4:	b93d      	cbnz	r5, 8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002ba6:	4a70      	ldr	r2, [pc, #448]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002ba8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002baa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bae:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002bb0:	430b      	orrs	r3, r1
 8002bb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 8002bb6:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002bbe:	d017      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 8002bc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002bc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bc6:	d04f      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8002bc8:	d842      	bhi.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8002bca:	b143      	cbz	r3, 8002bde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8002bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd0:	d13b      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	f104 0008 	add.w	r0, r4, #8
 8002bd8:	f7ff fd7c 	bl	80026d4 <RCCEx_PLL2_Config>
 8002bdc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002bde:	2d00      	cmp	r5, #0
 8002be0:	d149      	bne.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002be2:	4a61      	ldr	r2, [pc, #388]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002be4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002be6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002bea:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002bec:	430b      	orrs	r3, r1
 8002bee:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8002bf6:	d019      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8002bf8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8002bfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c00:	d04a      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8002c02:	d83d      	bhi.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8002c04:	b143      	cbz	r3, 8002c18 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8002c06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c0a:	d136      	bne.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c0c:	2101      	movs	r1, #1
 8002c0e:	f104 0008 	add.w	r0, r4, #8
 8002c12:	f7ff fd5f 	bl	80026d4 <RCCEx_PLL2_Config>
 8002c16:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002c18:	2d00      	cmp	r5, #0
 8002c1a:	d144      	bne.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002c1c:	4a52      	ldr	r2, [pc, #328]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002c1e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002c20:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8002c24:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8002c32:	d047      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8002c34:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8002c36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c3a:	d036      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8002c3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c40:	d04b      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8002c42:	b3bb      	cbz	r3, 8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002c44:	2601      	movs	r6, #1
 8002c46:	4635      	mov	r5, r6
 8002c48:	e03c      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 8002c4a:	2601      	movs	r6, #1
 8002c4c:	4635      	mov	r5, r6
 8002c4e:	e7cf      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8002c50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c54:	d0c3      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8002c56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c5a:	d0c0      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8002c5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c60:	d0bd      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8002c62:	2601      	movs	r6, #1
 8002c64:	4635      	mov	r5, r6
 8002c66:	e7c3      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c68:	2101      	movs	r1, #1
 8002c6a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002c6e:	f7ff fdb5 	bl	80027dc <RCCEx_PLL3_Config>
 8002c72:	4605      	mov	r5, r0
        break;
 8002c74:	e7b3      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 8002c76:	462e      	mov	r6, r5
 8002c78:	e7ba      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8002c7a:	2601      	movs	r6, #1
 8002c7c:	4635      	mov	r5, r6
 8002c7e:	e7d5      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c84:	d0c8      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8002c86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c8a:	d0c5      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8002c8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c90:	d0c2      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8002c92:	2601      	movs	r6, #1
 8002c94:	4635      	mov	r5, r6
 8002c96:	e7c9      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c98:	2101      	movs	r1, #1
 8002c9a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002c9e:	f7ff fd9d 	bl	80027dc <RCCEx_PLL3_Config>
 8002ca2:	4605      	mov	r5, r0
        break;
 8002ca4:	e7b8      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 8002ca6:	462e      	mov	r6, r5
 8002ca8:	e7c0      	b.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002caa:	4a2f      	ldr	r2, [pc, #188]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002cac:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8002cb4:	b9c5      	cbnz	r5, 8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002cb6:	4a2c      	ldr	r2, [pc, #176]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002cb8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002cba:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8002cbe:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002cca:	d01c      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 8002ccc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d844      	bhi.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8002cd2:	e8df f003 	tbb	[pc, r3]
 8002cd6:	0b10      	.short	0x0b10
 8002cd8:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002cda:	2101      	movs	r1, #1
 8002cdc:	f104 0008 	add.w	r0, r4, #8
 8002ce0:	f7ff fcf8 	bl	80026d4 <RCCEx_PLL2_Config>
 8002ce4:	4605      	mov	r5, r0
        break;
 8002ce6:	e7e5      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 8002ce8:	462e      	mov	r6, r5
 8002cea:	e7eb      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cec:	4a1e      	ldr	r2, [pc, #120]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002cee:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8002cf6:	bba5      	cbnz	r5, 8002d62 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8002cfa:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8002cfc:	f023 0303 	bic.w	r3, r3, #3
 8002d00:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002d02:	430b      	orrs	r3, r1
 8002d04:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002d0c:	d12e      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	f013 0f01 	tst.w	r3, #1
 8002d14:	f000 80a6 	beq.w	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 8002d18:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002d1a:	2b28      	cmp	r3, #40	@ 0x28
 8002d1c:	f200 80a0 	bhi.w	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002d20:	e8df f003 	tbb	[pc, r3]
 8002d24:	9e9e9e8e 	.word	0x9e9e9e8e
 8002d28:	9e9e9e9e 	.word	0x9e9e9e9e
 8002d2c:	9e9e9e88 	.word	0x9e9e9e88
 8002d30:	9e9e9e9e 	.word	0x9e9e9e9e
 8002d34:	9e9e9e97 	.word	0x9e9e9e97
 8002d38:	9e9e9e9e 	.word	0x9e9e9e9e
 8002d3c:	9e9e9e8e 	.word	0x9e9e9e8e
 8002d40:	9e9e9e9e 	.word	0x9e9e9e9e
 8002d44:	9e9e9e8e 	.word	0x9e9e9e8e
 8002d48:	9e9e9e9e 	.word	0x9e9e9e9e
 8002d4c:	8e          	.byte	0x8e
 8002d4d:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002d4e:	2102      	movs	r1, #2
 8002d50:	f104 0008 	add.w	r0, r4, #8
 8002d54:	f7ff fcbe 	bl	80026d4 <RCCEx_PLL2_Config>
 8002d58:	4605      	mov	r5, r0
        break;
 8002d5a:	e7cc      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8002d5c:	2601      	movs	r6, #1
 8002d5e:	4635      	mov	r5, r6
 8002d60:	e7d1      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8002d62:	462e      	mov	r6, r5
 8002d64:	e7cf      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x422>
 8002d66:	bf00      	nop
 8002d68:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d6c:	4a5a      	ldr	r2, [pc, #360]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d6e:	6813      	ldr	r3, [r2, #0]
 8002d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d74:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002d76:	f7fd fec7 	bl	8000b08 <HAL_GetTick>
 8002d7a:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d7c:	4b56      	ldr	r3, [pc, #344]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002d84:	d105      	bne.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d86:	f7fd febf 	bl	8000b08 <HAL_GetTick>
 8002d8a:	1bc0      	subs	r0, r0, r7
 8002d8c:	2864      	cmp	r0, #100	@ 0x64
 8002d8e:	d9f5      	bls.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8002d90:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8002d92:	2d00      	cmp	r5, #0
 8002d94:	d14a      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002d96:	4b51      	ldr	r3, [pc, #324]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9a:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8002d9e:	4053      	eors	r3, r2
 8002da0:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002da4:	d00c      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002da6:	4b4d      	ldr	r3, [pc, #308]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002da8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002daa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dae:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002db0:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002db4:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002db6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002db8:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002dbc:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8002dbe:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002dc0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8002dc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dc8:	d015      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 8002dca:	bb8d      	cbnz	r5, 8002e30 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dcc:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8002dd0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002dd4:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002dd8:	d01e      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8002dda:	4a40      	ldr	r2, [pc, #256]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ddc:	6913      	ldr	r3, [r2, #16]
 8002dde:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002de2:	6113      	str	r3, [r2, #16]
 8002de4:	493d      	ldr	r1, [pc, #244]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002de6:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8002de8:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8002dec:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002df0:	4313      	orrs	r3, r2
 8002df2:	670b      	str	r3, [r1, #112]	@ 0x70
 8002df4:	e78b      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 8002df6:	f7fd fe87 	bl	8000b08 <HAL_GetTick>
 8002dfa:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dfc:	4b37      	ldr	r3, [pc, #220]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e00:	f013 0f02 	tst.w	r3, #2
 8002e04:	d1e1      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e06:	f7fd fe7f 	bl	8000b08 <HAL_GetTick>
 8002e0a:	1bc0      	subs	r0, r0, r7
 8002e0c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e10:	4298      	cmp	r0, r3
 8002e12:	d9f3      	bls.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8002e14:	2503      	movs	r5, #3
 8002e16:	e7d8      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e18:	4830      	ldr	r0, [pc, #192]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e1a:	6902      	ldr	r2, [r0, #16]
 8002e1c:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8002e20:	492f      	ldr	r1, [pc, #188]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8002e22:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8002e26:	4313      	orrs	r3, r2
 8002e28:	6103      	str	r3, [r0, #16]
 8002e2a:	e7db      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8002e2c:	462e      	mov	r6, r5
 8002e2e:	e76e      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8002e30:	462e      	mov	r6, r5
 8002e32:	e76c      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e34:	2101      	movs	r1, #1
 8002e36:	f104 0008 	add.w	r0, r4, #8
 8002e3a:	f7ff fc4b 	bl	80026d4 <RCCEx_PLL2_Config>
 8002e3e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002e40:	b9e5      	cbnz	r5, 8002e7c <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002e42:	4a26      	ldr	r2, [pc, #152]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e44:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002e46:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002e4a:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6553      	str	r3, [r2, #84]	@ 0x54
 8002e50:	e008      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002e52:	2101      	movs	r1, #1
 8002e54:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002e58:	f7ff fcc0 	bl	80027dc <RCCEx_PLL3_Config>
 8002e5c:	4605      	mov	r5, r0
        break;
 8002e5e:	e7ef      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8002e60:	2601      	movs	r6, #1
 8002e62:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002e64:	6823      	ldr	r3, [r4, #0]
 8002e66:	f013 0f02 	tst.w	r3, #2
 8002e6a:	d017      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002e6c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8002e6e:	2b05      	cmp	r3, #5
 8002e70:	d82c      	bhi.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8002e72:	e8df f003 	tbb	[pc, r3]
 8002e76:	050b      	.short	0x050b
 8002e78:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8002e7c:	462e      	mov	r6, r5
 8002e7e:	e7f1      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e80:	2101      	movs	r1, #1
 8002e82:	f104 0008 	add.w	r0, r4, #8
 8002e86:	f7ff fc25 	bl	80026d4 <RCCEx_PLL2_Config>
 8002e8a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002e8c:	bb0d      	cbnz	r5, 8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002e8e:	4a13      	ldr	r2, [pc, #76]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e90:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002e92:	f023 0307 	bic.w	r3, r3, #7
 8002e96:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8002e98:	430b      	orrs	r3, r1
 8002e9a:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	f013 0f04 	tst.w	r3, #4
 8002ea2:	d030      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002ea4:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8002ea8:	2b05      	cmp	r3, #5
 8002eaa:	f200 810f 	bhi.w	80030cc <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8002eae:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002eb2:	001f      	.short	0x001f
 8002eb4:	01060019 	.word	0x01060019
 8002eb8:	001f001f 	.word	0x001f001f
 8002ebc:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8002ec4:	f7ff fc8a 	bl	80027dc <RCCEx_PLL3_Config>
 8002ec8:	4605      	mov	r5, r0
        break;
 8002eca:	e7df      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002ecc:	2601      	movs	r6, #1
 8002ece:	4635      	mov	r5, r6
 8002ed0:	e7e4      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8002ed2:	462e      	mov	r6, r5
 8002ed4:	e7e2      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002ed6:	bf00      	nop
 8002ed8:	58024800 	.word	0x58024800
 8002edc:	58024400 	.word	0x58024400
 8002ee0:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	f104 0008 	add.w	r0, r4, #8
 8002eea:	f7ff fbf3 	bl	80026d4 <RCCEx_PLL2_Config>
 8002eee:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002ef0:	2d00      	cmp	r5, #0
 8002ef2:	f040 80ee 	bne.w	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ef6:	4ab6      	ldr	r2, [pc, #728]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002ef8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002efa:	f023 0307 	bic.w	r3, r3, #7
 8002efe:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8002f02:	430b      	orrs	r3, r1
 8002f04:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	f013 0f20 	tst.w	r3, #32
 8002f0c:	d01d      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8002f0e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8002f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f16:	f000 80f0 	beq.w	80030fa <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002f1a:	f200 80df 	bhi.w	80030dc <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8002f1e:	b14b      	cbz	r3, 8002f34 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f24:	f040 80d7 	bne.w	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f28:	2100      	movs	r1, #0
 8002f2a:	f104 0008 	add.w	r0, r4, #8
 8002f2e:	f7ff fbd1 	bl	80026d4 <RCCEx_PLL2_Config>
 8002f32:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002f34:	2d00      	cmp	r5, #0
 8002f36:	f040 80e7 	bne.w	8003108 <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f3a:	4aa5      	ldr	r2, [pc, #660]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002f3c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002f3e:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8002f42:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8002f46:	430b      	orrs	r3, r1
 8002f48:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002f50:	d01d      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8002f52:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8002f56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f5a:	f000 80e9 	beq.w	8003130 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8002f5e:	f200 80d8 	bhi.w	8003112 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8002f62:	b14b      	cbz	r3, 8002f78 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8002f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f68:	f040 80d0 	bne.w	800310c <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	f104 0008 	add.w	r0, r4, #8
 8002f72:	f7ff fbaf 	bl	80026d4 <RCCEx_PLL2_Config>
 8002f76:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002f78:	2d00      	cmp	r5, #0
 8002f7a:	f040 80e0 	bne.w	800313e <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f7e:	4a94      	ldr	r2, [pc, #592]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002f80:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002f82:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002f86:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f94:	d01d      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8002f96:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8002f9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f9e:	f000 80e2 	beq.w	8003166 <HAL_RCCEx_PeriphCLKConfig+0x882>
 8002fa2:	f200 80d1 	bhi.w	8003148 <HAL_RCCEx_PeriphCLKConfig+0x864>
 8002fa6:	b14b      	cbz	r3, 8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8002fa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fac:	f040 80c9 	bne.w	8003142 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	f104 0008 	add.w	r0, r4, #8
 8002fb6:	f7ff fb8d 	bl	80026d4 <RCCEx_PLL2_Config>
 8002fba:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002fbc:	2d00      	cmp	r5, #0
 8002fbe:	f040 80d9 	bne.w	8003174 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002fc2:	4a83      	ldr	r2, [pc, #524]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002fc4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002fc6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002fca:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	f013 0f08 	tst.w	r3, #8
 8002fd8:	d00d      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8002fda:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8002fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe2:	f000 80c9 	beq.w	8003178 <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002fe6:	4a7a      	ldr	r2, [pc, #488]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002fe8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002fea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fee:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8002ff2:	430b      	orrs	r3, r1
 8002ff4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	f013 0f10 	tst.w	r3, #16
 8002ffc:	d00d      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8002ffe:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003006:	f000 80c1 	beq.w	800318c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800300a:	4a71      	ldr	r2, [pc, #452]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800300c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800300e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003012:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003016:	430b      	orrs	r3, r1
 8003018:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800301a:	6823      	ldr	r3, [r4, #0]
 800301c:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003020:	d01c      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003022:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800302a:	f000 80b9 	beq.w	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800302e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003032:	d008      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003034:	2b00      	cmp	r3, #0
 8003036:	f040 80ba 	bne.w	80031ae <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800303a:	2100      	movs	r1, #0
 800303c:	f104 0008 	add.w	r0, r4, #8
 8003040:	f7ff fb48 	bl	80026d4 <RCCEx_PLL2_Config>
 8003044:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003046:	2d00      	cmp	r5, #0
 8003048:	f040 80b4 	bne.w	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800304c:	4a60      	ldr	r2, [pc, #384]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800304e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003050:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003054:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003058:	430b      	orrs	r3, r1
 800305a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003062:	d01c      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003064:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003068:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800306c:	f000 80a4 	beq.w	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003070:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003074:	d008      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003076:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800307a:	f040 80a4 	bne.w	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800307e:	4a54      	ldr	r2, [pc, #336]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003080:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003086:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003088:	2d00      	cmp	r5, #0
 800308a:	f040 809f 	bne.w	80031cc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800308e:	4a50      	ldr	r2, [pc, #320]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003090:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003092:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003096:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800309a:	430b      	orrs	r3, r1
 800309c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80030a4:	f000 80ac 	beq.w	8003200 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 80030a8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 8092 	beq.w	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80030b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030b4:	f000 809c 	beq.w	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 80030b8:	2601      	movs	r6, #1
 80030ba:	4635      	mov	r5, r6
 80030bc:	e0a0      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030be:	2101      	movs	r1, #1
 80030c0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80030c4:	f7ff fb8a 	bl	80027dc <RCCEx_PLL3_Config>
 80030c8:	4605      	mov	r5, r0
        break;
 80030ca:	e711      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80030cc:	2601      	movs	r6, #1
 80030ce:	4635      	mov	r5, r6
 80030d0:	e719      	b.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 80030d2:	462e      	mov	r6, r5
 80030d4:	e717      	b.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80030d6:	2601      	movs	r6, #1
 80030d8:	4635      	mov	r5, r6
 80030da:	e736      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x666>
 80030dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e0:	f43f af28 	beq.w	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80030e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030e8:	f43f af24 	beq.w	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80030ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030f0:	f43f af20 	beq.w	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80030f4:	2601      	movs	r6, #1
 80030f6:	4635      	mov	r5, r6
 80030f8:	e727      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030fa:	2102      	movs	r1, #2
 80030fc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003100:	f7ff fb6c 	bl	80027dc <RCCEx_PLL3_Config>
 8003104:	4605      	mov	r5, r0
        break;
 8003106:	e715      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003108:	462e      	mov	r6, r5
 800310a:	e71e      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800310c:	2601      	movs	r6, #1
 800310e:	4635      	mov	r5, r6
 8003110:	e73d      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003116:	f43f af2f 	beq.w	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800311a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800311e:	f43f af2b 	beq.w	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003122:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003126:	f43f af27 	beq.w	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800312a:	2601      	movs	r6, #1
 800312c:	4635      	mov	r5, r6
 800312e:	e72e      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003130:	2102      	movs	r1, #2
 8003132:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003136:	f7ff fb51 	bl	80027dc <RCCEx_PLL3_Config>
 800313a:	4605      	mov	r5, r0
        break;
 800313c:	e71c      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 800313e:	462e      	mov	r6, r5
 8003140:	e725      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003142:	2601      	movs	r6, #1
 8003144:	4635      	mov	r5, r6
 8003146:	e744      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800314c:	f43f af36 	beq.w	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003150:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003154:	f43f af32 	beq.w	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003158:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800315c:	f43f af2e 	beq.w	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003160:	2601      	movs	r6, #1
 8003162:	4635      	mov	r5, r6
 8003164:	e735      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003166:	2102      	movs	r1, #2
 8003168:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800316c:	f7ff fb36 	bl	80027dc <RCCEx_PLL3_Config>
 8003170:	4605      	mov	r5, r0
        break;
 8003172:	e723      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8003174:	462e      	mov	r6, r5
 8003176:	e72c      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003178:	2102      	movs	r1, #2
 800317a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800317e:	f7ff fb2d 	bl	80027dc <RCCEx_PLL3_Config>
 8003182:	2800      	cmp	r0, #0
 8003184:	f43f af2f 	beq.w	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8003188:	2601      	movs	r6, #1
 800318a:	e72c      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800318c:	2102      	movs	r1, #2
 800318e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003192:	f7ff fb23 	bl	80027dc <RCCEx_PLL3_Config>
 8003196:	2800      	cmp	r0, #0
 8003198:	f43f af37 	beq.w	800300a <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 800319c:	2601      	movs	r6, #1
 800319e:	e734      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80031a0:	2102      	movs	r1, #2
 80031a2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80031a6:	f7ff fb19 	bl	80027dc <RCCEx_PLL3_Config>
 80031aa:	4605      	mov	r5, r0
        break;
 80031ac:	e74b      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 80031ae:	2601      	movs	r6, #1
 80031b0:	4635      	mov	r5, r6
 80031b2:	e753      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 80031b4:	462e      	mov	r6, r5
 80031b6:	e751      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031b8:	2101      	movs	r1, #1
 80031ba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80031be:	f7ff fb0d 	bl	80027dc <RCCEx_PLL3_Config>
 80031c2:	4605      	mov	r5, r0
        break;
 80031c4:	e760      	b.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 80031c6:	2601      	movs	r6, #1
 80031c8:	4635      	mov	r5, r6
 80031ca:	e768      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 80031cc:	462e      	mov	r6, r5
 80031ce:	e766      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 80031d0:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031d4:	4a70      	ldr	r2, [pc, #448]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80031d6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80031de:	b975      	cbnz	r5, 80031fe <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80031e0:	4a6d      	ldr	r2, [pc, #436]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80031e2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80031e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80031ea:	430b      	orrs	r3, r1
 80031ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031ee:	e007      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031f0:	2102      	movs	r1, #2
 80031f2:	f104 0008 	add.w	r0, r4, #8
 80031f6:	f7ff fa6d 	bl	80026d4 <RCCEx_PLL2_Config>
 80031fa:	4605      	mov	r5, r0
        break;
 80031fc:	e7ef      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 80031fe:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003206:	d111      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800320e:	d028      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8003210:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003218:	d014      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800321a:	d910      	bls.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800321c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003220:	d015      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003226:	d012      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003228:	2601      	movs	r6, #1
 800322a:	e01a      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800322c:	2102      	movs	r1, #2
 800322e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003232:	f7ff fad3 	bl	80027dc <RCCEx_PLL3_Config>
 8003236:	2800      	cmp	r0, #0
 8003238:	d0e6      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 800323a:	2601      	movs	r6, #1
 800323c:	e7e4      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 800323e:	b133      	cbz	r3, 800324e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003240:	2601      	movs	r6, #1
 8003242:	e00e      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003244:	4a54      	ldr	r2, [pc, #336]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003246:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800324c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800324e:	2d00      	cmp	r5, #0
 8003250:	d169      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003252:	4a51      	ldr	r2, [pc, #324]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003254:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800325a:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800325e:	430b      	orrs	r3, r1
 8003260:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003262:	6823      	ldr	r3, [r4, #0]
 8003264:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003268:	d006      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800326a:	4a4b      	ldr	r2, [pc, #300]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800326c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800326e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003272:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003274:	430b      	orrs	r3, r1
 8003276:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800327e:	d007      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003280:	4a45      	ldr	r2, [pc, #276]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003282:	6913      	ldr	r3, [r2, #16]
 8003284:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003288:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 800328c:	430b      	orrs	r3, r1
 800328e:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003290:	6823      	ldr	r3, [r4, #0]
 8003292:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8003296:	d006      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800329a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800329c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032a0:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80032a2:	430b      	orrs	r3, r1
 80032a4:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80032a6:	6823      	ldr	r3, [r4, #0]
 80032a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80032ac:	d009      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80032ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80032b0:	691a      	ldr	r2, [r3, #16]
 80032b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032b6:	611a      	str	r2, [r3, #16]
 80032b8:	691a      	ldr	r2, [r3, #16]
 80032ba:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 80032be:	430a      	orrs	r2, r1
 80032c0:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	da06      	bge.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80032c8:	4a33      	ldr	r2, [pc, #204]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80032ca:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80032cc:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80032d0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80032d2:	430b      	orrs	r3, r1
 80032d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80032dc:	d007      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032de:	4a2e      	ldr	r2, [pc, #184]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80032e0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80032e2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80032e6:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 80032ea:	430b      	orrs	r3, r1
 80032ec:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80032ee:	6863      	ldr	r3, [r4, #4]
 80032f0:	f013 0f01 	tst.w	r3, #1
 80032f4:	d119      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80032f6:	6863      	ldr	r3, [r4, #4]
 80032f8:	f013 0f02 	tst.w	r3, #2
 80032fc:	d11e      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80032fe:	6863      	ldr	r3, [r4, #4]
 8003300:	f013 0f04 	tst.w	r3, #4
 8003304:	d123      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003306:	6863      	ldr	r3, [r4, #4]
 8003308:	f013 0f08 	tst.w	r3, #8
 800330c:	d128      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800330e:	6863      	ldr	r3, [r4, #4]
 8003310:	f013 0f10 	tst.w	r3, #16
 8003314:	d12d      	bne.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003316:	6863      	ldr	r3, [r4, #4]
 8003318:	f013 0f20 	tst.w	r3, #32
 800331c:	d132      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 800331e:	b106      	cbz	r6, 8003322 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 8003320:	2601      	movs	r6, #1
}
 8003322:	4630      	mov	r0, r6
 8003324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8003326:	462e      	mov	r6, r5
 8003328:	e79b      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800332a:	2100      	movs	r1, #0
 800332c:	f104 0008 	add.w	r0, r4, #8
 8003330:	f7ff f9d0 	bl	80026d4 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003334:	2800      	cmp	r0, #0
 8003336:	d0de      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 8003338:	4606      	mov	r6, r0
 800333a:	e7dc      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800333c:	2101      	movs	r1, #1
 800333e:	f104 0008 	add.w	r0, r4, #8
 8003342:	f7ff f9c7 	bl	80026d4 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003346:	2800      	cmp	r0, #0
 8003348:	d0d9      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 800334a:	4606      	mov	r6, r0
 800334c:	e7d7      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800334e:	2102      	movs	r1, #2
 8003350:	f104 0008 	add.w	r0, r4, #8
 8003354:	f7ff f9be 	bl	80026d4 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003358:	2800      	cmp	r0, #0
 800335a:	d0d4      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 800335c:	4606      	mov	r6, r0
 800335e:	e7d2      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003360:	2100      	movs	r1, #0
 8003362:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003366:	f7ff fa39 	bl	80027dc <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800336a:	2800      	cmp	r0, #0
 800336c:	d0cf      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 800336e:	4606      	mov	r6, r0
 8003370:	e7cd      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003372:	2101      	movs	r1, #1
 8003374:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003378:	f7ff fa30 	bl	80027dc <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800337c:	2800      	cmp	r0, #0
 800337e:	d0ca      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 8003380:	4606      	mov	r6, r0
 8003382:	e7c8      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003384:	2102      	movs	r1, #2
 8003386:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800338a:	f7ff fa27 	bl	80027dc <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800338e:	2800      	cmp	r0, #0
 8003390:	d0c5      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 8003392:	2601      	movs	r6, #1
 8003394:	e7c5      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 8003396:	bf00      	nop
 8003398:	58024400 	.word	0x58024400

0800339c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800339c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800339e:	f7ff f953 	bl	8002648 <HAL_RCC_GetHCLKFreq>
 80033a2:	4b05      	ldr	r3, [pc, #20]	@ (80033b8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80033aa:	4a04      	ldr	r2, [pc, #16]	@ (80033bc <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80033ac:	5cd3      	ldrb	r3, [r2, r3]
 80033ae:	f003 031f 	and.w	r3, r3, #31
}
 80033b2:	40d8      	lsrs	r0, r3
 80033b4:	bd08      	pop	{r3, pc}
 80033b6:	bf00      	nop
 80033b8:	58024400 	.word	0x58024400
 80033bc:	08005458 	.word	0x08005458

080033c0 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 80033c0:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80033c2:	4b79      	ldr	r3, [pc, #484]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80033c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80033c6:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80033c8:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80033cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033ce:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80033d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80033d8:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 80033dc:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 80033e0:	f000 80dd 	beq.w	800359e <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 80033e4:	f002 0203 	and.w	r2, r2, #3
 80033e8:	ee07 3a90 	vmov	s15, r3
 80033ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80033f0:	2a01      	cmp	r2, #1
 80033f2:	d04b      	beq.n	800348c <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 80033f4:	2a02      	cmp	r2, #2
 80033f6:	f000 8098 	beq.w	800352a <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 80033fa:	2a00      	cmp	r2, #0
 80033fc:	f040 80b2 	bne.w	8003564 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003400:	4b69      	ldr	r3, [pc, #420]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f013 0f20 	tst.w	r3, #32
 8003408:	d023      	beq.n	8003452 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800340a:	4967      	ldr	r1, [pc, #412]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800340c:	680a      	ldr	r2, [r1, #0]
 800340e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003412:	4b66      	ldr	r3, [pc, #408]	@ (80035ac <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8003414:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003416:	ee07 3a10 	vmov	s14, r3
 800341a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800341e:	ee07 ca10 	vmov	s14, ip
 8003422:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003426:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800342a:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800342c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003430:	ee06 3a90 	vmov	s13, r3
 8003434:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003438:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800343c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800344c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003450:	e038      	b.n	80034c4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003452:	ee07 ca10 	vmov	s14, ip
 8003456:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800345a:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80035b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 800345e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003462:	4b51      	ldr	r3, [pc, #324]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800346a:	ee06 3a90 	vmov	s13, r3
 800346e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003472:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003476:	ee67 7a86 	vmul.f32	s15, s15, s12
 800347a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800347e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800348a:	e01b      	b.n	80034c4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800348c:	ee07 ca10 	vmov	s14, ip
 8003490:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003494:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80035b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8003498:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800349c:	4b42      	ldr	r3, [pc, #264]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800349e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a4:	ee06 3a90 	vmov	s13, r3
 80034a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80034ac:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80034b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80034b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034c0:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80034c4:	4a38      	ldr	r2, [pc, #224]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80034c6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80034c8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80034cc:	ee07 3a90 	vmov	s15, r3
 80034d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034dc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80034e0:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80034e4:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80034e8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80034ea:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80034ee:	ee07 3a90 	vmov	s15, r3
 80034f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034fa:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80034fe:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8003502:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003506:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003508:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800350c:	ee07 3a90 	vmov	s15, r3
 8003510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003518:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800351c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003520:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003524:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003528:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800352a:	ee07 ca10 	vmov	s14, ip
 800352e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003532:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80035bc <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 8003536:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800353a:	4b1b      	ldr	r3, [pc, #108]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003542:	ee06 3a90 	vmov	s13, r3
 8003546:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800354a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800354e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800355a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800355e:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003562:	e7af      	b.n	80034c4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003564:	ee07 ca10 	vmov	s14, ip
 8003568:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800356c:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80035b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8003570:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357c:	ee06 3a90 	vmov	s13, r3
 8003580:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003584:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003588:	ee67 7a86 	vmul.f32	s15, s15, s12
 800358c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003590:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003594:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003598:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800359c:	e792      	b.n	80034c4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80035a2:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80035a4:	6083      	str	r3, [r0, #8]
}
 80035a6:	e7bd      	b.n	8003524 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 80035a8:	58024400 	.word	0x58024400
 80035ac:	03d09000 	.word	0x03d09000
 80035b0:	39000000 	.word	0x39000000
 80035b4:	4c742400 	.word	0x4c742400
 80035b8:	4a742400 	.word	0x4a742400
 80035bc:	4bbebc20 	.word	0x4bbebc20

080035c0 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80035c0:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80035c2:	4b79      	ldr	r3, [pc, #484]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80035c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80035c6:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80035c8:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80035cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035ce:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80035d8:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 80035dc:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 80035e0:	f000 80dd 	beq.w	800379e <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 80035e4:	f002 0203 	and.w	r2, r2, #3
 80035e8:	ee07 3a90 	vmov	s15, r3
 80035ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80035f0:	2a01      	cmp	r2, #1
 80035f2:	d04b      	beq.n	800368c <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 80035f4:	2a02      	cmp	r2, #2
 80035f6:	f000 8098 	beq.w	800372a <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 80035fa:	2a00      	cmp	r2, #0
 80035fc:	f040 80b2 	bne.w	8003764 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003600:	4b69      	ldr	r3, [pc, #420]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f013 0f20 	tst.w	r3, #32
 8003608:	d023      	beq.n	8003652 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800360a:	4967      	ldr	r1, [pc, #412]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800360c:	680a      	ldr	r2, [r1, #0]
 800360e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003612:	4b66      	ldr	r3, [pc, #408]	@ (80037ac <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8003614:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003616:	ee07 3a10 	vmov	s14, r3
 800361a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800361e:	ee07 ca10 	vmov	s14, ip
 8003622:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003626:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800362a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800362c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003630:	ee06 3a90 	vmov	s13, r3
 8003634:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003638:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80037b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800363c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003640:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003644:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003648:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800364c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003650:	e038      	b.n	80036c4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003652:	ee07 ca10 	vmov	s14, ip
 8003656:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800365a:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80037b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 800365e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003662:	4b51      	ldr	r3, [pc, #324]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800366a:	ee06 3a90 	vmov	s13, r3
 800366e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003672:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80037b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8003676:	ee67 7a86 	vmul.f32	s15, s15, s12
 800367a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800367e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800368a:	e01b      	b.n	80036c4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800368c:	ee07 ca10 	vmov	s14, ip
 8003690:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003694:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80037b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8003698:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800369c:	4b42      	ldr	r3, [pc, #264]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800369e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036a4:	ee06 3a90 	vmov	s13, r3
 80036a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80036ac:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80037b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80036b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80036b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036c0:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80036c4:	4a38      	ldr	r2, [pc, #224]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80036c6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80036c8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80036cc:	ee07 3a90 	vmov	s15, r3
 80036d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036dc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80036e0:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80036e4:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80036e8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80036ea:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80036ee:	ee07 3a90 	vmov	s15, r3
 80036f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036fa:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80036fe:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8003702:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003706:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003708:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800370c:	ee07 3a90 	vmov	s15, r3
 8003710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003714:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003718:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800371c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003720:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003724:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003728:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800372a:	ee07 ca10 	vmov	s14, ip
 800372e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003732:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80037bc <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 8003736:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800373a:	4b1b      	ldr	r3, [pc, #108]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003742:	ee06 3a90 	vmov	s13, r3
 8003746:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800374a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80037b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800374e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800375a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800375e:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003762:	e7af      	b.n	80036c4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003764:	ee07 ca10 	vmov	s14, ip
 8003768:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800376c:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80037b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8003770:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003774:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800377c:	ee06 3a90 	vmov	s13, r3
 8003780:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003784:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80037b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8003788:	ee67 7a86 	vmul.f32	s15, s15, s12
 800378c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003790:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003794:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003798:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800379c:	e792      	b.n	80036c4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80037a2:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80037a4:	6083      	str	r3, [r0, #8]
}
 80037a6:	e7bd      	b.n	8003724 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 80037a8:	58024400 	.word	0x58024400
 80037ac:	03d09000 	.word	0x03d09000
 80037b0:	39000000 	.word	0x39000000
 80037b4:	4c742400 	.word	0x4c742400
 80037b8:	4a742400 	.word	0x4a742400
 80037bc:	4bbebc20 	.word	0x4bbebc20

080037c0 <HAL_RCCEx_WWDGxSysResetConfig>:
  SET_BIT(RCC->GCR, RCC_WWDGx) ;
 80037c0:	4a03      	ldr	r2, [pc, #12]	@ (80037d0 <HAL_RCCEx_WWDGxSysResetConfig+0x10>)
 80037c2:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80037c6:	4303      	orrs	r3, r0
 80037c8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	58024400 	.word	0x58024400

080037d4 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80037d4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80037d6:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80037d8:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80037da:	3008      	adds	r0, #8
 80037dc:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80037de:	fb03 0000 	mla	r0, r3, r0, r0
 80037e2:	4770      	bx	lr

080037e4 <HAL_SPI_Init>:
  if (hspi == NULL)
 80037e4:	2800      	cmp	r0, #0
 80037e6:	f000 80b7 	beq.w	8003958 <HAL_SPI_Init+0x174>
{
 80037ea:	b570      	push	{r4, r5, r6, lr}
 80037ec:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ee:	2300      	movs	r3, #0
 80037f0:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80037f2:	6805      	ldr	r5, [r0, #0]
 80037f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003968 <HAL_SPI_Init+0x184>)
 80037f6:	4e5d      	ldr	r6, [pc, #372]	@ (800396c <HAL_SPI_Init+0x188>)
 80037f8:	429d      	cmp	r5, r3
 80037fa:	bf18      	it	ne
 80037fc:	42b5      	cmpne	r5, r6
 80037fe:	bf14      	ite	ne
 8003800:	2601      	movne	r6, #1
 8003802:	2600      	moveq	r6, #0
 8003804:	d007      	beq.n	8003816 <HAL_SPI_Init+0x32>
 8003806:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 800380a:	429d      	cmp	r5, r3
 800380c:	d003      	beq.n	8003816 <HAL_SPI_Init+0x32>
 800380e:	68c3      	ldr	r3, [r0, #12]
 8003810:	2b0f      	cmp	r3, #15
 8003812:	f200 80a3 	bhi.w	800395c <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 8003816:	4620      	mov	r0, r4
 8003818:	f7ff ffdc 	bl	80037d4 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800381c:	b12e      	cbz	r6, 800382a <HAL_SPI_Init+0x46>
 800381e:	4b54      	ldr	r3, [pc, #336]	@ (8003970 <HAL_SPI_Init+0x18c>)
 8003820:	429d      	cmp	r5, r3
 8003822:	d002      	beq.n	800382a <HAL_SPI_Init+0x46>
 8003824:	2808      	cmp	r0, #8
 8003826:	f200 809b 	bhi.w	8003960 <HAL_SPI_Init+0x17c>
 800382a:	4a4f      	ldr	r2, [pc, #316]	@ (8003968 <HAL_SPI_Init+0x184>)
 800382c:	4b4f      	ldr	r3, [pc, #316]	@ (800396c <HAL_SPI_Init+0x188>)
 800382e:	429d      	cmp	r5, r3
 8003830:	bf18      	it	ne
 8003832:	4295      	cmpne	r5, r2
 8003834:	d003      	beq.n	800383e <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003836:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800383a:	429d      	cmp	r5, r3
 800383c:	d102      	bne.n	8003844 <HAL_SPI_Init+0x60>
 800383e:	2810      	cmp	r0, #16
 8003840:	f200 8090 	bhi.w	8003964 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003844:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8003848:	b1f3      	cbz	r3, 8003888 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 800384a:	2302      	movs	r3, #2
 800384c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8003850:	6822      	ldr	r2, [r4, #0]
 8003852:	6813      	ldr	r3, [r2, #0]
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800385a:	6823      	ldr	r3, [r4, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003862:	69a1      	ldr	r1, [r4, #24]
 8003864:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8003868:	d014      	beq.n	8003894 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003870:	d023      	beq.n	80038ba <HAL_SPI_Init+0xd6>
 8003872:	68e3      	ldr	r3, [r4, #12]
 8003874:	2b06      	cmp	r3, #6
 8003876:	d920      	bls.n	80038ba <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8003878:	6821      	ldr	r1, [r4, #0]
 800387a:	680b      	ldr	r3, [r1, #0]
 800387c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003880:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003882:	4303      	orrs	r3, r0
 8003884:	600b      	str	r3, [r1, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8003888:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 800388c:	4620      	mov	r0, r4
 800388e:	f7fd fdb9 	bl	8001404 <HAL_SPI_MspInit>
 8003892:	e7da      	b.n	800384a <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003894:	6861      	ldr	r1, [r4, #4]
 8003896:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800389a:	d006      	beq.n	80038aa <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800389c:	2900      	cmp	r1, #0
 800389e:	d1e4      	bne.n	800386a <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80038a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80038a2:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80038a6:	d1e0      	bne.n	800386a <HAL_SPI_Init+0x86>
 80038a8:	e002      	b.n	80038b0 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80038aa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d1f5      	bne.n	800389c <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80038b0:	6819      	ldr	r1, [r3, #0]
 80038b2:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80038b6:	6019      	str	r1, [r3, #0]
 80038b8:	e7d7      	b.n	800386a <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80038ba:	6821      	ldr	r1, [r4, #0]
 80038bc:	680b      	ldr	r3, [r1, #0]
 80038be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038c2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80038c4:	69e3      	ldr	r3, [r4, #28]
 80038c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80038c8:	430b      	orrs	r3, r1
 80038ca:	4313      	orrs	r3, r2
 80038cc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80038ce:	4313      	orrs	r3, r2
 80038d0:	68e1      	ldr	r1, [r4, #12]
 80038d2:	6822      	ldr	r2, [r4, #0]
 80038d4:	430b      	orrs	r3, r1
 80038d6:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80038d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80038da:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80038dc:	4313      	orrs	r3, r2
 80038de:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80038e0:	4313      	orrs	r3, r2
 80038e2:	69a2      	ldr	r2, [r4, #24]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	6922      	ldr	r2, [r4, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	6962      	ldr	r2, [r4, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	6a22      	ldr	r2, [r4, #32]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	6862      	ldr	r2, [r4, #4]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80038f8:	4313      	orrs	r3, r2
 80038fa:	68a2      	ldr	r2, [r4, #8]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003900:	4313      	orrs	r3, r2
 8003902:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8003904:	6822      	ldr	r2, [r4, #0]
 8003906:	430b      	orrs	r3, r1
 8003908:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800390a:	6863      	ldr	r3, [r4, #4]
 800390c:	b96b      	cbnz	r3, 800392a <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800390e:	6822      	ldr	r2, [r4, #0]
 8003910:	6893      	ldr	r3, [r2, #8]
 8003912:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8003916:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800391a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800391c:	6822      	ldr	r2, [r4, #0]
 800391e:	6893      	ldr	r3, [r2, #8]
 8003920:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003924:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003928:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800392a:	6822      	ldr	r2, [r4, #0]
 800392c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800392e:	f023 0301 	bic.w	r3, r3, #1
 8003932:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8003934:	6863      	ldr	r3, [r4, #4]
 8003936:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800393a:	d006      	beq.n	800394a <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800393c:	6822      	ldr	r2, [r4, #0]
 800393e:	68d3      	ldr	r3, [r2, #12]
 8003940:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003944:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003946:	430b      	orrs	r3, r1
 8003948:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800394a:	2000      	movs	r0, #0
 800394c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8003950:	2301      	movs	r3, #1
 8003952:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8003956:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003958:	2001      	movs	r0, #1
}
 800395a:	4770      	bx	lr
    return HAL_ERROR;
 800395c:	2001      	movs	r0, #1
 800395e:	e7fa      	b.n	8003956 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8003960:	2001      	movs	r0, #1
 8003962:	e7f8      	b.n	8003956 <HAL_SPI_Init+0x172>
 8003964:	2001      	movs	r0, #1
 8003966:	e7f6      	b.n	8003956 <HAL_SPI_Init+0x172>
 8003968:	40013000 	.word	0x40013000
 800396c:	40003800 	.word	0x40003800
 8003970:	40003c00 	.word	0x40003c00

08003974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003974:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003976:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003978:	6a03      	ldr	r3, [r0, #32]
 800397a:	f023 0301 	bic.w	r3, r3, #1
 800397e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003980:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003982:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003984:	4b1e      	ldr	r3, [pc, #120]	@ (8003a00 <TIM_OC1_SetConfig+0x8c>)
 8003986:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003988:	680d      	ldr	r5, [r1, #0]
 800398a:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800398c:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003990:	688b      	ldr	r3, [r1, #8]
 8003992:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003994:	4a1b      	ldr	r2, [pc, #108]	@ (8003a04 <TIM_OC1_SetConfig+0x90>)
 8003996:	4c1c      	ldr	r4, [pc, #112]	@ (8003a08 <TIM_OC1_SetConfig+0x94>)
 8003998:	42a0      	cmp	r0, r4
 800399a:	bf18      	it	ne
 800399c:	4290      	cmpne	r0, r2
 800399e:	bf0c      	ite	eq
 80039a0:	2201      	moveq	r2, #1
 80039a2:	2200      	movne	r2, #0
 80039a4:	d00c      	beq.n	80039c0 <TIM_OC1_SetConfig+0x4c>
 80039a6:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 80039aa:	42a0      	cmp	r0, r4
 80039ac:	bf14      	ite	ne
 80039ae:	2400      	movne	r4, #0
 80039b0:	2401      	moveq	r4, #1
 80039b2:	4f16      	ldr	r7, [pc, #88]	@ (8003a0c <TIM_OC1_SetConfig+0x98>)
 80039b4:	42b8      	cmp	r0, r7
 80039b6:	d003      	beq.n	80039c0 <TIM_OC1_SetConfig+0x4c>
 80039b8:	b914      	cbnz	r4, 80039c0 <TIM_OC1_SetConfig+0x4c>
 80039ba:	4c15      	ldr	r4, [pc, #84]	@ (8003a10 <TIM_OC1_SetConfig+0x9c>)
 80039bc:	42a0      	cmp	r0, r4
 80039be:	d105      	bne.n	80039cc <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039c0:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039c4:	68cc      	ldr	r4, [r1, #12]
 80039c6:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039c8:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039cc:	b95a      	cbnz	r2, 80039e6 <TIM_OC1_SetConfig+0x72>
 80039ce:	4a11      	ldr	r2, [pc, #68]	@ (8003a14 <TIM_OC1_SetConfig+0xa0>)
 80039d0:	4290      	cmp	r0, r2
 80039d2:	bf14      	ite	ne
 80039d4:	2200      	movne	r2, #0
 80039d6:	2201      	moveq	r2, #1
 80039d8:	4c0c      	ldr	r4, [pc, #48]	@ (8003a0c <TIM_OC1_SetConfig+0x98>)
 80039da:	42a0      	cmp	r0, r4
 80039dc:	d003      	beq.n	80039e6 <TIM_OC1_SetConfig+0x72>
 80039de:	b912      	cbnz	r2, 80039e6 <TIM_OC1_SetConfig+0x72>
 80039e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003a10 <TIM_OC1_SetConfig+0x9c>)
 80039e2:	4290      	cmp	r0, r2
 80039e4:	d105      	bne.n	80039f2 <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039e6:	f426 7640 	bic.w	r6, r6, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039ea:	694a      	ldr	r2, [r1, #20]
 80039ec:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039ee:	698e      	ldr	r6, [r1, #24]
 80039f0:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f2:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039f4:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039f6:	684a      	ldr	r2, [r1, #4]
 80039f8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039fa:	6203      	str	r3, [r0, #32]
}
 80039fc:	bcf0      	pop	{r4, r5, r6, r7}
 80039fe:	4770      	bx	lr
 8003a00:	fffeff8c 	.word	0xfffeff8c
 8003a04:	40010000 	.word	0x40010000
 8003a08:	40010400 	.word	0x40010400
 8003a0c:	40014000 	.word	0x40014000
 8003a10:	40014800 	.word	0x40014800
 8003a14:	40014400 	.word	0x40014400

08003a18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a18:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a1a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a1c:	6a02      	ldr	r2, [r0, #32]
 8003a1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a22:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a24:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a26:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a28:	4a1a      	ldr	r2, [pc, #104]	@ (8003a94 <TIM_OC3_SetConfig+0x7c>)
 8003a2a:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a2c:	680e      	ldr	r6, [r1, #0]
 8003a2e:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a34:	688a      	ldr	r2, [r1, #8]
 8003a36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a3a:	4a17      	ldr	r2, [pc, #92]	@ (8003a98 <TIM_OC3_SetConfig+0x80>)
 8003a3c:	4c17      	ldr	r4, [pc, #92]	@ (8003a9c <TIM_OC3_SetConfig+0x84>)
 8003a3e:	42a0      	cmp	r0, r4
 8003a40:	bf18      	it	ne
 8003a42:	4290      	cmpne	r0, r2
 8003a44:	bf0c      	ite	eq
 8003a46:	2201      	moveq	r2, #1
 8003a48:	2200      	movne	r2, #0
 8003a4a:	d106      	bne.n	8003a5a <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a50:	68cc      	ldr	r4, [r1, #12]
 8003a52:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a5a:	b95a      	cbnz	r2, 8003a74 <TIM_OC3_SetConfig+0x5c>
 8003a5c:	4a10      	ldr	r2, [pc, #64]	@ (8003aa0 <TIM_OC3_SetConfig+0x88>)
 8003a5e:	4290      	cmp	r0, r2
 8003a60:	bf14      	ite	ne
 8003a62:	2200      	movne	r2, #0
 8003a64:	2201      	moveq	r2, #1
 8003a66:	4c0f      	ldr	r4, [pc, #60]	@ (8003aa4 <TIM_OC3_SetConfig+0x8c>)
 8003a68:	42a0      	cmp	r0, r4
 8003a6a:	d003      	beq.n	8003a74 <TIM_OC3_SetConfig+0x5c>
 8003a6c:	b912      	cbnz	r2, 8003a74 <TIM_OC3_SetConfig+0x5c>
 8003a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8003aa8 <TIM_OC3_SetConfig+0x90>)
 8003a70:	4290      	cmp	r0, r2
 8003a72:	d107      	bne.n	8003a84 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a74:	f425 5240 	bic.w	r2, r5, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a78:	694c      	ldr	r4, [r1, #20]
 8003a7a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a7e:	698c      	ldr	r4, [r1, #24]
 8003a80:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a84:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a86:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a88:	684a      	ldr	r2, [r1, #4]
 8003a8a:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a8c:	6203      	str	r3, [r0, #32]
}
 8003a8e:	bc70      	pop	{r4, r5, r6}
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	fffeff8c 	.word	0xfffeff8c
 8003a98:	40010000 	.word	0x40010000
 8003a9c:	40010400 	.word	0x40010400
 8003aa0:	40014400 	.word	0x40014400
 8003aa4:	40014000 	.word	0x40014000
 8003aa8:	40014800 	.word	0x40014800

08003aac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003aac:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aae:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ab0:	6a02      	ldr	r2, [r0, #32]
 8003ab2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ab6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aba:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003abc:	4a14      	ldr	r2, [pc, #80]	@ (8003b10 <TIM_OC4_SetConfig+0x64>)
 8003abe:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ac0:	680d      	ldr	r5, [r1, #0]
 8003ac2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ac6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003aca:	688d      	ldr	r5, [r1, #8]
 8003acc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad0:	4e10      	ldr	r6, [pc, #64]	@ (8003b14 <TIM_OC4_SetConfig+0x68>)
 8003ad2:	4d11      	ldr	r5, [pc, #68]	@ (8003b18 <TIM_OC4_SetConfig+0x6c>)
 8003ad4:	42a8      	cmp	r0, r5
 8003ad6:	bf18      	it	ne
 8003ad8:	42b0      	cmpne	r0, r6
 8003ada:	d00d      	beq.n	8003af8 <TIM_OC4_SetConfig+0x4c>
 8003adc:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8003ae0:	42a8      	cmp	r0, r5
 8003ae2:	bf14      	ite	ne
 8003ae4:	2500      	movne	r5, #0
 8003ae6:	2501      	moveq	r5, #1
 8003ae8:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8003aec:	42b0      	cmp	r0, r6
 8003aee:	d003      	beq.n	8003af8 <TIM_OC4_SetConfig+0x4c>
 8003af0:	b915      	cbnz	r5, 8003af8 <TIM_OC4_SetConfig+0x4c>
 8003af2:	4d0a      	ldr	r5, [pc, #40]	@ (8003b1c <TIM_OC4_SetConfig+0x70>)
 8003af4:	42a8      	cmp	r0, r5
 8003af6:	d104      	bne.n	8003b02 <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003af8:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003afc:	694d      	ldr	r5, [r1, #20]
 8003afe:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b02:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b04:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b06:	684a      	ldr	r2, [r1, #4]
 8003b08:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0a:	6203      	str	r3, [r0, #32]
}
 8003b0c:	bc70      	pop	{r4, r5, r6}
 8003b0e:	4770      	bx	lr
 8003b10:	feff8cff 	.word	0xfeff8cff
 8003b14:	40010000 	.word	0x40010000
 8003b18:	40010400 	.word	0x40010400
 8003b1c:	40014800 	.word	0x40014800

08003b20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003b20:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b22:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003b24:	6a02      	ldr	r2, [r0, #32]
 8003b26:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003b2a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b2c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b2e:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003b30:	4e14      	ldr	r6, [pc, #80]	@ (8003b84 <TIM_OC5_SetConfig+0x64>)
 8003b32:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b34:	680d      	ldr	r5, [r1, #0]
 8003b36:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003b38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b3c:	688c      	ldr	r4, [r1, #8]
 8003b3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b42:	4d11      	ldr	r5, [pc, #68]	@ (8003b88 <TIM_OC5_SetConfig+0x68>)
 8003b44:	4c11      	ldr	r4, [pc, #68]	@ (8003b8c <TIM_OC5_SetConfig+0x6c>)
 8003b46:	42a0      	cmp	r0, r4
 8003b48:	bf18      	it	ne
 8003b4a:	42a8      	cmpne	r0, r5
 8003b4c:	d00d      	beq.n	8003b6a <TIM_OC5_SetConfig+0x4a>
 8003b4e:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 8003b52:	42a0      	cmp	r0, r4
 8003b54:	bf14      	ite	ne
 8003b56:	2400      	movne	r4, #0
 8003b58:	2401      	moveq	r4, #1
 8003b5a:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8003b5e:	42a8      	cmp	r0, r5
 8003b60:	d003      	beq.n	8003b6a <TIM_OC5_SetConfig+0x4a>
 8003b62:	b914      	cbnz	r4, 8003b6a <TIM_OC5_SetConfig+0x4a>
 8003b64:	4c0a      	ldr	r4, [pc, #40]	@ (8003b90 <TIM_OC5_SetConfig+0x70>)
 8003b66:	42a0      	cmp	r0, r4
 8003b68:	d104      	bne.n	8003b74 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003b6a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003b6e:	694c      	ldr	r4, [r1, #20]
 8003b70:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b74:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b76:	6546      	str	r6, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003b78:	684a      	ldr	r2, [r1, #4]
 8003b7a:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b7c:	6203      	str	r3, [r0, #32]
}
 8003b7e:	bc70      	pop	{r4, r5, r6}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	fffeff8f 	.word	0xfffeff8f
 8003b88:	40010000 	.word	0x40010000
 8003b8c:	40010400 	.word	0x40010400
 8003b90:	40014800 	.word	0x40014800

08003b94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003b94:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b96:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b98:	6a02      	ldr	r2, [r0, #32]
 8003b9a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003b9e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ba2:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ba4:	4a14      	ldr	r2, [pc, #80]	@ (8003bf8 <TIM_OC6_SetConfig+0x64>)
 8003ba6:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba8:	680d      	ldr	r5, [r1, #0]
 8003baa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003bae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003bb2:	688d      	ldr	r5, [r1, #8]
 8003bb4:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb8:	4e10      	ldr	r6, [pc, #64]	@ (8003bfc <TIM_OC6_SetConfig+0x68>)
 8003bba:	4d11      	ldr	r5, [pc, #68]	@ (8003c00 <TIM_OC6_SetConfig+0x6c>)
 8003bbc:	42a8      	cmp	r0, r5
 8003bbe:	bf18      	it	ne
 8003bc0:	42b0      	cmpne	r0, r6
 8003bc2:	d00d      	beq.n	8003be0 <TIM_OC6_SetConfig+0x4c>
 8003bc4:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8003bc8:	42a8      	cmp	r0, r5
 8003bca:	bf14      	ite	ne
 8003bcc:	2500      	movne	r5, #0
 8003bce:	2501      	moveq	r5, #1
 8003bd0:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8003bd4:	42b0      	cmp	r0, r6
 8003bd6:	d003      	beq.n	8003be0 <TIM_OC6_SetConfig+0x4c>
 8003bd8:	b915      	cbnz	r5, 8003be0 <TIM_OC6_SetConfig+0x4c>
 8003bda:	4d0a      	ldr	r5, [pc, #40]	@ (8003c04 <TIM_OC6_SetConfig+0x70>)
 8003bdc:	42a8      	cmp	r0, r5
 8003bde:	d104      	bne.n	8003bea <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003be0:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003be4:	694d      	ldr	r5, [r1, #20]
 8003be6:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bea:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003bec:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003bee:	684a      	ldr	r2, [r1, #4]
 8003bf0:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf2:	6203      	str	r3, [r0, #32]
}
 8003bf4:	bc70      	pop	{r4, r5, r6}
 8003bf6:	4770      	bx	lr
 8003bf8:	feff8fff 	.word	0xfeff8fff
 8003bfc:	40010000 	.word	0x40010000
 8003c00:	40010400 	.word	0x40010400
 8003c04:	40014800 	.word	0x40014800

08003c08 <TIM_Base_SetConfig>:
{
 8003c08:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8003c0a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c0c:	4a39      	ldr	r2, [pc, #228]	@ (8003cf4 <TIM_Base_SetConfig+0xec>)
 8003c0e:	4290      	cmp	r0, r2
 8003c10:	bf14      	ite	ne
 8003c12:	2200      	movne	r2, #0
 8003c14:	2201      	moveq	r2, #1
 8003c16:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003c1a:	bf14      	ite	ne
 8003c1c:	4614      	movne	r4, r2
 8003c1e:	f042 0401 	orreq.w	r4, r2, #1
 8003c22:	b9ac      	cbnz	r4, 8003c50 <TIM_Base_SetConfig+0x48>
 8003c24:	4d34      	ldr	r5, [pc, #208]	@ (8003cf8 <TIM_Base_SetConfig+0xf0>)
 8003c26:	42a8      	cmp	r0, r5
 8003c28:	bf14      	ite	ne
 8003c2a:	2500      	movne	r5, #0
 8003c2c:	2501      	moveq	r5, #1
 8003c2e:	4e33      	ldr	r6, [pc, #204]	@ (8003cfc <TIM_Base_SetConfig+0xf4>)
 8003c30:	42b0      	cmp	r0, r6
 8003c32:	d00d      	beq.n	8003c50 <TIM_Base_SetConfig+0x48>
 8003c34:	b965      	cbnz	r5, 8003c50 <TIM_Base_SetConfig+0x48>
 8003c36:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8003c3a:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 8003c3e:	42a8      	cmp	r0, r5
 8003c40:	bf14      	ite	ne
 8003c42:	2500      	movne	r5, #0
 8003c44:	2501      	moveq	r5, #1
 8003c46:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8003c4a:	42b0      	cmp	r0, r6
 8003c4c:	d000      	beq.n	8003c50 <TIM_Base_SetConfig+0x48>
 8003c4e:	b11d      	cbz	r5, 8003c58 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c54:	684d      	ldr	r5, [r1, #4]
 8003c56:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c58:	bb14      	cbnz	r4, 8003ca0 <TIM_Base_SetConfig+0x98>
 8003c5a:	4c27      	ldr	r4, [pc, #156]	@ (8003cf8 <TIM_Base_SetConfig+0xf0>)
 8003c5c:	42a0      	cmp	r0, r4
 8003c5e:	bf14      	ite	ne
 8003c60:	2400      	movne	r4, #0
 8003c62:	2401      	moveq	r4, #1
 8003c64:	4d25      	ldr	r5, [pc, #148]	@ (8003cfc <TIM_Base_SetConfig+0xf4>)
 8003c66:	42a8      	cmp	r0, r5
 8003c68:	d01a      	beq.n	8003ca0 <TIM_Base_SetConfig+0x98>
 8003c6a:	b9cc      	cbnz	r4, 8003ca0 <TIM_Base_SetConfig+0x98>
 8003c6c:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8003c70:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8003c74:	42a0      	cmp	r0, r4
 8003c76:	bf14      	ite	ne
 8003c78:	2400      	movne	r4, #0
 8003c7a:	2401      	moveq	r4, #1
 8003c7c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003c80:	42a8      	cmp	r0, r5
 8003c82:	d00d      	beq.n	8003ca0 <TIM_Base_SetConfig+0x98>
 8003c84:	b964      	cbnz	r4, 8003ca0 <TIM_Base_SetConfig+0x98>
 8003c86:	4c1e      	ldr	r4, [pc, #120]	@ (8003d00 <TIM_Base_SetConfig+0xf8>)
 8003c88:	42a0      	cmp	r0, r4
 8003c8a:	bf14      	ite	ne
 8003c8c:	2400      	movne	r4, #0
 8003c8e:	2401      	moveq	r4, #1
 8003c90:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 8003c94:	42a8      	cmp	r0, r5
 8003c96:	d003      	beq.n	8003ca0 <TIM_Base_SetConfig+0x98>
 8003c98:	b914      	cbnz	r4, 8003ca0 <TIM_Base_SetConfig+0x98>
 8003c9a:	4c1a      	ldr	r4, [pc, #104]	@ (8003d04 <TIM_Base_SetConfig+0xfc>)
 8003c9c:	42a0      	cmp	r0, r4
 8003c9e:	d103      	bne.n	8003ca8 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ca4:	68cc      	ldr	r4, [r1, #12]
 8003ca6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cac:	694c      	ldr	r4, [r1, #20]
 8003cae:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cb0:	688c      	ldr	r4, [r1, #8]
 8003cb2:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003cb4:	680c      	ldr	r4, [r1, #0]
 8003cb6:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cb8:	4c13      	ldr	r4, [pc, #76]	@ (8003d08 <TIM_Base_SetConfig+0x100>)
 8003cba:	42a0      	cmp	r0, r4
 8003cbc:	bf08      	it	eq
 8003cbe:	f042 0201 	orreq.w	r2, r2, #1
 8003cc2:	b962      	cbnz	r2, 8003cde <TIM_Base_SetConfig+0xd6>
 8003cc4:	4a0e      	ldr	r2, [pc, #56]	@ (8003d00 <TIM_Base_SetConfig+0xf8>)
 8003cc6:	4290      	cmp	r0, r2
 8003cc8:	bf14      	ite	ne
 8003cca:	2200      	movne	r2, #0
 8003ccc:	2201      	moveq	r2, #1
 8003cce:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 8003cd2:	42a0      	cmp	r0, r4
 8003cd4:	d003      	beq.n	8003cde <TIM_Base_SetConfig+0xd6>
 8003cd6:	b912      	cbnz	r2, 8003cde <TIM_Base_SetConfig+0xd6>
 8003cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003d04 <TIM_Base_SetConfig+0xfc>)
 8003cda:	4290      	cmp	r0, r2
 8003cdc:	d101      	bne.n	8003ce2 <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 8003cde:	690a      	ldr	r2, [r1, #16]
 8003ce0:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ce2:	6802      	ldr	r2, [r0, #0]
 8003ce4:	f042 0204 	orr.w	r2, r2, #4
 8003ce8:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8003cea:	2201      	movs	r2, #1
 8003cec:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8003cee:	6003      	str	r3, [r0, #0]
}
 8003cf0:	bc70      	pop	{r4, r5, r6}
 8003cf2:	4770      	bx	lr
 8003cf4:	40010000 	.word	0x40010000
 8003cf8:	40000800 	.word	0x40000800
 8003cfc:	40000400 	.word	0x40000400
 8003d00:	40014400 	.word	0x40014400
 8003d04:	40014800 	.word	0x40014800
 8003d08:	40010400 	.word	0x40010400

08003d0c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003d0c:	b360      	cbz	r0, 8003d68 <HAL_TIM_PWM_Init+0x5c>
{
 8003d0e:	b510      	push	{r4, lr}
 8003d10:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d12:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003d16:	b313      	cbz	r3, 8003d5e <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d1e:	4621      	mov	r1, r4
 8003d20:	f851 0b04 	ldr.w	r0, [r1], #4
 8003d24:	f7ff ff70 	bl	8003c08 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003d32:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003d36:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003d3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003d3e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d46:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003d4a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003d4e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003d52:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003d56:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003d5a:	2000      	movs	r0, #0
}
 8003d5c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003d5e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003d62:	f7fd fc97 	bl	8001694 <HAL_TIM_PWM_MspInit>
 8003d66:	e7d7      	b.n	8003d18 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003d68:	2001      	movs	r0, #1
}
 8003d6a:	4770      	bx	lr

08003d6c <TIM_OC2_SetConfig>:
{
 8003d6c:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8003d6e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d70:	6a02      	ldr	r2, [r0, #32]
 8003d72:	f022 0210 	bic.w	r2, r2, #16
 8003d76:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003d78:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003d7a:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d7c:	4e1a      	ldr	r6, [pc, #104]	@ (8003de8 <TIM_OC2_SetConfig+0x7c>)
 8003d7e:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d80:	680c      	ldr	r4, [r1, #0]
 8003d82:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003d86:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d8a:	688a      	ldr	r2, [r1, #8]
 8003d8c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d90:	4a16      	ldr	r2, [pc, #88]	@ (8003dec <TIM_OC2_SetConfig+0x80>)
 8003d92:	4c17      	ldr	r4, [pc, #92]	@ (8003df0 <TIM_OC2_SetConfig+0x84>)
 8003d94:	42a0      	cmp	r0, r4
 8003d96:	bf18      	it	ne
 8003d98:	4290      	cmpne	r0, r2
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2201      	moveq	r2, #1
 8003d9e:	2200      	movne	r2, #0
 8003da0:	d106      	bne.n	8003db0 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003da2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003da6:	68cc      	ldr	r4, [r1, #12]
 8003da8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003dac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003db0:	b95a      	cbnz	r2, 8003dca <TIM_OC2_SetConfig+0x5e>
 8003db2:	4a10      	ldr	r2, [pc, #64]	@ (8003df4 <TIM_OC2_SetConfig+0x88>)
 8003db4:	4290      	cmp	r0, r2
 8003db6:	bf14      	ite	ne
 8003db8:	2200      	movne	r2, #0
 8003dba:	2201      	moveq	r2, #1
 8003dbc:	4c0e      	ldr	r4, [pc, #56]	@ (8003df8 <TIM_OC2_SetConfig+0x8c>)
 8003dbe:	42a0      	cmp	r0, r4
 8003dc0:	d003      	beq.n	8003dca <TIM_OC2_SetConfig+0x5e>
 8003dc2:	b912      	cbnz	r2, 8003dca <TIM_OC2_SetConfig+0x5e>
 8003dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8003dfc <TIM_OC2_SetConfig+0x90>)
 8003dc6:	4290      	cmp	r0, r2
 8003dc8:	d107      	bne.n	8003dda <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003dca:	f425 6c40 	bic.w	ip, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003dce:	694a      	ldr	r2, [r1, #20]
 8003dd0:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003dd4:	698a      	ldr	r2, [r1, #24]
 8003dd6:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 8003dda:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ddc:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003dde:	684a      	ldr	r2, [r1, #4]
 8003de0:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003de2:	6203      	str	r3, [r0, #32]
}
 8003de4:	bc70      	pop	{r4, r5, r6}
 8003de6:	4770      	bx	lr
 8003de8:	feff8cff 	.word	0xfeff8cff
 8003dec:	40010000 	.word	0x40010000
 8003df0:	40010400 	.word	0x40010400
 8003df4:	40014400 	.word	0x40014400
 8003df8:	40014000 	.word	0x40014000
 8003dfc:	40014800 	.word	0x40014800

08003e00 <HAL_TIM_PWM_ConfigChannel>:
{
 8003e00:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003e02:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	f000 8095 	beq.w	8003f36 <HAL_TIM_PWM_ConfigChannel+0x136>
 8003e0c:	4604      	mov	r4, r0
 8003e0e:	460d      	mov	r5, r1
 8003e10:	2301      	movs	r3, #1
 8003e12:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8003e16:	2a14      	cmp	r2, #20
 8003e18:	f200 8088 	bhi.w	8003f2c <HAL_TIM_PWM_ConfigChannel+0x12c>
 8003e1c:	e8df f002 	tbb	[pc, r2]
 8003e20:	8686860b 	.word	0x8686860b
 8003e24:	8686861f 	.word	0x8686861f
 8003e28:	86868634 	.word	0x86868634
 8003e2c:	86868648 	.word	0x86868648
 8003e30:	8686865d 	.word	0x8686865d
 8003e34:	71          	.byte	0x71
 8003e35:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e36:	6800      	ldr	r0, [r0, #0]
 8003e38:	f7ff fd9c 	bl	8003974 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e3c:	6822      	ldr	r2, [r4, #0]
 8003e3e:	6993      	ldr	r3, [r2, #24]
 8003e40:	f043 0308 	orr.w	r3, r3, #8
 8003e44:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e46:	6822      	ldr	r2, [r4, #0]
 8003e48:	6993      	ldr	r3, [r2, #24]
 8003e4a:	f023 0304 	bic.w	r3, r3, #4
 8003e4e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e50:	6822      	ldr	r2, [r4, #0]
 8003e52:	6993      	ldr	r3, [r2, #24]
 8003e54:	6929      	ldr	r1, [r5, #16]
 8003e56:	430b      	orrs	r3, r1
 8003e58:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2000      	movs	r0, #0
      break;
 8003e5c:	e067      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e5e:	6800      	ldr	r0, [r0, #0]
 8003e60:	f7ff ff84 	bl	8003d6c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e64:	6822      	ldr	r2, [r4, #0]
 8003e66:	6993      	ldr	r3, [r2, #24]
 8003e68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e6c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e6e:	6822      	ldr	r2, [r4, #0]
 8003e70:	6993      	ldr	r3, [r2, #24]
 8003e72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e76:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e78:	6822      	ldr	r2, [r4, #0]
 8003e7a:	6993      	ldr	r3, [r2, #24]
 8003e7c:	6929      	ldr	r1, [r5, #16]
 8003e7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003e82:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003e84:	2000      	movs	r0, #0
      break;
 8003e86:	e052      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e88:	6800      	ldr	r0, [r0, #0]
 8003e8a:	f7ff fdc5 	bl	8003a18 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e8e:	6822      	ldr	r2, [r4, #0]
 8003e90:	69d3      	ldr	r3, [r2, #28]
 8003e92:	f043 0308 	orr.w	r3, r3, #8
 8003e96:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e98:	6822      	ldr	r2, [r4, #0]
 8003e9a:	69d3      	ldr	r3, [r2, #28]
 8003e9c:	f023 0304 	bic.w	r3, r3, #4
 8003ea0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ea2:	6822      	ldr	r2, [r4, #0]
 8003ea4:	69d3      	ldr	r3, [r2, #28]
 8003ea6:	6929      	ldr	r1, [r5, #16]
 8003ea8:	430b      	orrs	r3, r1
 8003eaa:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003eac:	2000      	movs	r0, #0
      break;
 8003eae:	e03e      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003eb0:	6800      	ldr	r0, [r0, #0]
 8003eb2:	f7ff fdfb 	bl	8003aac <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003eb6:	6822      	ldr	r2, [r4, #0]
 8003eb8:	69d3      	ldr	r3, [r2, #28]
 8003eba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ebe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ec0:	6822      	ldr	r2, [r4, #0]
 8003ec2:	69d3      	ldr	r3, [r2, #28]
 8003ec4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ec8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003eca:	6822      	ldr	r2, [r4, #0]
 8003ecc:	69d3      	ldr	r3, [r2, #28]
 8003ece:	6929      	ldr	r1, [r5, #16]
 8003ed0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003ed4:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed6:	2000      	movs	r0, #0
      break;
 8003ed8:	e029      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003eda:	6800      	ldr	r0, [r0, #0]
 8003edc:	f7ff fe20 	bl	8003b20 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ee0:	6822      	ldr	r2, [r4, #0]
 8003ee2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ee4:	f043 0308 	orr.w	r3, r3, #8
 8003ee8:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003eea:	6822      	ldr	r2, [r4, #0]
 8003eec:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003eee:	f023 0304 	bic.w	r3, r3, #4
 8003ef2:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ef4:	6822      	ldr	r2, [r4, #0]
 8003ef6:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ef8:	6929      	ldr	r1, [r5, #16]
 8003efa:	430b      	orrs	r3, r1
 8003efc:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8003efe:	2000      	movs	r0, #0
      break;
 8003f00:	e015      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003f02:	6800      	ldr	r0, [r0, #0]
 8003f04:	f7ff fe46 	bl	8003b94 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003f08:	6822      	ldr	r2, [r4, #0]
 8003f0a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f10:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003f12:	6822      	ldr	r2, [r4, #0]
 8003f14:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f1a:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f20:	6929      	ldr	r1, [r5, #16]
 8003f22:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003f26:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8003f28:	2000      	movs	r0, #0
      break;
 8003f2a:	e000      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8003f2c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003f34:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003f36:	2002      	movs	r0, #2
 8003f38:	e7fc      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08003f3c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003f40:	2a01      	cmp	r2, #1
 8003f42:	d045      	beq.n	8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8003f44:	b470      	push	{r4, r5, r6}
 8003f46:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f54:	6802      	ldr	r2, [r0, #0]
 8003f56:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f58:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f5a:	4e1e      	ldr	r6, [pc, #120]	@ (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8003f5c:	4d1e      	ldr	r5, [pc, #120]	@ (8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003f5e:	42aa      	cmp	r2, r5
 8003f60:	bf18      	it	ne
 8003f62:	42b2      	cmpne	r2, r6
 8003f64:	d103      	bne.n	8003f6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f66:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f6a:	684d      	ldr	r5, [r1, #4]
 8003f6c:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f6e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f72:	680d      	ldr	r5, [r1, #0]
 8003f74:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f76:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	4816      	ldr	r0, [pc, #88]	@ (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8003f7c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003f80:	bf18      	it	ne
 8003f82:	4282      	cmpne	r2, r0
 8003f84:	d017      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f86:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8003f8a:	4282      	cmp	r2, r0
 8003f8c:	d013      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f8e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003f92:	4282      	cmp	r2, r0
 8003f94:	d00f      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f96:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003f9a:	4282      	cmp	r2, r0
 8003f9c:	d00b      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f9e:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8003fa2:	4282      	cmp	r2, r0
 8003fa4:	d007      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003fa6:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8003faa:	4282      	cmp	r2, r0
 8003fac:	d003      	beq.n	8003fb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003fae:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8003fb2:	4282      	cmp	r2, r0
 8003fb4:	d104      	bne.n	8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fb6:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fba:	6889      	ldr	r1, [r1, #8]
 8003fbc:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fbe:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8003fcc:	bc70      	pop	{r4, r5, r6}
 8003fce:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003fd0:	2002      	movs	r0, #2
}
 8003fd2:	4770      	bx	lr
 8003fd4:	40010000 	.word	0x40010000
 8003fd8:	40010400 	.word	0x40010400

08003fdc <HAL_TIMEx_ConfigBreakDeadTime>:
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8003fdc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d03c      	beq.n	800405e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8003fe4:	b430      	push	{r4, r5}
 8003fe6:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003fe8:	2301      	movs	r3, #1
 8003fea:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003fee:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ff4:	6888      	ldr	r0, [r1, #8]
 8003ff6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003ff8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ffc:	6848      	ldr	r0, [r1, #4]
 8003ffe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004000:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004004:	6808      	ldr	r0, [r1, #0]
 8004006:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004008:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800400c:	6908      	ldr	r0, [r1, #16]
 800400e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004010:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004014:	6948      	ldr	r0, [r1, #20]
 8004016:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004018:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800401c:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 800401e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004020:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8004024:	6988      	ldr	r0, [r1, #24]
 8004026:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800402a:	6810      	ldr	r0, [r2, #0]
 800402c:	4d0d      	ldr	r5, [pc, #52]	@ (8004064 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800402e:	4c0e      	ldr	r4, [pc, #56]	@ (8004068 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004030:	42a0      	cmp	r0, r4
 8004032:	bf18      	it	ne
 8004034:	42a8      	cmpne	r0, r5
 8004036:	d10c      	bne.n	8004052 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004038:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800403c:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800403e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004046:	69cc      	ldr	r4, [r1, #28]
 8004048:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800404a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800404e:	6a09      	ldr	r1, [r1, #32]
 8004050:	430b      	orrs	r3, r1
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004052:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004054:	2000      	movs	r0, #0
 8004056:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800405a:	bc30      	pop	{r4, r5}
 800405c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800405e:	2002      	movs	r0, #2
}
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40010000 	.word	0x40010000
 8004068:	40010400 	.word	0x40010400

0800406c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800406c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	e852 3f00 	ldrex	r3, [r2]
 8004072:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	e842 3100 	strex	r1, r3, [r2]
 800407a:	2900      	cmp	r1, #0
 800407c:	d1f6      	bne.n	800406c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800407e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	f102 0308 	add.w	r3, r2, #8
 8004084:	e853 1f00 	ldrex	r1, [r3]
 8004088:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <UART_EndRxTransfer+0x54>)
 800408a:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408c:	3208      	adds	r2, #8
 800408e:	e842 3100 	strex	r1, r3, [r2]
 8004092:	2900      	cmp	r1, #0
 8004094:	d1f3      	bne.n	800407e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004096:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004098:	2b01      	cmp	r3, #1
 800409a:	d006      	beq.n	80040aa <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800409c:	2320      	movs	r3, #32
 800409e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a2:	2300      	movs	r3, #0
 80040a4:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040a6:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80040a8:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040aa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	e852 3f00 	ldrex	r3, [r2]
 80040b0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b4:	e842 3100 	strex	r1, r3, [r2]
 80040b8:	2900      	cmp	r1, #0
 80040ba:	d1f6      	bne.n	80040aa <UART_EndRxTransfer+0x3e>
 80040bc:	e7ee      	b.n	800409c <UART_EndRxTransfer+0x30>
 80040be:	bf00      	nop
 80040c0:	effffffe 	.word	0xeffffffe

080040c4 <UART_SetConfig>:
{
 80040c4:	b570      	push	{r4, r5, r6, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040ca:	6883      	ldr	r3, [r0, #8]
 80040cc:	6902      	ldr	r2, [r0, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	6942      	ldr	r2, [r0, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	69c2      	ldr	r2, [r0, #28]
 80040d6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040d8:	6801      	ldr	r1, [r0, #0]
 80040da:	6808      	ldr	r0, [r1, #0]
 80040dc:	4a88      	ldr	r2, [pc, #544]	@ (8004300 <UART_SetConfig+0x23c>)
 80040de:	4002      	ands	r2, r0
 80040e0:	431a      	orrs	r2, r3
 80040e2:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040e4:	6822      	ldr	r2, [r4, #0]
 80040e6:	6853      	ldr	r3, [r2, #4]
 80040e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80040ec:	68e1      	ldr	r1, [r4, #12]
 80040ee:	430b      	orrs	r3, r1
 80040f0:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040f2:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80040f4:	6822      	ldr	r2, [r4, #0]
 80040f6:	4b83      	ldr	r3, [pc, #524]	@ (8004304 <UART_SetConfig+0x240>)
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d001      	beq.n	8004100 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 80040fc:	6a23      	ldr	r3, [r4, #32]
 80040fe:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004100:	6890      	ldr	r0, [r2, #8]
 8004102:	4b81      	ldr	r3, [pc, #516]	@ (8004308 <UART_SetConfig+0x244>)
 8004104:	4003      	ands	r3, r0
 8004106:	430b      	orrs	r3, r1
 8004108:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800410a:	6822      	ldr	r2, [r4, #0]
 800410c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800410e:	f023 030f 	bic.w	r3, r3, #15
 8004112:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004114:	430b      	orrs	r3, r1
 8004116:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	4a7c      	ldr	r2, [pc, #496]	@ (800430c <UART_SetConfig+0x248>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d021      	beq.n	8004164 <UART_SetConfig+0xa0>
 8004120:	4a7b      	ldr	r2, [pc, #492]	@ (8004310 <UART_SetConfig+0x24c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	f000 808c 	beq.w	8004240 <UART_SetConfig+0x17c>
 8004128:	4a7a      	ldr	r2, [pc, #488]	@ (8004314 <UART_SetConfig+0x250>)
 800412a:	4293      	cmp	r3, r2
 800412c:	f000 80a2 	beq.w	8004274 <UART_SetConfig+0x1b0>
 8004130:	4a79      	ldr	r2, [pc, #484]	@ (8004318 <UART_SetConfig+0x254>)
 8004132:	4293      	cmp	r3, r2
 8004134:	f000 80b5 	beq.w	80042a2 <UART_SetConfig+0x1de>
 8004138:	4a78      	ldr	r2, [pc, #480]	@ (800431c <UART_SetConfig+0x258>)
 800413a:	4293      	cmp	r3, r2
 800413c:	f000 80c8 	beq.w	80042d0 <UART_SetConfig+0x20c>
 8004140:	4a77      	ldr	r2, [pc, #476]	@ (8004320 <UART_SetConfig+0x25c>)
 8004142:	4293      	cmp	r3, r2
 8004144:	f000 80f4 	beq.w	8004330 <UART_SetConfig+0x26c>
 8004148:	4a76      	ldr	r2, [pc, #472]	@ (8004324 <UART_SetConfig+0x260>)
 800414a:	4293      	cmp	r3, r2
 800414c:	f000 8119 	beq.w	8004382 <UART_SetConfig+0x2be>
 8004150:	4a75      	ldr	r2, [pc, #468]	@ (8004328 <UART_SetConfig+0x264>)
 8004152:	4293      	cmp	r3, r2
 8004154:	f000 812c 	beq.w	80043b0 <UART_SetConfig+0x2ec>
 8004158:	4a6a      	ldr	r2, [pc, #424]	@ (8004304 <UART_SetConfig+0x240>)
 800415a:	4293      	cmp	r3, r2
 800415c:	f000 813f 	beq.w	80043de <UART_SetConfig+0x31a>
 8004160:	2280      	movs	r2, #128	@ 0x80
 8004162:	e03b      	b.n	80041dc <UART_SetConfig+0x118>
 8004164:	4a71      	ldr	r2, [pc, #452]	@ (800432c <UART_SetConfig+0x268>)
 8004166:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004168:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800416c:	2a28      	cmp	r2, #40	@ 0x28
 800416e:	d834      	bhi.n	80041da <UART_SetConfig+0x116>
 8004170:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004174:	00330029 	.word	0x00330029
 8004178:	00330033 	.word	0x00330033
 800417c:	00330033 	.word	0x00330033
 8004180:	00330033 	.word	0x00330033
 8004184:	0033014d 	.word	0x0033014d
 8004188:	00330033 	.word	0x00330033
 800418c:	00330033 	.word	0x00330033
 8004190:	00330033 	.word	0x00330033
 8004194:	0033002b 	.word	0x0033002b
 8004198:	00330033 	.word	0x00330033
 800419c:	00330033 	.word	0x00330033
 80041a0:	00330033 	.word	0x00330033
 80041a4:	0033002d 	.word	0x0033002d
 80041a8:	00330033 	.word	0x00330033
 80041ac:	00330033 	.word	0x00330033
 80041b0:	00330033 	.word	0x00330033
 80041b4:	0033002f 	.word	0x0033002f
 80041b8:	00330033 	.word	0x00330033
 80041bc:	00330033 	.word	0x00330033
 80041c0:	00330033 	.word	0x00330033
 80041c4:	0031      	.short	0x0031
 80041c6:	2201      	movs	r2, #1
 80041c8:	e008      	b.n	80041dc <UART_SetConfig+0x118>
 80041ca:	2208      	movs	r2, #8
 80041cc:	e006      	b.n	80041dc <UART_SetConfig+0x118>
 80041ce:	2210      	movs	r2, #16
 80041d0:	e004      	b.n	80041dc <UART_SetConfig+0x118>
 80041d2:	2220      	movs	r2, #32
 80041d4:	e002      	b.n	80041dc <UART_SetConfig+0x118>
 80041d6:	2240      	movs	r2, #64	@ 0x40
 80041d8:	e000      	b.n	80041dc <UART_SetConfig+0x118>
 80041da:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 80041dc:	4949      	ldr	r1, [pc, #292]	@ (8004304 <UART_SetConfig+0x240>)
 80041de:	428b      	cmp	r3, r1
 80041e0:	f000 8127 	beq.w	8004432 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041e4:	69e0      	ldr	r0, [r4, #28]
 80041e6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80041ea:	f000 81a7 	beq.w	800453c <UART_SetConfig+0x478>
    switch (clocksource)
 80041ee:	2a20      	cmp	r2, #32
 80041f0:	f200 81ff 	bhi.w	80045f2 <UART_SetConfig+0x52e>
 80041f4:	2a20      	cmp	r2, #32
 80041f6:	f200 8249 	bhi.w	800468c <UART_SetConfig+0x5c8>
 80041fa:	e8df f012 	tbh	[pc, r2, lsl #1]
 80041fe:	0216      	.short	0x0216
 8004200:	0247021c 	.word	0x0247021c
 8004204:	021f0247 	.word	0x021f0247
 8004208:	02470247 	.word	0x02470247
 800420c:	02240247 	.word	0x02240247
 8004210:	02470247 	.word	0x02470247
 8004214:	02470247 	.word	0x02470247
 8004218:	02470247 	.word	0x02470247
 800421c:	02290247 	.word	0x02290247
 8004220:	02470247 	.word	0x02470247
 8004224:	02470247 	.word	0x02470247
 8004228:	02470247 	.word	0x02470247
 800422c:	02470247 	.word	0x02470247
 8004230:	02470247 	.word	0x02470247
 8004234:	02470247 	.word	0x02470247
 8004238:	02470247 	.word	0x02470247
 800423c:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004240:	4a3a      	ldr	r2, [pc, #232]	@ (800432c <UART_SetConfig+0x268>)
 8004242:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004244:	f002 0207 	and.w	r2, r2, #7
 8004248:	2a05      	cmp	r2, #5
 800424a:	d811      	bhi.n	8004270 <UART_SetConfig+0x1ac>
 800424c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004250:	00e10006 	.word	0x00e10006
 8004254:	000a0008 	.word	0x000a0008
 8004258:	000e000c 	.word	0x000e000c
 800425c:	2200      	movs	r2, #0
 800425e:	e7bd      	b.n	80041dc <UART_SetConfig+0x118>
 8004260:	2208      	movs	r2, #8
 8004262:	e7bb      	b.n	80041dc <UART_SetConfig+0x118>
 8004264:	2210      	movs	r2, #16
 8004266:	e7b9      	b.n	80041dc <UART_SetConfig+0x118>
 8004268:	2220      	movs	r2, #32
 800426a:	e7b7      	b.n	80041dc <UART_SetConfig+0x118>
 800426c:	2240      	movs	r2, #64	@ 0x40
 800426e:	e7b5      	b.n	80041dc <UART_SetConfig+0x118>
 8004270:	2280      	movs	r2, #128	@ 0x80
 8004272:	e7b3      	b.n	80041dc <UART_SetConfig+0x118>
 8004274:	4a2d      	ldr	r2, [pc, #180]	@ (800432c <UART_SetConfig+0x268>)
 8004276:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004278:	f002 0207 	and.w	r2, r2, #7
 800427c:	2a05      	cmp	r2, #5
 800427e:	d80e      	bhi.n	800429e <UART_SetConfig+0x1da>
 8004280:	e8df f002 	tbb	[pc, r2]
 8004284:	0705c903 	.word	0x0705c903
 8004288:	0b09      	.short	0x0b09
 800428a:	2200      	movs	r2, #0
 800428c:	e7a6      	b.n	80041dc <UART_SetConfig+0x118>
 800428e:	2208      	movs	r2, #8
 8004290:	e7a4      	b.n	80041dc <UART_SetConfig+0x118>
 8004292:	2210      	movs	r2, #16
 8004294:	e7a2      	b.n	80041dc <UART_SetConfig+0x118>
 8004296:	2220      	movs	r2, #32
 8004298:	e7a0      	b.n	80041dc <UART_SetConfig+0x118>
 800429a:	2240      	movs	r2, #64	@ 0x40
 800429c:	e79e      	b.n	80041dc <UART_SetConfig+0x118>
 800429e:	2280      	movs	r2, #128	@ 0x80
 80042a0:	e79c      	b.n	80041dc <UART_SetConfig+0x118>
 80042a2:	4a22      	ldr	r2, [pc, #136]	@ (800432c <UART_SetConfig+0x268>)
 80042a4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80042a6:	f002 0207 	and.w	r2, r2, #7
 80042aa:	2a05      	cmp	r2, #5
 80042ac:	d80e      	bhi.n	80042cc <UART_SetConfig+0x208>
 80042ae:	e8df f002 	tbb	[pc, r2]
 80042b2:	b403      	.short	0xb403
 80042b4:	0b090705 	.word	0x0b090705
 80042b8:	2200      	movs	r2, #0
 80042ba:	e78f      	b.n	80041dc <UART_SetConfig+0x118>
 80042bc:	2208      	movs	r2, #8
 80042be:	e78d      	b.n	80041dc <UART_SetConfig+0x118>
 80042c0:	2210      	movs	r2, #16
 80042c2:	e78b      	b.n	80041dc <UART_SetConfig+0x118>
 80042c4:	2220      	movs	r2, #32
 80042c6:	e789      	b.n	80041dc <UART_SetConfig+0x118>
 80042c8:	2240      	movs	r2, #64	@ 0x40
 80042ca:	e787      	b.n	80041dc <UART_SetConfig+0x118>
 80042cc:	2280      	movs	r2, #128	@ 0x80
 80042ce:	e785      	b.n	80041dc <UART_SetConfig+0x118>
 80042d0:	4a16      	ldr	r2, [pc, #88]	@ (800432c <UART_SetConfig+0x268>)
 80042d2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80042d4:	f002 0207 	and.w	r2, r2, #7
 80042d8:	2a05      	cmp	r2, #5
 80042da:	d80e      	bhi.n	80042fa <UART_SetConfig+0x236>
 80042dc:	e8df f002 	tbb	[pc, r2]
 80042e0:	07059f03 	.word	0x07059f03
 80042e4:	0b09      	.short	0x0b09
 80042e6:	2200      	movs	r2, #0
 80042e8:	e778      	b.n	80041dc <UART_SetConfig+0x118>
 80042ea:	2208      	movs	r2, #8
 80042ec:	e776      	b.n	80041dc <UART_SetConfig+0x118>
 80042ee:	2210      	movs	r2, #16
 80042f0:	e774      	b.n	80041dc <UART_SetConfig+0x118>
 80042f2:	2220      	movs	r2, #32
 80042f4:	e772      	b.n	80041dc <UART_SetConfig+0x118>
 80042f6:	2240      	movs	r2, #64	@ 0x40
 80042f8:	e770      	b.n	80041dc <UART_SetConfig+0x118>
 80042fa:	2280      	movs	r2, #128	@ 0x80
 80042fc:	e76e      	b.n	80041dc <UART_SetConfig+0x118>
 80042fe:	bf00      	nop
 8004300:	cfff69f3 	.word	0xcfff69f3
 8004304:	58000c00 	.word	0x58000c00
 8004308:	11fff4ff 	.word	0x11fff4ff
 800430c:	40011000 	.word	0x40011000
 8004310:	40004400 	.word	0x40004400
 8004314:	40004800 	.word	0x40004800
 8004318:	40004c00 	.word	0x40004c00
 800431c:	40005000 	.word	0x40005000
 8004320:	40011400 	.word	0x40011400
 8004324:	40007800 	.word	0x40007800
 8004328:	40007c00 	.word	0x40007c00
 800432c:	58024400 	.word	0x58024400
 8004330:	4a7d      	ldr	r2, [pc, #500]	@ (8004528 <UART_SetConfig+0x464>)
 8004332:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004334:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004338:	2a28      	cmp	r2, #40	@ 0x28
 800433a:	d820      	bhi.n	800437e <UART_SetConfig+0x2ba>
 800433c:	e8df f002 	tbb	[pc, r2]
 8004340:	1f1f1f15 	.word	0x1f1f1f15
 8004344:	1f1f1f1f 	.word	0x1f1f1f1f
 8004348:	1f1f1f71 	.word	0x1f1f1f71
 800434c:	1f1f1f1f 	.word	0x1f1f1f1f
 8004350:	1f1f1f17 	.word	0x1f1f1f17
 8004354:	1f1f1f1f 	.word	0x1f1f1f1f
 8004358:	1f1f1f19 	.word	0x1f1f1f19
 800435c:	1f1f1f1f 	.word	0x1f1f1f1f
 8004360:	1f1f1f1b 	.word	0x1f1f1f1b
 8004364:	1f1f1f1f 	.word	0x1f1f1f1f
 8004368:	1d          	.byte	0x1d
 8004369:	00          	.byte	0x00
 800436a:	2201      	movs	r2, #1
 800436c:	e736      	b.n	80041dc <UART_SetConfig+0x118>
 800436e:	2208      	movs	r2, #8
 8004370:	e734      	b.n	80041dc <UART_SetConfig+0x118>
 8004372:	2210      	movs	r2, #16
 8004374:	e732      	b.n	80041dc <UART_SetConfig+0x118>
 8004376:	2220      	movs	r2, #32
 8004378:	e730      	b.n	80041dc <UART_SetConfig+0x118>
 800437a:	2240      	movs	r2, #64	@ 0x40
 800437c:	e72e      	b.n	80041dc <UART_SetConfig+0x118>
 800437e:	2280      	movs	r2, #128	@ 0x80
 8004380:	e72c      	b.n	80041dc <UART_SetConfig+0x118>
 8004382:	4a69      	ldr	r2, [pc, #420]	@ (8004528 <UART_SetConfig+0x464>)
 8004384:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004386:	f002 0207 	and.w	r2, r2, #7
 800438a:	2a05      	cmp	r2, #5
 800438c:	d80e      	bhi.n	80043ac <UART_SetConfig+0x2e8>
 800438e:	e8df f002 	tbb	[pc, r2]
 8004392:	4a03      	.short	0x4a03
 8004394:	0b090705 	.word	0x0b090705
 8004398:	2200      	movs	r2, #0
 800439a:	e71f      	b.n	80041dc <UART_SetConfig+0x118>
 800439c:	2208      	movs	r2, #8
 800439e:	e71d      	b.n	80041dc <UART_SetConfig+0x118>
 80043a0:	2210      	movs	r2, #16
 80043a2:	e71b      	b.n	80041dc <UART_SetConfig+0x118>
 80043a4:	2220      	movs	r2, #32
 80043a6:	e719      	b.n	80041dc <UART_SetConfig+0x118>
 80043a8:	2240      	movs	r2, #64	@ 0x40
 80043aa:	e717      	b.n	80041dc <UART_SetConfig+0x118>
 80043ac:	2280      	movs	r2, #128	@ 0x80
 80043ae:	e715      	b.n	80041dc <UART_SetConfig+0x118>
 80043b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004528 <UART_SetConfig+0x464>)
 80043b2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80043b4:	f002 0207 	and.w	r2, r2, #7
 80043b8:	2a05      	cmp	r2, #5
 80043ba:	d80e      	bhi.n	80043da <UART_SetConfig+0x316>
 80043bc:	e8df f002 	tbb	[pc, r2]
 80043c0:	07053503 	.word	0x07053503
 80043c4:	0b09      	.short	0x0b09
 80043c6:	2200      	movs	r2, #0
 80043c8:	e708      	b.n	80041dc <UART_SetConfig+0x118>
 80043ca:	2208      	movs	r2, #8
 80043cc:	e706      	b.n	80041dc <UART_SetConfig+0x118>
 80043ce:	2210      	movs	r2, #16
 80043d0:	e704      	b.n	80041dc <UART_SetConfig+0x118>
 80043d2:	2220      	movs	r2, #32
 80043d4:	e702      	b.n	80041dc <UART_SetConfig+0x118>
 80043d6:	2240      	movs	r2, #64	@ 0x40
 80043d8:	e700      	b.n	80041dc <UART_SetConfig+0x118>
 80043da:	2280      	movs	r2, #128	@ 0x80
 80043dc:	e6fe      	b.n	80041dc <UART_SetConfig+0x118>
 80043de:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 80043e2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80043e4:	f002 0207 	and.w	r2, r2, #7
 80043e8:	2a05      	cmp	r2, #5
 80043ea:	d80e      	bhi.n	800440a <UART_SetConfig+0x346>
 80043ec:	e8df f002 	tbb	[pc, r2]
 80043f0:	07051f03 	.word	0x07051f03
 80043f4:	0b09      	.short	0x0b09
 80043f6:	2202      	movs	r2, #2
 80043f8:	e6f0      	b.n	80041dc <UART_SetConfig+0x118>
 80043fa:	2208      	movs	r2, #8
 80043fc:	e6ee      	b.n	80041dc <UART_SetConfig+0x118>
 80043fe:	2210      	movs	r2, #16
 8004400:	e6ec      	b.n	80041dc <UART_SetConfig+0x118>
 8004402:	2220      	movs	r2, #32
 8004404:	e6ea      	b.n	80041dc <UART_SetConfig+0x118>
 8004406:	2240      	movs	r2, #64	@ 0x40
 8004408:	e6e8      	b.n	80041dc <UART_SetConfig+0x118>
 800440a:	2280      	movs	r2, #128	@ 0x80
 800440c:	e6e6      	b.n	80041dc <UART_SetConfig+0x118>
 800440e:	2204      	movs	r2, #4
 8004410:	e6e4      	b.n	80041dc <UART_SetConfig+0x118>
 8004412:	2204      	movs	r2, #4
 8004414:	e6e2      	b.n	80041dc <UART_SetConfig+0x118>
 8004416:	2204      	movs	r2, #4
 8004418:	e6e0      	b.n	80041dc <UART_SetConfig+0x118>
 800441a:	2204      	movs	r2, #4
 800441c:	e6de      	b.n	80041dc <UART_SetConfig+0x118>
 800441e:	2204      	movs	r2, #4
 8004420:	e6dc      	b.n	80041dc <UART_SetConfig+0x118>
 8004422:	2204      	movs	r2, #4
 8004424:	e6da      	b.n	80041dc <UART_SetConfig+0x118>
 8004426:	2204      	movs	r2, #4
 8004428:	e6d8      	b.n	80041dc <UART_SetConfig+0x118>
 800442a:	2204      	movs	r2, #4
 800442c:	e6d6      	b.n	80041dc <UART_SetConfig+0x118>
 800442e:	2204      	movs	r2, #4
 8004430:	e6d4      	b.n	80041dc <UART_SetConfig+0x118>
    switch (clocksource)
 8004432:	2a20      	cmp	r2, #32
 8004434:	d827      	bhi.n	8004486 <UART_SetConfig+0x3c2>
 8004436:	2a02      	cmp	r2, #2
 8004438:	f0c0 811a 	bcc.w	8004670 <UART_SetConfig+0x5ac>
 800443c:	3a02      	subs	r2, #2
 800443e:	2a1e      	cmp	r2, #30
 8004440:	f200 8118 	bhi.w	8004674 <UART_SetConfig+0x5b0>
 8004444:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004448:	01160050 	.word	0x01160050
 800444c:	01160056 	.word	0x01160056
 8004450:	01160116 	.word	0x01160116
 8004454:	0116005b 	.word	0x0116005b
 8004458:	01160116 	.word	0x01160116
 800445c:	01160116 	.word	0x01160116
 8004460:	01160116 	.word	0x01160116
 8004464:	01160060 	.word	0x01160060
 8004468:	01160116 	.word	0x01160116
 800446c:	01160116 	.word	0x01160116
 8004470:	01160116 	.word	0x01160116
 8004474:	01160116 	.word	0x01160116
 8004478:	01160116 	.word	0x01160116
 800447c:	01160116 	.word	0x01160116
 8004480:	01160116 	.word	0x01160116
 8004484:	006c      	.short	0x006c
 8004486:	2a40      	cmp	r2, #64	@ 0x40
 8004488:	d12c      	bne.n	80044e4 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 800448a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800448e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004490:	4b26      	ldr	r3, [pc, #152]	@ (800452c <UART_SetConfig+0x468>)
 8004492:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004496:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800449a:	6865      	ldr	r5, [r4, #4]
 800449c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80044a0:	4299      	cmp	r1, r3
 80044a2:	f200 80e9 	bhi.w	8004678 <UART_SetConfig+0x5b4>
 80044a6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80044aa:	f200 80e7 	bhi.w	800467c <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044ae:	2600      	movs	r6, #0
 80044b0:	4633      	mov	r3, r6
 80044b2:	4631      	mov	r1, r6
 80044b4:	f7fb fef0 	bl	8000298 <__aeabi_uldivmod>
 80044b8:	0209      	lsls	r1, r1, #8
 80044ba:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80044be:	0200      	lsls	r0, r0, #8
 80044c0:	086b      	lsrs	r3, r5, #1
 80044c2:	18c0      	adds	r0, r0, r3
 80044c4:	462a      	mov	r2, r5
 80044c6:	4633      	mov	r3, r6
 80044c8:	f141 0100 	adc.w	r1, r1, #0
 80044cc:	f7fb fee4 	bl	8000298 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044d0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80044d4:	4b16      	ldr	r3, [pc, #88]	@ (8004530 <UART_SetConfig+0x46c>)
 80044d6:	429a      	cmp	r2, r3
 80044d8:	f200 80d2 	bhi.w	8004680 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	60d8      	str	r0, [r3, #12]
 80044e0:	4630      	mov	r0, r6
 80044e2:	e0d4      	b.n	800468e <UART_SetConfig+0x5ca>
    switch (clocksource)
 80044e4:	2001      	movs	r0, #1
 80044e6:	e0d2      	b.n	800468e <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80044e8:	f7fe ff58 	bl	800339c <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d1ce      	bne.n	800448e <UART_SetConfig+0x3ca>
 80044f0:	2000      	movs	r0, #0
 80044f2:	e0cc      	b.n	800468e <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044f4:	a803      	add	r0, sp, #12
 80044f6:	f7fe ff63 	bl	80033c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80044fa:	9804      	ldr	r0, [sp, #16]
        break;
 80044fc:	e7f6      	b.n	80044ec <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80044fe:	4668      	mov	r0, sp
 8004500:	f7ff f85e 	bl	80035c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004504:	9801      	ldr	r0, [sp, #4]
        break;
 8004506:	e7f1      	b.n	80044ec <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004508:	4b07      	ldr	r3, [pc, #28]	@ (8004528 <UART_SetConfig+0x464>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f013 0f20 	tst.w	r3, #32
 8004510:	d008      	beq.n	8004524 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004512:	4b05      	ldr	r3, [pc, #20]	@ (8004528 <UART_SetConfig+0x464>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800451a:	4806      	ldr	r0, [pc, #24]	@ (8004534 <UART_SetConfig+0x470>)
 800451c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800451e:	e7b6      	b.n	800448e <UART_SetConfig+0x3ca>
    switch (clocksource)
 8004520:	4805      	ldr	r0, [pc, #20]	@ (8004538 <UART_SetConfig+0x474>)
 8004522:	e7b4      	b.n	800448e <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8004524:	4803      	ldr	r0, [pc, #12]	@ (8004534 <UART_SetConfig+0x470>)
 8004526:	e7b2      	b.n	800448e <UART_SetConfig+0x3ca>
 8004528:	58024400 	.word	0x58024400
 800452c:	08005430 	.word	0x08005430
 8004530:	000ffcff 	.word	0x000ffcff
 8004534:	03d09000 	.word	0x03d09000
 8004538:	003d0900 	.word	0x003d0900
    switch (clocksource)
 800453c:	2a20      	cmp	r2, #32
 800453e:	d815      	bhi.n	800456c <UART_SetConfig+0x4a8>
 8004540:	2a20      	cmp	r2, #32
 8004542:	f200 809f 	bhi.w	8004684 <UART_SetConfig+0x5c0>
 8004546:	e8df f002 	tbb	[pc, r2]
 800454a:	3731      	.short	0x3731
 800454c:	9d3a9d9d 	.word	0x9d3a9d9d
 8004550:	9d3f9d9d 	.word	0x9d3f9d9d
 8004554:	9d9d9d9d 	.word	0x9d9d9d9d
 8004558:	9d449d9d 	.word	0x9d449d9d
 800455c:	9d9d9d9d 	.word	0x9d9d9d9d
 8004560:	9d9d9d9d 	.word	0x9d9d9d9d
 8004564:	9d9d9d9d 	.word	0x9d9d9d9d
 8004568:	9d9d      	.short	0x9d9d
 800456a:	50          	.byte	0x50
 800456b:	00          	.byte	0x00
 800456c:	2a40      	cmp	r2, #64	@ 0x40
 800456e:	d11b      	bne.n	80045a8 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004570:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004572:	4b4d      	ldr	r3, [pc, #308]	@ (80046a8 <UART_SetConfig+0x5e4>)
 8004574:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004578:	fbb0 f0f3 	udiv	r0, r0, r3
 800457c:	6862      	ldr	r2, [r4, #4]
 800457e:	0853      	lsrs	r3, r2, #1
 8004580:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004584:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004588:	f1a3 0110 	sub.w	r1, r3, #16
 800458c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8004590:	4291      	cmp	r1, r2
 8004592:	d879      	bhi.n	8004688 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004594:	b29a      	uxth	r2, r3
 8004596:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800459a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800459e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80045a0:	6822      	ldr	r2, [r4, #0]
 80045a2:	60d3      	str	r3, [r2, #12]
 80045a4:	2000      	movs	r0, #0
 80045a6:	e072      	b.n	800468e <UART_SetConfig+0x5ca>
    switch (clocksource)
 80045a8:	2001      	movs	r0, #1
 80045aa:	e070      	b.n	800468e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ac:	f7fe f86e 	bl	800268c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80045b0:	2800      	cmp	r0, #0
 80045b2:	d1dd      	bne.n	8004570 <UART_SetConfig+0x4ac>
 80045b4:	2000      	movs	r0, #0
 80045b6:	e06a      	b.n	800468e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 80045b8:	f7fe f87a 	bl	80026b0 <HAL_RCC_GetPCLK2Freq>
        break;
 80045bc:	e7f8      	b.n	80045b0 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045be:	a803      	add	r0, sp, #12
 80045c0:	f7fe fefe 	bl	80033c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80045c4:	9804      	ldr	r0, [sp, #16]
        break;
 80045c6:	e7f3      	b.n	80045b0 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045c8:	4668      	mov	r0, sp
 80045ca:	f7fe fff9 	bl	80035c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80045ce:	9801      	ldr	r0, [sp, #4]
        break;
 80045d0:	e7ee      	b.n	80045b0 <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045d2:	4b36      	ldr	r3, [pc, #216]	@ (80046ac <UART_SetConfig+0x5e8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f013 0f20 	tst.w	r3, #32
 80045da:	d008      	beq.n	80045ee <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80045dc:	4b33      	ldr	r3, [pc, #204]	@ (80046ac <UART_SetConfig+0x5e8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80045e4:	4832      	ldr	r0, [pc, #200]	@ (80046b0 <UART_SetConfig+0x5ec>)
 80045e6:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80045e8:	e7c2      	b.n	8004570 <UART_SetConfig+0x4ac>
    switch (clocksource)
 80045ea:	4832      	ldr	r0, [pc, #200]	@ (80046b4 <UART_SetConfig+0x5f0>)
 80045ec:	e7c0      	b.n	8004570 <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 80045ee:	4830      	ldr	r0, [pc, #192]	@ (80046b0 <UART_SetConfig+0x5ec>)
 80045f0:	e7be      	b.n	8004570 <UART_SetConfig+0x4ac>
    switch (clocksource)
 80045f2:	2a40      	cmp	r2, #64	@ 0x40
 80045f4:	d117      	bne.n	8004626 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 80045f6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045fa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80045fc:	4b2a      	ldr	r3, [pc, #168]	@ (80046a8 <UART_SetConfig+0x5e4>)
 80045fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004602:	fbb0 f0f3 	udiv	r0, r0, r3
 8004606:	6863      	ldr	r3, [r4, #4]
 8004608:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800460c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004610:	f1a0 0210 	sub.w	r2, r0, #16
 8004614:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8004618:	429a      	cmp	r2, r3
 800461a:	d842      	bhi.n	80046a2 <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800461c:	6823      	ldr	r3, [r4, #0]
 800461e:	b280      	uxth	r0, r0
 8004620:	60d8      	str	r0, [r3, #12]
 8004622:	2000      	movs	r0, #0
 8004624:	e033      	b.n	800468e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8004626:	2001      	movs	r0, #1
 8004628:	e031      	b.n	800468e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800462a:	f7fe f82f 	bl	800268c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800462e:	2800      	cmp	r0, #0
 8004630:	d1e3      	bne.n	80045fa <UART_SetConfig+0x536>
 8004632:	2000      	movs	r0, #0
 8004634:	e02b      	b.n	800468e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004636:	f7fe f83b 	bl	80026b0 <HAL_RCC_GetPCLK2Freq>
        break;
 800463a:	e7f8      	b.n	800462e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800463c:	a803      	add	r0, sp, #12
 800463e:	f7fe febf 	bl	80033c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004642:	9804      	ldr	r0, [sp, #16]
        break;
 8004644:	e7f3      	b.n	800462e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004646:	4668      	mov	r0, sp
 8004648:	f7fe ffba 	bl	80035c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800464c:	9801      	ldr	r0, [sp, #4]
        break;
 800464e:	e7ee      	b.n	800462e <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004650:	4b16      	ldr	r3, [pc, #88]	@ (80046ac <UART_SetConfig+0x5e8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f013 0f20 	tst.w	r3, #32
 8004658:	d008      	beq.n	800466c <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800465a:	4b14      	ldr	r3, [pc, #80]	@ (80046ac <UART_SetConfig+0x5e8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004662:	4813      	ldr	r0, [pc, #76]	@ (80046b0 <UART_SetConfig+0x5ec>)
 8004664:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8004666:	e7c8      	b.n	80045fa <UART_SetConfig+0x536>
    switch (clocksource)
 8004668:	4812      	ldr	r0, [pc, #72]	@ (80046b4 <UART_SetConfig+0x5f0>)
 800466a:	e7c6      	b.n	80045fa <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 800466c:	4810      	ldr	r0, [pc, #64]	@ (80046b0 <UART_SetConfig+0x5ec>)
 800466e:	e7c4      	b.n	80045fa <UART_SetConfig+0x536>
    switch (clocksource)
 8004670:	2001      	movs	r0, #1
 8004672:	e00c      	b.n	800468e <UART_SetConfig+0x5ca>
 8004674:	2001      	movs	r0, #1
 8004676:	e00a      	b.n	800468e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8004678:	2001      	movs	r0, #1
 800467a:	e008      	b.n	800468e <UART_SetConfig+0x5ca>
 800467c:	2001      	movs	r0, #1
 800467e:	e006      	b.n	800468e <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 8004680:	2001      	movs	r0, #1
 8004682:	e004      	b.n	800468e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8004684:	2001      	movs	r0, #1
 8004686:	e002      	b.n	800468e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8004688:	2001      	movs	r0, #1
 800468a:	e000      	b.n	800468e <UART_SetConfig+0x5ca>
    switch (clocksource)
 800468c:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800468e:	2301      	movs	r3, #1
 8004690:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004694:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004698:	2300      	movs	r3, #0
 800469a:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800469c:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800469e:	b006      	add	sp, #24
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 80046a2:	2001      	movs	r0, #1
 80046a4:	e7f3      	b.n	800468e <UART_SetConfig+0x5ca>
 80046a6:	bf00      	nop
 80046a8:	08005430 	.word	0x08005430
 80046ac:	58024400 	.word	0x58024400
 80046b0:	03d09000 	.word	0x03d09000
 80046b4:	003d0900 	.word	0x003d0900

080046b8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046b8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046ba:	f013 0f08 	tst.w	r3, #8
 80046be:	d006      	beq.n	80046ce <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046c0:	6802      	ldr	r2, [r0, #0]
 80046c2:	6853      	ldr	r3, [r2, #4]
 80046c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80046c8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80046ca:	430b      	orrs	r3, r1
 80046cc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046ce:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046d0:	f013 0f01 	tst.w	r3, #1
 80046d4:	d006      	beq.n	80046e4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046d6:	6802      	ldr	r2, [r0, #0]
 80046d8:	6853      	ldr	r3, [r2, #4]
 80046da:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80046de:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046e4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046e6:	f013 0f02 	tst.w	r3, #2
 80046ea:	d006      	beq.n	80046fa <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046ec:	6802      	ldr	r2, [r0, #0]
 80046ee:	6853      	ldr	r3, [r2, #4]
 80046f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046f4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80046f6:	430b      	orrs	r3, r1
 80046f8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046fa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046fc:	f013 0f04 	tst.w	r3, #4
 8004700:	d006      	beq.n	8004710 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004702:	6802      	ldr	r2, [r0, #0]
 8004704:	6853      	ldr	r3, [r2, #4]
 8004706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800470a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800470c:	430b      	orrs	r3, r1
 800470e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004710:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004712:	f013 0f10 	tst.w	r3, #16
 8004716:	d006      	beq.n	8004726 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004718:	6802      	ldr	r2, [r0, #0]
 800471a:	6893      	ldr	r3, [r2, #8]
 800471c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004720:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004722:	430b      	orrs	r3, r1
 8004724:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004726:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004728:	f013 0f20 	tst.w	r3, #32
 800472c:	d006      	beq.n	800473c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800472e:	6802      	ldr	r2, [r0, #0]
 8004730:	6893      	ldr	r3, [r2, #8]
 8004732:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004736:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004738:	430b      	orrs	r3, r1
 800473a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800473c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800473e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004742:	d00a      	beq.n	800475a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004744:	6802      	ldr	r2, [r0, #0]
 8004746:	6853      	ldr	r3, [r2, #4]
 8004748:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800474c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800474e:	430b      	orrs	r3, r1
 8004750:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004752:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8004754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004758:	d00b      	beq.n	8004772 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800475a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800475c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004760:	d006      	beq.n	8004770 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004762:	6802      	ldr	r2, [r0, #0]
 8004764:	6853      	ldr	r3, [r2, #4]
 8004766:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800476a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800476c:	430b      	orrs	r3, r1
 800476e:	6053      	str	r3, [r2, #4]
}
 8004770:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004772:	6802      	ldr	r2, [r0, #0]
 8004774:	6853      	ldr	r3, [r2, #4]
 8004776:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800477a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800477c:	430b      	orrs	r3, r1
 800477e:	6053      	str	r3, [r2, #4]
 8004780:	e7eb      	b.n	800475a <UART_AdvFeatureConfig+0xa2>

08004782 <UART_WaitOnFlagUntilTimeout>:
{
 8004782:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004786:	4605      	mov	r5, r0
 8004788:	460e      	mov	r6, r1
 800478a:	4617      	mov	r7, r2
 800478c:	4699      	mov	r9, r3
 800478e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004792:	682b      	ldr	r3, [r5, #0]
 8004794:	69dc      	ldr	r4, [r3, #28]
 8004796:	ea36 0404 	bics.w	r4, r6, r4
 800479a:	bf0c      	ite	eq
 800479c:	2401      	moveq	r4, #1
 800479e:	2400      	movne	r4, #0
 80047a0:	42bc      	cmp	r4, r7
 80047a2:	d13a      	bne.n	800481a <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 80047a4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80047a8:	d0f3      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047aa:	f7fc f9ad 	bl	8000b08 <HAL_GetTick>
 80047ae:	eba0 0009 	sub.w	r0, r0, r9
 80047b2:	4540      	cmp	r0, r8
 80047b4:	d834      	bhi.n	8004820 <UART_WaitOnFlagUntilTimeout+0x9e>
 80047b6:	f1b8 0f00 	cmp.w	r8, #0
 80047ba:	d033      	beq.n	8004824 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	f012 0f04 	tst.w	r2, #4
 80047c4:	d0e5      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x10>
 80047c6:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 80047ca:	bf18      	it	ne
 80047cc:	2201      	movne	r2, #1
 80047ce:	2e80      	cmp	r6, #128	@ 0x80
 80047d0:	d0df      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x10>
 80047d2:	2a00      	cmp	r2, #0
 80047d4:	d0dd      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047d6:	69da      	ldr	r2, [r3, #28]
 80047d8:	f012 0f08 	tst.w	r2, #8
 80047dc:	d111      	bne.n	8004802 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047de:	69da      	ldr	r2, [r3, #28]
 80047e0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80047e4:	d0d5      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047ea:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80047ec:	4628      	mov	r0, r5
 80047ee:	f7ff fc3d 	bl	800406c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047f2:	2320      	movs	r3, #32
 80047f4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80047f8:	2300      	movs	r3, #0
 80047fa:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80047fe:	2003      	movs	r0, #3
 8004800:	e00c      	b.n	800481c <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004802:	2408      	movs	r4, #8
 8004804:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8004806:	4628      	mov	r0, r5
 8004808:	f7ff fc30 	bl	800406c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800480c:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004810:	2300      	movs	r3, #0
 8004812:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8004816:	2001      	movs	r0, #1
 8004818:	e000      	b.n	800481c <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 800481a:	2000      	movs	r0, #0
}
 800481c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8004820:	2003      	movs	r0, #3
 8004822:	e7fb      	b.n	800481c <UART_WaitOnFlagUntilTimeout+0x9a>
 8004824:	2003      	movs	r0, #3
 8004826:	e7f9      	b.n	800481c <UART_WaitOnFlagUntilTimeout+0x9a>

08004828 <UART_CheckIdleState>:
{
 8004828:	b530      	push	{r4, r5, lr}
 800482a:	b083      	sub	sp, #12
 800482c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482e:	2300      	movs	r3, #0
 8004830:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004834:	f7fc f968 	bl	8000b08 <HAL_GetTick>
 8004838:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800483a:	6822      	ldr	r2, [r4, #0]
 800483c:	6812      	ldr	r2, [r2, #0]
 800483e:	f012 0f08 	tst.w	r2, #8
 8004842:	d110      	bne.n	8004866 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f013 0f04 	tst.w	r3, #4
 800484c:	d128      	bne.n	80048a0 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800484e:	2320      	movs	r3, #32
 8004850:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004854:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004858:	2000      	movs	r0, #0
 800485a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800485c:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800485e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004862:	b003      	add	sp, #12
 8004864:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004866:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	4603      	mov	r3, r0
 800486e:	2200      	movs	r2, #0
 8004870:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004874:	4620      	mov	r0, r4
 8004876:	f7ff ff84 	bl	8004782 <UART_WaitOnFlagUntilTimeout>
 800487a:	2800      	cmp	r0, #0
 800487c:	d0e2      	beq.n	8004844 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800487e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004880:	e852 3f00 	ldrex	r3, [r2]
 8004884:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	e842 3100 	strex	r1, r3, [r2]
 800488c:	2900      	cmp	r1, #0
 800488e:	d1f6      	bne.n	800487e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8004890:	2320      	movs	r3, #32
 8004892:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8004896:	2300      	movs	r3, #0
 8004898:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800489c:	2003      	movs	r0, #3
 800489e:	e7e0      	b.n	8004862 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	462b      	mov	r3, r5
 80048a8:	2200      	movs	r2, #0
 80048aa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048ae:	4620      	mov	r0, r4
 80048b0:	f7ff ff67 	bl	8004782 <UART_WaitOnFlagUntilTimeout>
 80048b4:	2800      	cmp	r0, #0
 80048b6:	d0ca      	beq.n	800484e <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80048b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ba:	e852 3f00 	ldrex	r3, [r2]
 80048be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	e842 3100 	strex	r1, r3, [r2]
 80048c6:	2900      	cmp	r1, #0
 80048c8:	d1f6      	bne.n	80048b8 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048cc:	f102 0308 	add.w	r3, r2, #8
 80048d0:	e853 3f00 	ldrex	r3, [r3]
 80048d4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d8:	3208      	adds	r2, #8
 80048da:	e842 3100 	strex	r1, r3, [r2]
 80048de:	2900      	cmp	r1, #0
 80048e0:	d1f3      	bne.n	80048ca <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80048e2:	2320      	movs	r3, #32
 80048e4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80048e8:	2300      	movs	r3, #0
 80048ea:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80048ee:	2003      	movs	r0, #3
 80048f0:	e7b7      	b.n	8004862 <UART_CheckIdleState+0x3a>

080048f2 <HAL_UART_Init>:
  if (huart == NULL)
 80048f2:	b378      	cbz	r0, 8004954 <HAL_UART_Init+0x62>
{
 80048f4:	b510      	push	{r4, lr}
 80048f6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80048f8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80048fc:	b30b      	cbz	r3, 8004942 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80048fe:	2324      	movs	r3, #36	@ 0x24
 8004900:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004904:	6822      	ldr	r2, [r4, #0]
 8004906:	6813      	ldr	r3, [r2, #0]
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800490e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004910:	b9e3      	cbnz	r3, 800494c <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004912:	4620      	mov	r0, r4
 8004914:	f7ff fbd6 	bl	80040c4 <UART_SetConfig>
 8004918:	2801      	cmp	r0, #1
 800491a:	d011      	beq.n	8004940 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800491c:	6822      	ldr	r2, [r4, #0]
 800491e:	6853      	ldr	r3, [r2, #4]
 8004920:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004924:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004926:	6822      	ldr	r2, [r4, #0]
 8004928:	6893      	ldr	r3, [r2, #8]
 800492a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800492e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004930:	6822      	ldr	r2, [r4, #0]
 8004932:	6813      	ldr	r3, [r2, #0]
 8004934:	f043 0301 	orr.w	r3, r3, #1
 8004938:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800493a:	4620      	mov	r0, r4
 800493c:	f7ff ff74 	bl	8004828 <UART_CheckIdleState>
}
 8004940:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004942:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004946:	f7fc feed 	bl	8001724 <HAL_UART_MspInit>
 800494a:	e7d8      	b.n	80048fe <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800494c:	4620      	mov	r0, r4
 800494e:	f7ff feb3 	bl	80046b8 <UART_AdvFeatureConfig>
 8004952:	e7de      	b.n	8004912 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8004954:	2001      	movs	r0, #1
}
 8004956:	4770      	bx	lr

08004958 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8004958:	2800      	cmp	r0, #0
 800495a:	d042      	beq.n	80049e2 <HAL_MultiProcessor_Init+0x8a>
{
 800495c:	b570      	push	{r4, r5, r6, lr}
 800495e:	460e      	mov	r6, r1
 8004960:	4615      	mov	r5, r2
 8004962:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004964:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004968:	b353      	cbz	r3, 80049c0 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 800496a:	2324      	movs	r3, #36	@ 0x24
 800496c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004970:	6822      	ldr	r2, [r4, #0]
 8004972:	6813      	ldr	r3, [r2, #0]
 8004974:	f023 0301 	bic.w	r3, r3, #1
 8004978:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800497a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800497c:	bb2b      	cbnz	r3, 80049ca <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800497e:	4620      	mov	r0, r4
 8004980:	f7ff fba0 	bl	80040c4 <UART_SetConfig>
 8004984:	2801      	cmp	r0, #1
 8004986:	d01a      	beq.n	80049be <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004988:	6822      	ldr	r2, [r4, #0]
 800498a:	6853      	ldr	r3, [r2, #4]
 800498c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004990:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004992:	6822      	ldr	r2, [r4, #0]
 8004994:	6893      	ldr	r3, [r2, #8]
 8004996:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800499a:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800499c:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80049a0:	d017      	beq.n	80049d2 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80049a2:	6822      	ldr	r2, [r4, #0]
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049aa:	432b      	orrs	r3, r5
 80049ac:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 80049ae:	6822      	ldr	r2, [r4, #0]
 80049b0:	6813      	ldr	r3, [r2, #0]
 80049b2:	f043 0301 	orr.w	r3, r3, #1
 80049b6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80049b8:	4620      	mov	r0, r4
 80049ba:	f7ff ff35 	bl	8004828 <UART_CheckIdleState>
}
 80049be:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80049c0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80049c4:	f7fc feae 	bl	8001724 <HAL_UART_MspInit>
 80049c8:	e7cf      	b.n	800496a <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 80049ca:	4620      	mov	r0, r4
 80049cc:	f7ff fe74 	bl	80046b8 <UART_AdvFeatureConfig>
 80049d0:	e7d5      	b.n	800497e <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80049d2:	6822      	ldr	r2, [r4, #0]
 80049d4:	6853      	ldr	r3, [r2, #4]
 80049d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049da:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80049de:	6053      	str	r3, [r2, #4]
 80049e0:	e7df      	b.n	80049a2 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 80049e2:	2001      	movs	r0, #1
}
 80049e4:	4770      	bx	lr
	...

080049e8 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80049e8:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80049ea:	b92b      	cbnz	r3, 80049f8 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80049f2:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 80049f6:	4770      	bx	lr
{
 80049f8:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80049fa:	6803      	ldr	r3, [r0, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004a02:	6899      	ldr	r1, [r3, #8]
 8004a04:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a06:	4d09      	ldr	r5, [pc, #36]	@ (8004a2c <UARTEx_SetNbDataToProcess+0x44>)
 8004a08:	5c6b      	ldrb	r3, [r5, r1]
 8004a0a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a0c:	4c08      	ldr	r4, [pc, #32]	@ (8004a30 <UARTEx_SetNbDataToProcess+0x48>)
 8004a0e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a10:	fb93 f3f1 	sdiv	r3, r3, r1
 8004a14:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a18:	5cab      	ldrb	r3, [r5, r2]
 8004a1a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a1c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a22:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8004a26:	bc30      	pop	{r4, r5}
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	08005450 	.word	0x08005450
 8004a30:	08005448 	.word	0x08005448

08004a34 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004a34:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d018      	beq.n	8004a6e <HAL_UARTEx_DisableFifoMode+0x3a>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004a42:	2324      	movs	r3, #36	@ 0x24
 8004a44:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a48:	6803      	ldr	r3, [r0, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004a4c:	6819      	ldr	r1, [r3, #0]
 8004a4e:	f021 0101 	bic.w	r1, r1, #1
 8004a52:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a54:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a5c:	6801      	ldr	r1, [r0, #0]
 8004a5e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004a60:	2220      	movs	r2, #32
 8004a62:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004a66:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004a6e:	2002      	movs	r0, #2
}
 8004a70:	4770      	bx	lr

08004a72 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004a72:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004a74:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d01d      	beq.n	8004ab8 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	2301      	movs	r3, #1
 8004a80:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004a84:	2324      	movs	r3, #36	@ 0x24
 8004a86:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a8a:	6803      	ldr	r3, [r0, #0]
 8004a8c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	f022 0201 	bic.w	r2, r2, #1
 8004a94:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a96:	6802      	ldr	r2, [r0, #0]
 8004a98:	6893      	ldr	r3, [r2, #8]
 8004a9a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8004a9e:	4319      	orrs	r1, r3
 8004aa0:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004aa2:	f7ff ffa1 	bl	80049e8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004aaa:	2320      	movs	r3, #32
 8004aac:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004ab6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004ab8:	2002      	movs	r0, #2
 8004aba:	e7fc      	b.n	8004ab6 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08004abc <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004abc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004abe:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d01d      	beq.n	8004b02 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	2301      	movs	r3, #1
 8004aca:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004ace:	2324      	movs	r3, #36	@ 0x24
 8004ad0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ad4:	6803      	ldr	r3, [r0, #0]
 8004ad6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004ae0:	6802      	ldr	r2, [r0, #0]
 8004ae2:	6893      	ldr	r3, [r2, #8]
 8004ae4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8004ae8:	4319      	orrs	r1, r3
 8004aea:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004aec:	f7ff ff7c 	bl	80049e8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004af0:	6823      	ldr	r3, [r4, #0]
 8004af2:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004af4:	2320      	movs	r3, #32
 8004af6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004afa:	2000      	movs	r0, #0
 8004afc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004b00:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004b02:	2002      	movs	r0, #2
 8004b04:	e7fc      	b.n	8004b00 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08004b06 <HAL_WWDG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8004b06:	b188      	cbz	r0, 8004b2c <HAL_WWDG_Init+0x26>
{
 8004b08:	b510      	push	{r4, lr}
 8004b0a:	4604      	mov	r4, r0

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8004b0c:	f7fc ff18 	bl	8001940 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8004b10:	68e3      	ldr	r3, [r4, #12]
 8004b12:	6822      	ldr	r2, [r4, #0]
 8004b14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b18:	6013      	str	r3, [r2, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8004b1a:	6923      	ldr	r3, [r4, #16]
 8004b1c:	6862      	ldr	r2, [r4, #4]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	68a1      	ldr	r1, [r4, #8]
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	430b      	orrs	r3, r1
 8004b26:	6053      	str	r3, [r2, #4]

  /* Return function status */
  return HAL_OK;
 8004b28:	2000      	movs	r0, #0
}
 8004b2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004b2c:	2001      	movs	r0, #1
}
 8004b2e:	4770      	bx	lr

08004b30 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b30:	e7fe      	b.n	8004b30 <NMI_Handler>

08004b32 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b32:	e7fe      	b.n	8004b32 <HardFault_Handler>

08004b34 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b34:	e7fe      	b.n	8004b34 <MemManage_Handler>

08004b36 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b36:	e7fe      	b.n	8004b36 <BusFault_Handler>

08004b38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b38:	e7fe      	b.n	8004b38 <UsageFault_Handler>

08004b3a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b3a:	4770      	bx	lr

08004b3c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b3c:	4770      	bx	lr

08004b3e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b3e:	4770      	bx	lr

08004b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b42:	f7fb ffd5 	bl	8000af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b46:	bd08      	pop	{r3, pc}

08004b48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004b48:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b4e:	9b01      	ldr	r3, [sp, #4]
 8004b50:	3301      	adds	r3, #1
 8004b52:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004b54:	9b01      	ldr	r3, [sp, #4]
 8004b56:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b5a:	d815      	bhi.n	8004b88 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b5c:	6903      	ldr	r3, [r0, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	daf5      	bge.n	8004b4e <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004b66:	6903      	ldr	r3, [r0, #16]
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8004b6e:	9b01      	ldr	r3, [sp, #4]
 8004b70:	3301      	adds	r3, #1
 8004b72:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004b74:	9b01      	ldr	r3, [sp, #4]
 8004b76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b7a:	d808      	bhi.n	8004b8e <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004b7c:	6903      	ldr	r3, [r0, #16]
 8004b7e:	f013 0f01 	tst.w	r3, #1
 8004b82:	d1f4      	bne.n	8004b6e <USB_CoreReset+0x26>

  return HAL_OK;
 8004b84:	2000      	movs	r0, #0
 8004b86:	e000      	b.n	8004b8a <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8004b88:	2003      	movs	r0, #3
}
 8004b8a:	b002      	add	sp, #8
 8004b8c:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004b8e:	2003      	movs	r0, #3
 8004b90:	e7fb      	b.n	8004b8a <USB_CoreReset+0x42>
	...

08004b94 <USB_CoreInit>:
{
 8004b94:	b084      	sub	sp, #16
 8004b96:	b510      	push	{r4, lr}
 8004b98:	4604      	mov	r4, r0
 8004b9a:	a803      	add	r0, sp, #12
 8004b9c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ba0:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d11f      	bne.n	8004be8 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ba8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bae:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004bb0:	68e2      	ldr	r2, [r4, #12]
 8004bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c30 <USB_CoreInit+0x9c>)
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004bb8:	68e3      	ldr	r3, [r4, #12]
 8004bba:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004bbe:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8004bc0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d00a      	beq.n	8004bde <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 8004bc8:	4620      	mov	r0, r4
 8004bca:	f7ff ffbd 	bl	8004b48 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8004bce:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d01c      	beq.n	8004c10 <USB_CoreInit+0x7c>
}
 8004bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bda:	b004      	add	sp, #16
 8004bdc:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004bde:	68e3      	ldr	r3, [r4, #12]
 8004be0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004be4:	60e3      	str	r3, [r4, #12]
 8004be6:	e7ef      	b.n	8004bc8 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004be8:	68e3      	ldr	r3, [r4, #12]
 8004bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bee:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f7ff ffa9 	bl	8004b48 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8004bf6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8004bfa:	b923      	cbnz	r3, 8004c06 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004bfc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004bfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c02:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004c04:	e7e3      	b.n	8004bce <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c06:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004c08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004c0e:	e7de      	b.n	8004bce <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8004c10:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8004c16:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004c18:	4b06      	ldr	r3, [pc, #24]	@ (8004c34 <USB_CoreInit+0xa0>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004c1e:	68a3      	ldr	r3, [r4, #8]
 8004c20:	f043 0306 	orr.w	r3, r3, #6
 8004c24:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c26:	68a3      	ldr	r3, [r4, #8]
 8004c28:	f043 0320 	orr.w	r3, r3, #32
 8004c2c:	60a3      	str	r3, [r4, #8]
 8004c2e:	e7d2      	b.n	8004bd6 <USB_CoreInit+0x42>
 8004c30:	ffbdffbf 	.word	0xffbdffbf
 8004c34:	03ee0000 	.word	0x03ee0000

08004c38 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c38:	6883      	ldr	r3, [r0, #8]
 8004c3a:	f023 0301 	bic.w	r3, r3, #1
 8004c3e:	6083      	str	r3, [r0, #8]
}
 8004c40:	2000      	movs	r0, #0
 8004c42:	4770      	bx	lr

08004c44 <USB_FlushTxFifo>:
{
 8004c44:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	9301      	str	r3, [sp, #4]
    count++;
 8004c4a:	9b01      	ldr	r3, [sp, #4]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004c50:	9b01      	ldr	r3, [sp, #4]
 8004c52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c56:	d815      	bhi.n	8004c84 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c58:	6903      	ldr	r3, [r0, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	daf5      	bge.n	8004c4a <USB_FlushTxFifo+0x6>
  count = 0U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c62:	0189      	lsls	r1, r1, #6
 8004c64:	f041 0120 	orr.w	r1, r1, #32
 8004c68:	6101      	str	r1, [r0, #16]
    count++;
 8004c6a:	9b01      	ldr	r3, [sp, #4]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004c70:	9b01      	ldr	r3, [sp, #4]
 8004c72:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c76:	d808      	bhi.n	8004c8a <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c78:	6903      	ldr	r3, [r0, #16]
 8004c7a:	f013 0f20 	tst.w	r3, #32
 8004c7e:	d1f4      	bne.n	8004c6a <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8004c80:	2000      	movs	r0, #0
 8004c82:	e000      	b.n	8004c86 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8004c84:	2003      	movs	r0, #3
}
 8004c86:	b002      	add	sp, #8
 8004c88:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004c8a:	2003      	movs	r0, #3
 8004c8c:	e7fb      	b.n	8004c86 <USB_FlushTxFifo+0x42>

08004c8e <USB_FlushRxFifo>:
{
 8004c8e:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004c90:	2300      	movs	r3, #0
 8004c92:	9301      	str	r3, [sp, #4]
    count++;
 8004c94:	9b01      	ldr	r3, [sp, #4]
 8004c96:	3301      	adds	r3, #1
 8004c98:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004c9a:	9b01      	ldr	r3, [sp, #4]
 8004c9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ca0:	d813      	bhi.n	8004cca <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ca2:	6903      	ldr	r3, [r0, #16]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	daf5      	bge.n	8004c94 <USB_FlushRxFifo+0x6>
  count = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004cac:	2310      	movs	r3, #16
 8004cae:	6103      	str	r3, [r0, #16]
    count++;
 8004cb0:	9b01      	ldr	r3, [sp, #4]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004cb6:	9b01      	ldr	r3, [sp, #4]
 8004cb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cbc:	d808      	bhi.n	8004cd0 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004cbe:	6903      	ldr	r3, [r0, #16]
 8004cc0:	f013 0f10 	tst.w	r3, #16
 8004cc4:	d1f4      	bne.n	8004cb0 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	e000      	b.n	8004ccc <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8004cca:	2003      	movs	r0, #3
}
 8004ccc:	b002      	add	sp, #8
 8004cce:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004cd0:	2003      	movs	r0, #3
 8004cd2:	e7fb      	b.n	8004ccc <USB_FlushRxFifo+0x3e>

08004cd4 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8004cd4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8004cd8:	4319      	orrs	r1, r3
 8004cda:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8004cde:	2000      	movs	r0, #0
 8004ce0:	4770      	bx	lr
	...

08004ce4 <USB_DevInit>:
{
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce8:	4604      	mov	r4, r0
 8004cea:	a807      	add	r0, sp, #28
 8004cec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	e006      	b.n	8004d02 <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8004cf4:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004cf8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8004d00:	3301      	adds	r3, #1
 8004d02:	2b0e      	cmp	r3, #14
 8004d04:	d9f6      	bls.n	8004cf4 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8004d06:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8004d0a:	bb06      	cbnz	r6, 8004d4e <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d0c:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8004d10:	f043 0302 	orr.w	r3, r3, #2
 8004d14:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004d18:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004d1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d1e:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004d20:	6823      	ldr	r3, [r4, #0]
 8004d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d26:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d2e:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8004d30:	2300      	movs	r3, #0
 8004d32:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d36:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d111      	bne.n	8004d62 <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 8004d3e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8004d42:	b94b      	cbnz	r3, 8004d58 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d44:	2100      	movs	r1, #0
 8004d46:	4620      	mov	r0, r4
 8004d48:	f7ff ffc4 	bl	8004cd4 <USB_SetDevSpeed>
 8004d4c:	e00d      	b.n	8004d6a <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004d4e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004d50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004d54:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004d56:	e7eb      	b.n	8004d30 <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d58:	2101      	movs	r1, #1
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f7ff ffba 	bl	8004cd4 <USB_SetDevSpeed>
 8004d60:	e003      	b.n	8004d6a <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d62:	2103      	movs	r1, #3
 8004d64:	4620      	mov	r0, r4
 8004d66:	f7ff ffb5 	bl	8004cd4 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d6a:	2110      	movs	r1, #16
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	f7ff ff69 	bl	8004c44 <USB_FlushTxFifo>
 8004d72:	4605      	mov	r5, r0
 8004d74:	b100      	cbz	r0, 8004d78 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8004d76:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f7ff ff88 	bl	8004c8e <USB_FlushRxFifo>
 8004d7e:	b100      	cbz	r0, 8004d82 <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 8004d80:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8004d82:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8004d86:	2300      	movs	r3, #0
 8004d88:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004d8c:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004d90:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d94:	e00d      	b.n	8004db2 <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d9a:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8004d9e:	e002      	b.n	8004da6 <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8004da0:	2000      	movs	r0, #0
 8004da2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004da6:	2200      	movs	r2, #0
 8004da8:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004daa:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8004dae:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004db0:	3301      	adds	r3, #1
 8004db2:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8004db6:	4299      	cmp	r1, r3
 8004db8:	d90e      	bls.n	8004dd8 <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004dba:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8004dbe:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8004dc2:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	daea      	bge.n	8004da0 <USB_DevInit+0xbc>
      if (i == 0U)
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1e3      	bne.n	8004d96 <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004dce:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8004dd2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8004dd6:	e7e6      	b.n	8004da6 <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004dd8:	2300      	movs	r3, #0
 8004dda:	e00a      	b.n	8004df2 <USB_DevInit+0x10e>
      if (i == 0U)
 8004ddc:	b1bb      	cbz	r3, 8004e0e <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004dde:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8004de2:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004de6:	2200      	movs	r2, #0
 8004de8:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004dea:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8004dee:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004df0:	3301      	adds	r3, #1
 8004df2:	4299      	cmp	r1, r3
 8004df4:	d910      	bls.n	8004e18 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004df6:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8004dfa:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8004dfe:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8004e02:	2f00      	cmp	r7, #0
 8004e04:	dbea      	blt.n	8004ddc <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004e06:	2700      	movs	r7, #0
 8004e08:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8004e0c:	e7eb      	b.n	8004de6 <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e0e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8004e12:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8004e16:	e7e6      	b.n	8004de6 <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004e18:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8004e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e20:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004e28:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8004e2c:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8004e2e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8004e32:	b91b      	cbnz	r3, 8004e3c <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e34:	69a3      	ldr	r3, [r4, #24]
 8004e36:	f043 0310 	orr.w	r3, r3, #16
 8004e3a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004e3c:	69a2      	ldr	r2, [r4, #24]
 8004e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e6c <USB_DevInit+0x188>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8004e44:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8004e48:	b11b      	cbz	r3, 8004e52 <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004e4a:	69a3      	ldr	r3, [r4, #24]
 8004e4c:	f043 0308 	orr.w	r3, r3, #8
 8004e50:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8004e52:	2e01      	cmp	r6, #1
 8004e54:	d004      	beq.n	8004e60 <USB_DevInit+0x17c>
}
 8004e56:	4628      	mov	r0, r5
 8004e58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004e5c:	b004      	add	sp, #16
 8004e5e:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004e60:	69a2      	ldr	r2, [r4, #24]
 8004e62:	4b03      	ldr	r3, [pc, #12]	@ (8004e70 <USB_DevInit+0x18c>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	61a3      	str	r3, [r4, #24]
 8004e68:	e7f5      	b.n	8004e56 <USB_DevInit+0x172>
 8004e6a:	bf00      	nop
 8004e6c:	803c3800 	.word	0x803c3800
 8004e70:	40000004 	.word	0x40000004

08004e74 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004e74:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8004e78:	f023 0303 	bic.w	r3, r3, #3
 8004e7c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004e80:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8004e84:	f043 0302 	orr.w	r3, r3, #2
 8004e88:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8004e8c:	2000      	movs	r0, #0
 8004e8e:	4770      	bx	lr

08004e90 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8004e90:	6940      	ldr	r0, [r0, #20]
}
 8004e92:	f000 0001 	and.w	r0, r0, #1
 8004e96:	4770      	bx	lr

08004e98 <USB_SetCurrentMode>:
{
 8004e98:	b538      	push	{r3, r4, r5, lr}
 8004e9a:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e9c:	68c3      	ldr	r3, [r0, #12]
 8004e9e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004ea2:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8004ea4:	2901      	cmp	r1, #1
 8004ea6:	d013      	beq.n	8004ed0 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8004ea8:	bb19      	cbnz	r1, 8004ef2 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004eaa:	68c3      	ldr	r3, [r0, #12]
 8004eac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004eb0:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8004eb2:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8004eb4:	200a      	movs	r0, #10
 8004eb6:	f7fb fe2d 	bl	8000b14 <HAL_Delay>
      ms += 10U;
 8004eba:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ebc:	4628      	mov	r0, r5
 8004ebe:	f7ff ffe7 	bl	8004e90 <USB_GetMode>
 8004ec2:	b108      	cbz	r0, 8004ec8 <USB_SetCurrentMode+0x30>
 8004ec4:	2cc7      	cmp	r4, #199	@ 0xc7
 8004ec6:	d9f5      	bls.n	8004eb4 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004ec8:	2cc8      	cmp	r4, #200	@ 0xc8
 8004eca:	d014      	beq.n	8004ef6 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8004ecc:	2000      	movs	r0, #0
}
 8004ece:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004ed0:	68c3      	ldr	r3, [r0, #12]
 8004ed2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004ed6:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8004ed8:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8004eda:	200a      	movs	r0, #10
 8004edc:	f7fb fe1a 	bl	8000b14 <HAL_Delay>
      ms += 10U;
 8004ee0:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	f7ff ffd4 	bl	8004e90 <USB_GetMode>
 8004ee8:	2801      	cmp	r0, #1
 8004eea:	d0ed      	beq.n	8004ec8 <USB_SetCurrentMode+0x30>
 8004eec:	2cc7      	cmp	r4, #199	@ 0xc7
 8004eee:	d9f4      	bls.n	8004eda <USB_SetCurrentMode+0x42>
 8004ef0:	e7ea      	b.n	8004ec8 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	e7eb      	b.n	8004ece <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8004ef6:	2001      	movs	r0, #1
 8004ef8:	e7e9      	b.n	8004ece <USB_SetCurrentMode+0x36>
	...

08004efc <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004efc:	4a31      	ldr	r2, [pc, #196]	@ (8004fc4 <SystemInit+0xc8>)
 8004efe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004f02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004fc8 <SystemInit+0xcc>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	2b06      	cmp	r3, #6
 8004f14:	d806      	bhi.n	8004f24 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f16:	4a2c      	ldr	r2, [pc, #176]	@ (8004fc8 <SystemInit+0xcc>)
 8004f18:	6813      	ldr	r3, [r2, #0]
 8004f1a:	f023 030f 	bic.w	r3, r3, #15
 8004f1e:	f043 0307 	orr.w	r3, r3, #7
 8004f22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004f24:	4b29      	ldr	r3, [pc, #164]	@ (8004fcc <SystemInit+0xd0>)
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	f042 0201 	orr.w	r2, r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004f2e:	2200      	movs	r2, #0
 8004f30:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004f32:	6819      	ldr	r1, [r3, #0]
 8004f34:	4a26      	ldr	r2, [pc, #152]	@ (8004fd0 <SystemInit+0xd4>)
 8004f36:	400a      	ands	r2, r1
 8004f38:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f3a:	4b23      	ldr	r3, [pc, #140]	@ (8004fc8 <SystemInit+0xcc>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f013 0f08 	tst.w	r3, #8
 8004f42:	d006      	beq.n	8004f52 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f44:	4a20      	ldr	r2, [pc, #128]	@ (8004fc8 <SystemInit+0xcc>)
 8004f46:	6813      	ldr	r3, [r2, #0]
 8004f48:	f023 030f 	bic.w	r3, r3, #15
 8004f4c:	f043 0307 	orr.w	r3, r3, #7
 8004f50:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004f52:	4b1e      	ldr	r3, [pc, #120]	@ (8004fcc <SystemInit+0xd0>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004f58:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004f5a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004f5c:	491d      	ldr	r1, [pc, #116]	@ (8004fd4 <SystemInit+0xd8>)
 8004f5e:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004f60:	491d      	ldr	r1, [pc, #116]	@ (8004fd8 <SystemInit+0xdc>)
 8004f62:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004f64:	491d      	ldr	r1, [pc, #116]	@ (8004fdc <SystemInit+0xe0>)
 8004f66:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004f68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004f6a:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004f6c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004f6e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004f70:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f72:	6819      	ldr	r1, [r3, #0]
 8004f74:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8004f78:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004f7a:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004f7c:	4b18      	ldr	r3, [pc, #96]	@ (8004fe0 <SystemInit+0xe4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f36f 030f 	bfc	r3, #0, #16
 8004f84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f88:	d203      	bcs.n	8004f92 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004f8a:	4b16      	ldr	r3, [pc, #88]	@ (8004fe4 <SystemInit+0xe8>)
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004f92:	4b0e      	ldr	r3, [pc, #56]	@ (8004fcc <SystemInit+0xd0>)
 8004f94:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f98:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004f9c:	d110      	bne.n	8004fc0 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <SystemInit+0xd0>)
 8004fa0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004fa4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fa8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004fac:	4a0e      	ldr	r2, [pc, #56]	@ (8004fe8 <SystemInit+0xec>)
 8004fae:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8004fb2:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004fb4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004fb8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004fbc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	e000ed00 	.word	0xe000ed00
 8004fc8:	52002000 	.word	0x52002000
 8004fcc:	58024400 	.word	0x58024400
 8004fd0:	eaf6ed7f 	.word	0xeaf6ed7f
 8004fd4:	02020200 	.word	0x02020200
 8004fd8:	01ff0000 	.word	0x01ff0000
 8004fdc:	01010280 	.word	0x01010280
 8004fe0:	5c001000 	.word	0x5c001000
 8004fe4:	51008000 	.word	0x51008000
 8004fe8:	52004000 	.word	0x52004000

08004fec <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004fec:	4a05      	ldr	r2, [pc, #20]	@ (8005004 <ExitRun0Mode+0x18>)
 8004fee:	68d3      	ldr	r3, [r2, #12]
 8004ff0:	f043 0302 	orr.w	r3, r3, #2
 8004ff4:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004ff6:	4b03      	ldr	r3, [pc, #12]	@ (8005004 <ExitRun0Mode+0x18>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004ffe:	d0fa      	beq.n	8004ff6 <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	58024800 	.word	0x58024800

08005008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005008:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005044 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800500c:	f7ff ffee 	bl	8004fec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005010:	f7ff ff74 	bl	8004efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005014:	480c      	ldr	r0, [pc, #48]	@ (8005048 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005016:	490d      	ldr	r1, [pc, #52]	@ (800504c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005018:	4a0d      	ldr	r2, [pc, #52]	@ (8005050 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800501a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800501c:	e002      	b.n	8005024 <LoopCopyDataInit>

0800501e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800501e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005022:	3304      	adds	r3, #4

08005024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005028:	d3f9      	bcc.n	800501e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800502a:	4a0a      	ldr	r2, [pc, #40]	@ (8005054 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800502c:	4c0a      	ldr	r4, [pc, #40]	@ (8005058 <LoopFillZerobss+0x22>)
  movs r3, #0
 800502e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005030:	e001      	b.n	8005036 <LoopFillZerobss>

08005032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005034:	3204      	adds	r2, #4

08005036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005038:	d3fb      	bcc.n	8005032 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800503a:	f000 f819 	bl	8005070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800503e:	f7fb fcb1 	bl	80009a4 <main>
  bx  lr
 8005042:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005044:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800504c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8005050:	08005478 	.word	0x08005478
  ldr r2, =_sbss
 8005054:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8005058:	200009f0 	.word	0x200009f0

0800505c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800505c:	e7fe      	b.n	800505c <ADC3_IRQHandler>

0800505e <memset>:
 800505e:	4402      	add	r2, r0
 8005060:	4603      	mov	r3, r0
 8005062:	4293      	cmp	r3, r2
 8005064:	d100      	bne.n	8005068 <memset+0xa>
 8005066:	4770      	bx	lr
 8005068:	f803 1b01 	strb.w	r1, [r3], #1
 800506c:	e7f9      	b.n	8005062 <memset+0x4>
	...

08005070 <__libc_init_array>:
 8005070:	b570      	push	{r4, r5, r6, lr}
 8005072:	4b0d      	ldr	r3, [pc, #52]	@ (80050a8 <__libc_init_array+0x38>)
 8005074:	4d0d      	ldr	r5, [pc, #52]	@ (80050ac <__libc_init_array+0x3c>)
 8005076:	1b5b      	subs	r3, r3, r5
 8005078:	109c      	asrs	r4, r3, #2
 800507a:	2600      	movs	r6, #0
 800507c:	42a6      	cmp	r6, r4
 800507e:	d109      	bne.n	8005094 <__libc_init_array+0x24>
 8005080:	f000 f9a4 	bl	80053cc <_init>
 8005084:	4d0a      	ldr	r5, [pc, #40]	@ (80050b0 <__libc_init_array+0x40>)
 8005086:	4b0b      	ldr	r3, [pc, #44]	@ (80050b4 <__libc_init_array+0x44>)
 8005088:	1b5b      	subs	r3, r3, r5
 800508a:	109c      	asrs	r4, r3, #2
 800508c:	2600      	movs	r6, #0
 800508e:	42a6      	cmp	r6, r4
 8005090:	d105      	bne.n	800509e <__libc_init_array+0x2e>
 8005092:	bd70      	pop	{r4, r5, r6, pc}
 8005094:	f855 3b04 	ldr.w	r3, [r5], #4
 8005098:	4798      	blx	r3
 800509a:	3601      	adds	r6, #1
 800509c:	e7ee      	b.n	800507c <__libc_init_array+0xc>
 800509e:	f855 3b04 	ldr.w	r3, [r5], #4
 80050a2:	4798      	blx	r3
 80050a4:	3601      	adds	r6, #1
 80050a6:	e7f2      	b.n	800508e <__libc_init_array+0x1e>
 80050a8:	08005470 	.word	0x08005470
 80050ac:	08005470 	.word	0x08005470
 80050b0:	08005470 	.word	0x08005470
 80050b4:	08005474 	.word	0x08005474

080050b8 <memcpy>:
 80050b8:	440a      	add	r2, r1
 80050ba:	4291      	cmp	r1, r2
 80050bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80050c0:	d100      	bne.n	80050c4 <memcpy+0xc>
 80050c2:	4770      	bx	lr
 80050c4:	b510      	push	{r4, lr}
 80050c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050ce:	4291      	cmp	r1, r2
 80050d0:	d1f9      	bne.n	80050c6 <memcpy+0xe>
 80050d2:	bd10      	pop	{r4, pc}

080050d4 <__udivmoddi4>:
 80050d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050d8:	9d08      	ldr	r5, [sp, #32]
 80050da:	460f      	mov	r7, r1
 80050dc:	4604      	mov	r4, r0
 80050de:	468c      	mov	ip, r1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d148      	bne.n	8005176 <__udivmoddi4+0xa2>
 80050e4:	428a      	cmp	r2, r1
 80050e6:	4616      	mov	r6, r2
 80050e8:	d961      	bls.n	80051ae <__udivmoddi4+0xda>
 80050ea:	fab2 f382 	clz	r3, r2
 80050ee:	b14b      	cbz	r3, 8005104 <__udivmoddi4+0x30>
 80050f0:	f1c3 0220 	rsb	r2, r3, #32
 80050f4:	fa01 fc03 	lsl.w	ip, r1, r3
 80050f8:	fa20 f202 	lsr.w	r2, r0, r2
 80050fc:	409e      	lsls	r6, r3
 80050fe:	ea42 0c0c 	orr.w	ip, r2, ip
 8005102:	409c      	lsls	r4, r3
 8005104:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8005108:	b2b7      	uxth	r7, r6
 800510a:	fbbc f1fe 	udiv	r1, ip, lr
 800510e:	0c22      	lsrs	r2, r4, #16
 8005110:	fb0e cc11 	mls	ip, lr, r1, ip
 8005114:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8005118:	fb01 f007 	mul.w	r0, r1, r7
 800511c:	4290      	cmp	r0, r2
 800511e:	d909      	bls.n	8005134 <__udivmoddi4+0x60>
 8005120:	18b2      	adds	r2, r6, r2
 8005122:	f101 3cff 	add.w	ip, r1, #4294967295
 8005126:	f080 80ee 	bcs.w	8005306 <__udivmoddi4+0x232>
 800512a:	4290      	cmp	r0, r2
 800512c:	f240 80eb 	bls.w	8005306 <__udivmoddi4+0x232>
 8005130:	3902      	subs	r1, #2
 8005132:	4432      	add	r2, r6
 8005134:	1a12      	subs	r2, r2, r0
 8005136:	b2a4      	uxth	r4, r4
 8005138:	fbb2 f0fe 	udiv	r0, r2, lr
 800513c:	fb0e 2210 	mls	r2, lr, r0, r2
 8005140:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005144:	fb00 f707 	mul.w	r7, r0, r7
 8005148:	42a7      	cmp	r7, r4
 800514a:	d909      	bls.n	8005160 <__udivmoddi4+0x8c>
 800514c:	1934      	adds	r4, r6, r4
 800514e:	f100 32ff 	add.w	r2, r0, #4294967295
 8005152:	f080 80da 	bcs.w	800530a <__udivmoddi4+0x236>
 8005156:	42a7      	cmp	r7, r4
 8005158:	f240 80d7 	bls.w	800530a <__udivmoddi4+0x236>
 800515c:	4434      	add	r4, r6
 800515e:	3802      	subs	r0, #2
 8005160:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8005164:	1be4      	subs	r4, r4, r7
 8005166:	2100      	movs	r1, #0
 8005168:	b11d      	cbz	r5, 8005172 <__udivmoddi4+0x9e>
 800516a:	40dc      	lsrs	r4, r3
 800516c:	2300      	movs	r3, #0
 800516e:	e9c5 4300 	strd	r4, r3, [r5]
 8005172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005176:	428b      	cmp	r3, r1
 8005178:	d906      	bls.n	8005188 <__udivmoddi4+0xb4>
 800517a:	b10d      	cbz	r5, 8005180 <__udivmoddi4+0xac>
 800517c:	e9c5 0100 	strd	r0, r1, [r5]
 8005180:	2100      	movs	r1, #0
 8005182:	4608      	mov	r0, r1
 8005184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005188:	fab3 f183 	clz	r1, r3
 800518c:	2900      	cmp	r1, #0
 800518e:	d148      	bne.n	8005222 <__udivmoddi4+0x14e>
 8005190:	42bb      	cmp	r3, r7
 8005192:	d302      	bcc.n	800519a <__udivmoddi4+0xc6>
 8005194:	4282      	cmp	r2, r0
 8005196:	f200 8107 	bhi.w	80053a8 <__udivmoddi4+0x2d4>
 800519a:	1a84      	subs	r4, r0, r2
 800519c:	eb67 0203 	sbc.w	r2, r7, r3
 80051a0:	2001      	movs	r0, #1
 80051a2:	4694      	mov	ip, r2
 80051a4:	2d00      	cmp	r5, #0
 80051a6:	d0e4      	beq.n	8005172 <__udivmoddi4+0x9e>
 80051a8:	e9c5 4c00 	strd	r4, ip, [r5]
 80051ac:	e7e1      	b.n	8005172 <__udivmoddi4+0x9e>
 80051ae:	2a00      	cmp	r2, #0
 80051b0:	f000 8092 	beq.w	80052d8 <__udivmoddi4+0x204>
 80051b4:	fab2 f382 	clz	r3, r2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f040 80a8 	bne.w	800530e <__udivmoddi4+0x23a>
 80051be:	1a8a      	subs	r2, r1, r2
 80051c0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80051c4:	fa1f fc86 	uxth.w	ip, r6
 80051c8:	2101      	movs	r1, #1
 80051ca:	0c20      	lsrs	r0, r4, #16
 80051cc:	fbb2 f7fe 	udiv	r7, r2, lr
 80051d0:	fb0e 2217 	mls	r2, lr, r7, r2
 80051d4:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80051d8:	fb0c f007 	mul.w	r0, ip, r7
 80051dc:	4290      	cmp	r0, r2
 80051de:	d907      	bls.n	80051f0 <__udivmoddi4+0x11c>
 80051e0:	18b2      	adds	r2, r6, r2
 80051e2:	f107 38ff 	add.w	r8, r7, #4294967295
 80051e6:	d202      	bcs.n	80051ee <__udivmoddi4+0x11a>
 80051e8:	4290      	cmp	r0, r2
 80051ea:	f200 80e2 	bhi.w	80053b2 <__udivmoddi4+0x2de>
 80051ee:	4647      	mov	r7, r8
 80051f0:	1a12      	subs	r2, r2, r0
 80051f2:	b2a4      	uxth	r4, r4
 80051f4:	fbb2 f0fe 	udiv	r0, r2, lr
 80051f8:	fb0e 2210 	mls	r2, lr, r0, r2
 80051fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005200:	fb0c fc00 	mul.w	ip, ip, r0
 8005204:	45a4      	cmp	ip, r4
 8005206:	d907      	bls.n	8005218 <__udivmoddi4+0x144>
 8005208:	1934      	adds	r4, r6, r4
 800520a:	f100 32ff 	add.w	r2, r0, #4294967295
 800520e:	d202      	bcs.n	8005216 <__udivmoddi4+0x142>
 8005210:	45a4      	cmp	ip, r4
 8005212:	f200 80cb 	bhi.w	80053ac <__udivmoddi4+0x2d8>
 8005216:	4610      	mov	r0, r2
 8005218:	eba4 040c 	sub.w	r4, r4, ip
 800521c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8005220:	e7a2      	b.n	8005168 <__udivmoddi4+0x94>
 8005222:	f1c1 0620 	rsb	r6, r1, #32
 8005226:	408b      	lsls	r3, r1
 8005228:	fa22 fc06 	lsr.w	ip, r2, r6
 800522c:	ea4c 0c03 	orr.w	ip, ip, r3
 8005230:	fa07 f401 	lsl.w	r4, r7, r1
 8005234:	fa20 f306 	lsr.w	r3, r0, r6
 8005238:	40f7      	lsrs	r7, r6
 800523a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800523e:	4323      	orrs	r3, r4
 8005240:	fa00 f801 	lsl.w	r8, r0, r1
 8005244:	fa1f fe8c 	uxth.w	lr, ip
 8005248:	fbb7 f0f9 	udiv	r0, r7, r9
 800524c:	0c1c      	lsrs	r4, r3, #16
 800524e:	fb09 7710 	mls	r7, r9, r0, r7
 8005252:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8005256:	fb00 f70e 	mul.w	r7, r0, lr
 800525a:	42a7      	cmp	r7, r4
 800525c:	fa02 f201 	lsl.w	r2, r2, r1
 8005260:	d90a      	bls.n	8005278 <__udivmoddi4+0x1a4>
 8005262:	eb1c 0404 	adds.w	r4, ip, r4
 8005266:	f100 3aff 	add.w	sl, r0, #4294967295
 800526a:	f080 809b 	bcs.w	80053a4 <__udivmoddi4+0x2d0>
 800526e:	42a7      	cmp	r7, r4
 8005270:	f240 8098 	bls.w	80053a4 <__udivmoddi4+0x2d0>
 8005274:	3802      	subs	r0, #2
 8005276:	4464      	add	r4, ip
 8005278:	1be4      	subs	r4, r4, r7
 800527a:	b29f      	uxth	r7, r3
 800527c:	fbb4 f3f9 	udiv	r3, r4, r9
 8005280:	fb09 4413 	mls	r4, r9, r3, r4
 8005284:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8005288:	fb03 fe0e 	mul.w	lr, r3, lr
 800528c:	45a6      	cmp	lr, r4
 800528e:	d909      	bls.n	80052a4 <__udivmoddi4+0x1d0>
 8005290:	eb1c 0404 	adds.w	r4, ip, r4
 8005294:	f103 37ff 	add.w	r7, r3, #4294967295
 8005298:	f080 8082 	bcs.w	80053a0 <__udivmoddi4+0x2cc>
 800529c:	45a6      	cmp	lr, r4
 800529e:	d97f      	bls.n	80053a0 <__udivmoddi4+0x2cc>
 80052a0:	3b02      	subs	r3, #2
 80052a2:	4464      	add	r4, ip
 80052a4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80052a8:	eba4 040e 	sub.w	r4, r4, lr
 80052ac:	fba0 e702 	umull	lr, r7, r0, r2
 80052b0:	42bc      	cmp	r4, r7
 80052b2:	4673      	mov	r3, lr
 80052b4:	46b9      	mov	r9, r7
 80052b6:	d363      	bcc.n	8005380 <__udivmoddi4+0x2ac>
 80052b8:	d060      	beq.n	800537c <__udivmoddi4+0x2a8>
 80052ba:	b15d      	cbz	r5, 80052d4 <__udivmoddi4+0x200>
 80052bc:	ebb8 0203 	subs.w	r2, r8, r3
 80052c0:	eb64 0409 	sbc.w	r4, r4, r9
 80052c4:	fa04 f606 	lsl.w	r6, r4, r6
 80052c8:	fa22 f301 	lsr.w	r3, r2, r1
 80052cc:	431e      	orrs	r6, r3
 80052ce:	40cc      	lsrs	r4, r1
 80052d0:	e9c5 6400 	strd	r6, r4, [r5]
 80052d4:	2100      	movs	r1, #0
 80052d6:	e74c      	b.n	8005172 <__udivmoddi4+0x9e>
 80052d8:	0862      	lsrs	r2, r4, #1
 80052da:	0848      	lsrs	r0, r1, #1
 80052dc:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 80052e0:	0c0b      	lsrs	r3, r1, #16
 80052e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80052e6:	b28a      	uxth	r2, r1
 80052e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052ec:	fbb3 f1f6 	udiv	r1, r3, r6
 80052f0:	07e4      	lsls	r4, r4, #31
 80052f2:	46b4      	mov	ip, r6
 80052f4:	4637      	mov	r7, r6
 80052f6:	46b6      	mov	lr, r6
 80052f8:	231f      	movs	r3, #31
 80052fa:	fbb0 f0f6 	udiv	r0, r0, r6
 80052fe:	1bd2      	subs	r2, r2, r7
 8005300:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005304:	e761      	b.n	80051ca <__udivmoddi4+0xf6>
 8005306:	4661      	mov	r1, ip
 8005308:	e714      	b.n	8005134 <__udivmoddi4+0x60>
 800530a:	4610      	mov	r0, r2
 800530c:	e728      	b.n	8005160 <__udivmoddi4+0x8c>
 800530e:	f1c3 0120 	rsb	r1, r3, #32
 8005312:	fa20 f201 	lsr.w	r2, r0, r1
 8005316:	409e      	lsls	r6, r3
 8005318:	fa27 f101 	lsr.w	r1, r7, r1
 800531c:	409f      	lsls	r7, r3
 800531e:	433a      	orrs	r2, r7
 8005320:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8005324:	fa1f fc86 	uxth.w	ip, r6
 8005328:	fbb1 f7fe 	udiv	r7, r1, lr
 800532c:	fb0e 1017 	mls	r0, lr, r7, r1
 8005330:	0c11      	lsrs	r1, r2, #16
 8005332:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005336:	fb07 f80c 	mul.w	r8, r7, ip
 800533a:	4588      	cmp	r8, r1
 800533c:	fa04 f403 	lsl.w	r4, r4, r3
 8005340:	d93a      	bls.n	80053b8 <__udivmoddi4+0x2e4>
 8005342:	1871      	adds	r1, r6, r1
 8005344:	f107 30ff 	add.w	r0, r7, #4294967295
 8005348:	d201      	bcs.n	800534e <__udivmoddi4+0x27a>
 800534a:	4588      	cmp	r8, r1
 800534c:	d81f      	bhi.n	800538e <__udivmoddi4+0x2ba>
 800534e:	eba1 0108 	sub.w	r1, r1, r8
 8005352:	fbb1 f8fe 	udiv	r8, r1, lr
 8005356:	fb08 f70c 	mul.w	r7, r8, ip
 800535a:	fb0e 1118 	mls	r1, lr, r8, r1
 800535e:	b292      	uxth	r2, r2
 8005360:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005364:	42ba      	cmp	r2, r7
 8005366:	d22f      	bcs.n	80053c8 <__udivmoddi4+0x2f4>
 8005368:	18b2      	adds	r2, r6, r2
 800536a:	f108 31ff 	add.w	r1, r8, #4294967295
 800536e:	d2c6      	bcs.n	80052fe <__udivmoddi4+0x22a>
 8005370:	42ba      	cmp	r2, r7
 8005372:	d2c4      	bcs.n	80052fe <__udivmoddi4+0x22a>
 8005374:	f1a8 0102 	sub.w	r1, r8, #2
 8005378:	4432      	add	r2, r6
 800537a:	e7c0      	b.n	80052fe <__udivmoddi4+0x22a>
 800537c:	45f0      	cmp	r8, lr
 800537e:	d29c      	bcs.n	80052ba <__udivmoddi4+0x1e6>
 8005380:	ebbe 0302 	subs.w	r3, lr, r2
 8005384:	eb67 070c 	sbc.w	r7, r7, ip
 8005388:	3801      	subs	r0, #1
 800538a:	46b9      	mov	r9, r7
 800538c:	e795      	b.n	80052ba <__udivmoddi4+0x1e6>
 800538e:	eba6 0808 	sub.w	r8, r6, r8
 8005392:	4441      	add	r1, r8
 8005394:	1eb8      	subs	r0, r7, #2
 8005396:	fbb1 f8fe 	udiv	r8, r1, lr
 800539a:	fb08 f70c 	mul.w	r7, r8, ip
 800539e:	e7dc      	b.n	800535a <__udivmoddi4+0x286>
 80053a0:	463b      	mov	r3, r7
 80053a2:	e77f      	b.n	80052a4 <__udivmoddi4+0x1d0>
 80053a4:	4650      	mov	r0, sl
 80053a6:	e767      	b.n	8005278 <__udivmoddi4+0x1a4>
 80053a8:	4608      	mov	r0, r1
 80053aa:	e6fb      	b.n	80051a4 <__udivmoddi4+0xd0>
 80053ac:	4434      	add	r4, r6
 80053ae:	3802      	subs	r0, #2
 80053b0:	e732      	b.n	8005218 <__udivmoddi4+0x144>
 80053b2:	3f02      	subs	r7, #2
 80053b4:	4432      	add	r2, r6
 80053b6:	e71b      	b.n	80051f0 <__udivmoddi4+0x11c>
 80053b8:	eba1 0108 	sub.w	r1, r1, r8
 80053bc:	4638      	mov	r0, r7
 80053be:	fbb1 f8fe 	udiv	r8, r1, lr
 80053c2:	fb08 f70c 	mul.w	r7, r8, ip
 80053c6:	e7c8      	b.n	800535a <__udivmoddi4+0x286>
 80053c8:	4641      	mov	r1, r8
 80053ca:	e798      	b.n	80052fe <__udivmoddi4+0x22a>

080053cc <_init>:
 80053cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ce:	bf00      	nop
 80053d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d2:	bc08      	pop	{r3}
 80053d4:	469e      	mov	lr, r3
 80053d6:	4770      	bx	lr

080053d8 <_fini>:
 80053d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053da:	bf00      	nop
 80053dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053de:	bc08      	pop	{r3}
 80053e0:	469e      	mov	lr, r3
 80053e2:	4770      	bx	lr
