# sarsaRISCV Processor in iVerilog

This is a basic RISC-V processor implemented in iVerilog, as part of the course project for the Spring 25' course "Intro. to Processor Architecture" at IIIT Hyderabad.

Team Name - Tervis Scoot

Team Members - Siddarth G, Varun S, M. Samartha

test_program_4.txt contains instructions for checking arithmetic, logical, sd, ld, beq basic checking (18 instr)
test_program_5.txt contains instructions for checking vector addition (34 instr)