
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x00009f40 vaddr 0x08009f40 paddr 0x08009f40 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a180 memsz 0x0000a180 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a180 align 2**15
         filesz 0x00000584 memsz 0x000005d8 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006f40  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  08009f40  08009f40  00009f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000238  08009f48  08009f48  00009f48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000584  20000000  0800a180  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000054  20000584  0800a704  00010584  2**2
                  ALLOC
  5 .debug_info   000026db  00000000  00000000  00010584  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d35  00000000  00000000  00012c5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000001a0  00000000  00000000  00013998  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a39  00000000  00000000  00013b38  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000879  00000000  00000000  00014571  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  00014dea  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00014e1a  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000d80  00000000  00000000  00014e4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000006c2  00000000  00000000  00015bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000080  00000000  00000000  0001628e  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
08009f40 l    d  .ARM.exidx	00000000 .ARM.exidx
08009f48 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000584 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
00000000 l    df *ABS*	00000000 adc.c
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
20000584 l       .bss	00000000 .LANCHOR0
20000000 l       .data	00000000 .LANCHOR1
20000588 l     O .bss	00000004 newSpeed.4920
00000000 l    df *ABS*	00000000 motor.c
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 runtime.c
20000590 l       .bss	00000000 .LANCHOR0
20000590 l     O .bss	00000004 heap.4903
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000008 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
08009f4c l       .rodata	00000000 .LANCHOR0
08009f4c l     O .rodata	00000010 blanks.6752
08009f5c l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005350 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f8 l       .data	00000000 .LANCHOR0
200000f8 l     O .data	00000020 lc_ctype_charset
2000011c l     O .data	00000020 lc_message_charset
2000013c l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000174 l       .data	00000000 .LANCHOR0
200005a0 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
08009f70 l       .rodata	00000000 .LANCHOR0
08009f70 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a098 l       .rodata	00000000 .LANCHOR0
0800a098 l     O .rodata	00000010 blanks.6696
0800a0a8 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08008cb0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
080031b0 g     F .text	00000006 __set_PRIMASK
080073f0 g     F .text	00000034 _mprec_log10
0800746c g     F .text	0000005e __any_on
0800a048 g     O .rodata	00000028 __mprec_tinytens
08009794 g     F .text	00000012 .hidden __aeabi_dcmple
08008bbc g     F .text	0000001a cleanup_glue
080098bc g     F .text	00000030 .hidden __gnu_uldivmod_helper
0800321c g     F .text	00000026 Key_Poll_Init
080096d0 g     F .text	0000007a .hidden __cmpdf2
080034a0 g     F .text	0000006a executeAutomatic
080096d0 g     F .text	0000007a .hidden __eqdf2
08003800 g     F .text	0000003c Motor_Stop
080098ec g     F .text	00000352 .hidden __divdi3
08009240 g     F .text	0000005a .hidden __floatdidf
08003e7c g     F .text	0000001a vsprintf
08006428 g     F .text	00000052 _setlocale_r
08006b90 g     F .text	00000002 __malloc_unlock
080031b8 g     F .text	00000006 __get_FAULTMASK
080031d8 g     F .text	00000004 __REV
08003244 g     F .text	00000014 Key_Check_Input
080037c4 g     F .text	0000003c Motor_Reverse
08008660 g     F .text	000000ce memmove
080030ec g     F .text	00000022 Adc_Get_Status
08006b94 g     F .text	0000006c _Balloc
080096c0 g     F .text	0000008a .hidden __gtdf2
08003214 g     F .text	00000006 __STREXW
080031fc g     F .text	00000006 __LDREXW
200005d4 g     O .bss	00000004 errno
0800975c g     F .text	00000010 .hidden __aeabi_cdcmple
08003a74 g     F .text	0000000c SysTick_Get_Load_Time
0800350c g     F .text	00000248 Main
08003a90 g     F .text	0000003e TIM2_Stopwatch_Start
08006ae4 g     F .text	000000a6 memcpy
0800974c g     F .text	00000020 .hidden __aeabi_cdrcmple
08003314 g     F .text	0000001c LED_Display
08003e98 g     F .text	000014b4 _svfprintf_r
080091d0 g     F .text	00000022 .hidden __floatsidf
080096c8 g     F .text	00000082 .hidden __ltdf2
08003344 g     F .text	00000012 LED_All_Off
08009860 g     F .text	00000000 .hidden __aeabi_uldivmod
080074cc g     F .text	00000050 __fpclassifyd
08007390 g     F .text	0000005e __ratio
080031e4 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
080064c4 g     F .text	00000010 malloc
08008cb0 g     F .text	0000025c .hidden __udivsi3
08009f80 g     O .rodata	000000c8 __mprec_tens
080031c0 g     F .text	00000006 __set_FAULTMASK
0800647c g     F .text	0000000a __locale_charset
08009820 g     F .text	00000040 .hidden __fixunsdfsi
200005a0 g     O .bss	00000004 __malloc_top_pad
20000118 g     O .data	00000004 __mb_cur_max
080091b0 g     F .text	0000001e .hidden __aeabi_ui2d
080064a0 g     F .text	00000008 _localeconv_r
08006df0 g     F .text	00000012 __i2b
08008f2c g     F .text	00000000 .hidden __aeabi_drsub
0800751c g     F .text	00000026 _sbrk_r
080032e4 g     F .text	0000002e LED_Init
08003974 g     F .text	00000052 control_motor
080038d8 g     F .text	00000022 TIM3_Out_Stop
08009780 g     F .text	00000012 .hidden __aeabi_dcmplt
08003120 g     F .text	00000058 Clock_Init
08003430 g     F .text	0000006e executeLightControl
200005cc g     O .bss	00000004 __malloc_max_sbrked_mem
080091f4 g     F .text	0000003a .hidden __extendsfdf2
080094f0 g     F .text	000001d0 .hidden __aeabi_ddiv
08008f38 g     F .text	00000276 .hidden __adddf3
20000584 g       .data	00000000 __RW_LIMIT__
08003de8 g     F .text	00000060 Uart1_Printf
08007228 g     F .text	000000ac __b2d
0800929c g     F .text	00000254 .hidden __aeabi_dmul
080031c8 g     F .text	00000006 __get_CONTROL
08003110 g     F .text	00000010 Adc_Get_Data
08009f48 g     O .rodata	00000004 _global_impure_ptr
080087d0 g     F .text	000003ea _realloc_r
080038fc g     F .text	00000076 motor_pwm_init
08009c40 g     F .text	00000300 .hidden __udivdi3
0800a070 g     O .rodata	00000028 __mprec_bigtens
08006cc4 g     F .text	00000098 __s2b
080091b0 g     F .text	0000001e .hidden __floatunsidf
080039c8 g     F .text	00000044 _sbrk
080070b4 g     F .text	00000042 __mcmp
08003178 g     F .text	00000008 __get_PSP
08003180 g     F .text	00000006 __set_PSP
08008bd8 g     F .text	000000d6 _reclaim_reent
08006d5c g     F .text	0000003c __hi0bits
080097d0 g     F .text	0000004e .hidden __fixdfsi
08003c94 g     F .text	00000018 TIM4_Change_Value
2000058c g     O .bss	00000004 fanState
08003ad0 g     F .text	0000002c TIM2_Stopwatch_Stop
08008f38 g     F .text	00000276 .hidden __aeabi_dadd
080096c8 g     F .text	00000082 .hidden __ledf2
08006f44 g     F .text	000000b8 __pow5mult
08009230 g     F .text	0000006a .hidden __aeabi_ul2d
2000059c g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
08003008 g     F .text	00000000 __start
080031ec g     F .text	00000008 __LDREXB
080097bc g     F .text	00000012 .hidden __aeabi_dcmpgt
08006a54 g     F .text	00000090 memchr
080084c8 g     F .text	00000198 _free_r
08006488 g     F .text	0000000c __locale_mb_cur_max
080097a8 g     F .text	00000012 .hidden __aeabi_dcmpge
080031a8 g     F .text	00000006 __get_PRIMASK
20000598 g     O .bss	00000004 __mlocale_changed
08008f34 g     F .text	0000027a .hidden __aeabi_dsub
08003c50 g     F .text	00000020 TIM4_Check_Timeout
2000057c g     O .data	00000004 __malloc_sbrk_base
00000584 g       *ABS*	00000000 __RW_SIZE__
08009230 g     F .text	0000006a .hidden __floatundidf
08006ffc g     F .text	000000b6 __lshift
080077e0 g     F .text	00000104 __ssprint_r
0800a180 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003a10 g     F .text	00000048 SysTick_Run
080031e0 g     F .text	00000004 __REVSH
08006e04 g     F .text	00000140 __multiply
200005a4 g     O .bss	00000028 __malloc_current_mallinfo
080072d4 g     F .text	000000ba __d2b
080030d0 g     F .text	0000001a Adc_Stop
08003284 g     F .text	0000002e Key_Wait_Key_Released
080091d0 g     F .text	00000022 .hidden __aeabi_i2d
08009f48 g       .rodata	00000000 __RO_BASE__
08008f28  w    F .text	00000002 .hidden __aeabi_ldiv0
080094f0 g     F .text	000001d0 .hidden __divdf3
08007424 g     F .text	00000046 __copybits
20000174 g     O .data	00000408 __malloc_av_
0800929c g     F .text	00000254 .hidden __muldf3
08006b8c g     F .text	00000002 __malloc_lock
080083c0 g     F .text	00000062 _calloc_r
08003afc g     F .text	000000f0 TIM2_Delay
00000000  w      *UND*	00000000 __sf_fake_stdin
08008730 g     F .text	0000009e memset
200005d0 g     O .bss	00000004 __malloc_max_total_mem
08003048 g     F .text	0000006a Adc_Cds_Init
200005d4 g       .bss	00000000 __ZI_LIMIT__
08003788 g     F .text	0000003c Motor_Forward
08008cb0 g     F .text	00000000 .hidden __aeabi_uidiv
080031d0 g     F .text	00000006 __set_CONTROL
0800549c g     F .text	00000f8a _dtoa_r
080064e4 g     F .text	0000056e _malloc_r
08009240 g     F .text	0000005a .hidden __aeabi_l2d
08003da4 g     F .text	00000042 Uart1_Send_String
08003d68 g     F .text	0000003a Uart1_Send_Byte
08003258 g     F .text	0000002a Key_Get_Pressed
0800383c g     F .text	00000074 TIM3_Out_Init
08003330 g     F .text	00000012 LED_All_On
08008424 g     F .text	000000a2 _malloc_trim_r
08007544 g     F .text	00000000 strcmp
08003188 g     F .text	00000008 __get_MSP
0800a180 g       .rodata	00000000 __RO_LIMIT__
080096d0 g     F .text	0000007a .hidden __nedf2
20000594 g     O .bss	00000004 _PathLocale
08003e48 g     F .text	00000032 _vsprintf_r
080064a8 g     F .text	00000012 setlocale
080031dc g     F .text	00000004 __REV16
20000004 g     O .data	00000004 _impure_ptr
0800649c g     F .text	00000004 __locale_cjk_lang
080078e4 g     F .text	00000adc _svfiprintf_r
00000054 g       *ABS*	00000000 __ZI_SIZE__
20000000 g     O .data	00000004 speed
08003190 g     F .text	00000006 __set_MSP
080071e4 g     F .text	00000042 __ulp
08003a80 g     F .text	0000000e SysTick_Stop
08009820 g     F .text	00000040 .hidden __aeabi_d2uiz
20000584 g       .bss	00000000 __ZI_BASE__
080064bc g     F .text	00000008 localeconv
08008f0c g     F .text	0000001a .hidden __aeabi_uidivmod
080031a0 g     F .text	00000006 __set_BASEPRI
0800976c g     F .text	00000012 .hidden __aeabi_dcmpeq
08003c70 g     F .text	00000022 TIM4_Stop
080032b4 g     F .text	0000002e Key_Wait_Key_Pressed
08003cb0 g     F .text	000000b8 Uart1_Init
20000580 g     O .data	00000004 __malloc_trim_threshold
08006494 g     F .text	00000008 __locale_msgcharset
0800320c g     F .text	00000008 __STREXH
080070f8 g     F .text	000000ea __mdiff
080097d0 g     F .text	0000004e .hidden __aeabi_d2iz
080031f4 g     F .text	00000008 __LDREXH
20000584 g     O .bss	00000004 motorState
00000000  w      *UND*	00000000 __sf_fake_stdout
08008f28  w    F .text	00000002 .hidden __aeabi_idiv0
080030b4 g     F .text	0000001a Adc_Start
08003358 g     F .text	000000d6 executeUartControl
08003a68 g     F .text	0000000c SysTick_Get_Time
08007780 g     F .text	0000005e strlen
08003198 g     F .text	00000006 __get_BASEPRI
0800975c g     F .text	00000010 .hidden __aeabi_cdcmpeq
080096c0 g     F .text	0000008a .hidden __gedf2
08003bec g     F .text	00000062 TIM4_Repeat
0800988c g     F .text	00000030 .hidden __gnu_ldivmod_helper
080038b0 g     F .text	00000026 TIM3_Out_Freq_Generation
080091f4 g     F .text	0000003a .hidden __aeabi_f2d
08003754 g     F .text	00000032 Motor_Init
08003204 g     F .text	00000008 __STREXB
08008f34 g     F .text	0000027a .hidden __subdf3
08006d98 g     F .text	00000056 __lo0bits
08003a58 g     F .text	00000010 SysTick_Check_Timeout
080064d4 g     F .text	00000010 free
08006c38 g     F .text	0000008c __multadd
08006c00 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__start-0x8>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	08003009 	stmdaeq	r0, {r0, r3, ip, sp}

08003008 <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 8003008:	480b      	ldr	r0, [pc, #44]	; (8003038 <__start+0x30>)
	ldr		r1, =__RW_BASE__
 800300a:	490c      	ldr	r1, [pc, #48]	; (800303c <__start+0x34>)
	ldr		r3, =__ZI_BASE__
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <__start+0x38>)

	cmp		r0, r1
 800300e:	4288      	cmp	r0, r1
	beq		2f
 8003010:	d006      	beq.n	8003020 <__start+0x18>

1:
	cmp		r1, r3
 8003012:	4299      	cmp	r1, r3
	ittt	lo
 8003014:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 8003016:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 800301a:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 800301e:	e7f8      	bcc.n	8003012 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003020:	4908      	ldr	r1, [pc, #32]	; (8003044 <__start+0x3c>)
	mov		r2, #0x0
 8003022:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 8003026:	428b      	cmp	r3, r1
	itt		lo
 8003028:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800302a:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 800302e:	e7fa      	bcc.n	8003026 <__start+0x1e>

	.extern Main

	bl		Main
 8003030:	f000 fa6c 	bl	800350c <Main>

	b		.
 8003034:	e7fe      	b.n	8003034 <__start+0x2c>
 8003036:	a1800000 	orrge	r0, r0, r0
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 800303a:	00000800 	andeq	r0, r0, r0, lsl #16
	ldr		r1, =__RW_BASE__
 800303e:	05842000 	streq	r2, [r4]
	ldr		r3, =__ZI_BASE__
 8003042:	05d42000 	ldrbeq	r2, [r4]
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 8003046:	f44f2000 	vst4.8	{d18-d21}, [pc], r0

08003048 <Adc_Cds_Init>:
#include "device_driver.h"

void Adc_Cds_Init(void)
{
   Macro_Set_Bit(RCC->APB2ENR, 3);             // PB POWER ON
 8003048:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800304c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003050:	6993      	ldr	r3, [r2, #24]
   Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4);    // PB1(ADC-IN9) = Analog Input
 8003052:	f44f 6140 	mov.w	r1, #3072	; 0xc00
#include "device_driver.h"

void Adc_Cds_Init(void)
{
   Macro_Set_Bit(RCC->APB2ENR, 3);             // PB POWER ON
 8003056:	f043 0308 	orr.w	r3, r3, #8
 800305a:	6193      	str	r3, [r2, #24]
   Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4);    // PB1(ADC-IN9) = Analog Input
 800305c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003060:	6808      	ldr	r0, [r1, #0]

   Macro_Set_Bit(RCC->APB2ENR, 9);             // ADC1 POWER ON
   Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14);    // ADC1 CLOCK = 12MHz(PCLK2/6)

   Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27);    // Clock Configuration of CH5 = 239.5 Cycles
 8003062:	f44f 5310 	mov.w	r3, #9216	; 0x2400
#include "device_driver.h"

void Adc_Cds_Init(void)
{
   Macro_Set_Bit(RCC->APB2ENR, 3);             // PB POWER ON
   Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4);    // PB1(ADC-IN9) = Analog Input
 8003066:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 800306a:	6008      	str	r0, [r1, #0]

   Macro_Set_Bit(RCC->APB2ENR, 9);             // ADC1 POWER ON
 800306c:	6991      	ldr	r1, [r2, #24]
   Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14);    // ADC1 CLOCK = 12MHz(PCLK2/6)

   Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27);    // Clock Configuration of CH5 = 239.5 Cycles
 800306e:	f2c4 0301 	movt	r3, #16385	; 0x4001
void Adc_Cds_Init(void)
{
   Macro_Set_Bit(RCC->APB2ENR, 3);             // PB POWER ON
   Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4);    // PB1(ADC-IN9) = Analog Input

   Macro_Set_Bit(RCC->APB2ENR, 9);             // ADC1 POWER ON
 8003072:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003076:	6191      	str	r1, [r2, #24]
   Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14);    // ADC1 CLOCK = 12MHz(PCLK2/6)
 8003078:	6851      	ldr	r1, [r2, #4]
 800307a:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 800307e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8003082:	6051      	str	r1, [r2, #4]

   Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27);    // Clock Configuration of CH5 = 239.5 Cycles
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	f042 5260 	orr.w	r2, r2, #939524096	; 0x38000000
 800308a:	611a      	str	r2, [r3, #16]
   Macro_Write_Block(ADC1->SQR1, 0xF, 0x0, 20);    // Conversion Sequence No = 1
 800308c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800308e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003092:	62da      	str	r2, [r3, #44]	; 0x2c
   Macro_Write_Block(ADC1->SQR3, 0x1F, 9, 0);       // Sequence Channel of No 1 = CH9
 8003094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003096:	f022 021f 	bic.w	r2, r2, #31
 800309a:	f042 0209 	orr.w	r2, r2, #9
 800309e:	635a      	str	r2, [r3, #52]	; 0x34
   Macro_Write_Block(ADC1->CR2, 0x7, 0x7, 17);    // EXT Trigger = SW Trigger
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
 80030a6:	609a      	str	r2, [r3, #8]
   Macro_Set_Bit(ADC1->CR2, 0);                // ADC ON
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop

080030b4 <Adc_Start>:
}


void Adc_Start(void)
{
	Macro_Set_Bit(ADC1->CR2, 20); 					// EXT Trigger Start
 80030b4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80030c2:	609a      	str	r2, [r3, #8]
	Macro_Set_Bit(ADC1->CR2, 22); 					// ADC Start
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop

080030d0 <Adc_Stop>:
}

void Adc_Stop(void)
{
	Macro_Clear_Bit(ADC1->CR2, 22); 				// ADC Stop
 80030d0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80030de:	609a      	str	r2, [r3, #8]
	Macro_Clear_Bit(ADC1->CR2, 0); 					// ADC OFF
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop

080030ec <Adc_Get_Status>:
}

int Adc_Get_Status(void)
{
	int r = Macro_Check_Bit_Set(ADC1->SR, 1);
 80030ec:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	f3c0 0040 	ubfx	r0, r0, #1, #1

	if(r)
 80030fa:	b138      	cbz	r0, 800310c <Adc_Get_Status+0x20>
	{
		Macro_Clear_Bit(ADC1->SR, 1);
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	f022 0202 	bic.w	r2, r2, #2
 8003102:	601a      	str	r2, [r3, #0]
		Macro_Clear_Bit(ADC1->SR, 4);
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	f022 0210 	bic.w	r2, r2, #16
 800310a:	601a      	str	r2, [r3, #0]
	}

	return r;
}
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop

08003110 <Adc_Get_Data>:

int Adc_Get_Data(void)
{
	return Macro_Extract_Area(ADC1->DR, 0xFFF, 0);
 8003110:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003114:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003118:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 800311a:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800311e:	4770      	bx	lr

08003120 <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 8003120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003124:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003128:	2201      	movs	r2, #1
 800312a:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 800312c:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 800312e:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003132:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003136:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 800313a:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 800313c:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800313e:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003140:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 8003142:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003146:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003148:	680a      	ldr	r2, [r1, #0]
 800314a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800314e:	0192      	lsls	r2, r2, #6
 8003150:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003154:	d5f8      	bpl.n	8003148 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800315a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800315e:	6811      	ldr	r1, [r2, #0]
 8003160:	f021 0103 	bic.w	r1, r1, #3
 8003164:	f041 0102 	orr.w	r1, r1, #2
 8003168:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	f022 0203 	bic.w	r2, r2, #3
 8003170:	f042 0202 	orr.w	r2, r2, #2
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	4770      	bx	lr

08003178 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003178:	f3ef 8009 	mrs	r0, PSP
 800317c:	4600      	mov	r0, r0
 800317e:	4770      	bx	lr

08003180 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 8003180:	f380 8809 	msr	PSP, r0
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop

08003188 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003188:	f3ef 8008 	mrs	r0, MSP
 800318c:	4600      	mov	r0, r0
 800318e:	4770      	bx	lr

08003190 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 8003190:	f380 8808 	msr	MSP, r0
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop

08003198 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003198:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop

080031a0 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80031a0:	f380 8811 	msr	BASEPRI, r0
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop

080031a8 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031a8:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop

080031b0 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80031b0:	f380 8810 	msr	PRIMASK, r0
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop

080031b8 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80031b8:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop

080031c0 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80031c0:	f380 8813 	msr	FAULTMASK, r0
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop

080031c8 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80031c8:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 80031d0:	f380 8814 	msr	CONTROL, r0
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop

080031d8 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80031d8:	ba00      	rev	r0, r0
  return(result);
}
 80031da:	4770      	bx	lr

080031dc <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80031dc:	ba40      	rev16	r0, r0
  return(result);
}
 80031de:	4770      	bx	lr

080031e0 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80031e0:	bac0      	revsh	r0, r0
  return(result);
}
 80031e2:	4770      	bx	lr

080031e4 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop

080031ec <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80031ec:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80031f0:	b2c0      	uxtb	r0, r0
 80031f2:	4770      	bx	lr

080031f4 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80031f4:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80031f8:	b280      	uxth	r0, r0
 80031fa:	4770      	bx	lr

080031fc <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80031fc:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop

08003204 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003204:	e8c1 0f43 	strexb	r3, r0, [r1]
 8003208:	4618      	mov	r0, r3
   return(result);
}
 800320a:	4770      	bx	lr

0800320c <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 800320c:	e8c1 0f53 	strexh	r3, r0, [r1]
 8003210:	4618      	mov	r0, r3
   return(result);
}
 8003212:	4770      	bx	lr

08003214 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8003214:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop

0800321c <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800321c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003220:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003224:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003226:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800322a:	f041 0108 	orr.w	r1, r1, #8
 800322e:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003230:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800323a:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop

08003244 <Key_Check_Input>:

#define COUNT_FOR_CHAT 		20000

int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003244:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003248:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800324c:	6898      	ldr	r0, [r3, #8]
 800324e:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
}
 8003252:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003256:	4770      	bx	lr

08003258 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003258:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800325c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003260:	6888      	ldr	r0, [r1, #8]
 8003262:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003266:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800326a:	f3c0 1081 	ubfx	r0, r0, #6, #2
 800326e:	688a      	ldr	r2, [r1, #8]
 8003270:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003274:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003278:	4290      	cmp	r0, r2
 800327a:	d1f1      	bne.n	8003260 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 800327c:	3b01      	subs	r3, #1
 800327e:	d1f6      	bne.n	800326e <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003284:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003288:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800328c:	6881      	ldr	r1, [r0, #8]
 800328e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003292:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 8003296:	f3c1 1181 	ubfx	r1, r1, #6, #2
 800329a:	6882      	ldr	r2, [r0, #8]
 800329c:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80032a0:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80032a4:	4291      	cmp	r1, r2
 80032a6:	d1f1      	bne.n	800328c <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80032a8:	3b01      	subs	r3, #1
 80032aa:	d1f6      	bne.n	800329a <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 80032ac:	2900      	cmp	r1, #0
 80032ae:	d1ed      	bne.n	800328c <Key_Wait_Key_Released+0x8>
}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop

080032b4 <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80032b4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80032b8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80032bc:	6888      	ldr	r0, [r1, #8]
 80032be:	f644 6320 	movw	r3, #20000	; 0x4e20
 80032c2:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 80032c6:	f3c0 1081 	ubfx	r0, r0, #6, #2
 80032ca:	688a      	ldr	r2, [r1, #8]
 80032cc:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80032d0:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80032d4:	4290      	cmp	r0, r2
 80032d6:	d1f1      	bne.n	80032bc <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80032d8:	3b01      	subs	r3, #1
 80032da:	d1f6      	bne.n	80032ca <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 80032dc:	2800      	cmp	r0, #0
 80032de:	d0ed      	beq.n	80032bc <Key_Wait_Key_Pressed+0x8>
	return k;
}
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop

080032e4 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032ec:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80032ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032f2:	f041 0108 	orr.w	r1, r1, #8
 80032f6:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80032f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003302:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003306:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800330e:	60da      	str	r2, [r3, #12]
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop

08003314 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003314:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003318:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	43c0      	mvns	r0, r0
 8003320:	f000 0003 	and.w	r0, r0, #3
 8003324:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003328:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	4770      	bx	lr

08003330 <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 8003330:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003334:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800333e:	60da      	str	r2, [r3, #12]
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop

08003344 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003344:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003348:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003352:	60da      	str	r2, [r3, #12]
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop

08003358 <executeUartControl>:
    motor_pwm_init();
    Adc_Cds_Init();
}

void executeUartControl()
{
 8003358:	b510      	push	{r4, lr}
    if (Macro_Check_Bit_Set(USART1->SR,5))
 800335a:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800335e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8003362:	8823      	ldrh	r3, [r4, #0]
 8003364:	069b      	lsls	r3, r3, #26
 8003366:	d400      	bmi.n	800336a <executeUartControl+0x12>
 8003368:	bd10      	pop	{r4, pc}
    {
        Uart_Printf("%c\n", USART1->DR);
 800336a:	88a1      	ldrh	r1, [r4, #4]
 800336c:	f24a 00b8 	movw	r0, #41144	; 0xa0b8
 8003370:	b289      	uxth	r1, r1
 8003372:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003376:	f000 fd37 	bl	8003de8 <Uart1_Printf>
        if (USART1->DR == 'F')
 800337a:	88a3      	ldrh	r3, [r4, #4]
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b46      	cmp	r3, #70	; 0x46
 8003380:	d03a      	beq.n	80033f8 <executeUartControl+0xa0>
            motorState = FORWARD;
        else if (USART1->DR == 'R')
 8003382:	88a3      	ldrh	r3, [r4, #4]
 8003384:	b29b      	uxth	r3, r3
 8003386:	2b52      	cmp	r3, #82	; 0x52
 8003388:	d045      	beq.n	8003416 <executeUartControl+0xbe>
            motorState = REVERSE;
        else if (USART1->DR == 'S')
 800338a:	88a3      	ldrh	r3, [r4, #4]
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b53      	cmp	r3, #83	; 0x53
 8003390:	d015      	beq.n	80033be <executeUartControl+0x66>
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
 8003392:	88a3      	ldrh	r3, [r4, #4]
 8003394:	b29b      	uxth	r3, r3
 8003396:	2b30      	cmp	r3, #48	; 0x30
 8003398:	d920      	bls.n	80033dc <executeUartControl+0x84>
 800339a:	88a3      	ldrh	r3, [r4, #4]
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b39      	cmp	r3, #57	; 0x39
 80033a0:	d81c      	bhi.n	80033dc <executeUartControl+0x84>
            speed = USART1->DR - '0';
 80033a2:	88a0      	ldrh	r0, [r4, #4]
 80033a4:	f240 5284 	movw	r2, #1412	; 0x584
 80033a8:	b280      	uxth	r0, r0
 80033aa:	f240 0300 	movw	r3, #0
 80033ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80033b2:	3830      	subs	r0, #48	; 0x30
 80033b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033b8:	6811      	ldr	r1, [r2, #0]
 80033ba:	6018      	str	r0, [r3, #0]
 80033bc:	e00a      	b.n	80033d4 <executeUartControl+0x7c>
 80033be:	f240 0300 	movw	r3, #0
        if (USART1->DR == 'F')
            motorState = FORWARD;
        else if (USART1->DR == 'R')
            motorState = REVERSE;
        else if (USART1->DR == 'S')
            motorState = STOP;
 80033c2:	f240 5284 	movw	r2, #1412	; 0x584
 80033c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80033ce:	2100      	movs	r1, #0
 80033d0:	6818      	ldr	r0, [r3, #0]
 80033d2:	6011      	str	r1, [r2, #0]
        else if (USART1->DR >= '1' && USART1->DR <= '9')
            speed = USART1->DR - '0';
        control_motor(speed, motorState);
    }
}
 80033d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            motorState = REVERSE;
        else if (USART1->DR == 'S')
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
            speed = USART1->DR - '0';
        control_motor(speed, motorState);
 80033d8:	f000 bacc 	b.w	8003974 <control_motor>
 80033dc:	f240 0200 	movw	r2, #0
 80033e0:	f240 5384 	movw	r3, #1412	; 0x584
 80033e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80033e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ec:	6810      	ldr	r0, [r2, #0]
 80033ee:	6819      	ldr	r1, [r3, #0]
    }
}
 80033f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            motorState = REVERSE;
        else if (USART1->DR == 'S')
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
            speed = USART1->DR - '0';
        control_motor(speed, motorState);
 80033f4:	f000 babe 	b.w	8003974 <control_motor>
{
    if (Macro_Check_Bit_Set(USART1->SR,5))
    {
        Uart_Printf("%c\n", USART1->DR);
        if (USART1->DR == 'F')
            motorState = FORWARD;
 80033f8:	f240 5284 	movw	r2, #1412	; 0x584
 80033fc:	f240 0300 	movw	r3, #0
 8003400:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003404:	2101      	movs	r1, #1
 8003406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800340a:	6011      	str	r1, [r2, #0]
 800340c:	6818      	ldr	r0, [r3, #0]
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
            speed = USART1->DR - '0';
        control_motor(speed, motorState);
    }
}
 800340e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            motorState = REVERSE;
        else if (USART1->DR == 'S')
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
            speed = USART1->DR - '0';
        control_motor(speed, motorState);
 8003412:	f000 baaf 	b.w	8003974 <control_motor>
    {
        Uart_Printf("%c\n", USART1->DR);
        if (USART1->DR == 'F')
            motorState = FORWARD;
        else if (USART1->DR == 'R')
            motorState = REVERSE;
 8003416:	f240 5284 	movw	r2, #1412	; 0x584
 800341a:	f240 0300 	movw	r3, #0
 800341e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003422:	2102      	movs	r1, #2
 8003424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003428:	6011      	str	r1, [r2, #0]
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	e7d2      	b.n	80033d4 <executeUartControl+0x7c>
 800342e:	bf00      	nop

08003430 <executeLightControl>:
        control_motor(speed, motorState);
    }
}

void executeLightControl()
{
 8003430:	b510      	push	{r4, lr}
 8003432:	b082      	sub	sp, #8
    volatile int i;

    Adc_Start();
 8003434:	f7ff fe3e 	bl	80030b4 <Adc_Start>
    while(!Adc_Get_Status()) ;
 8003438:	f7ff fe58 	bl	80030ec <Adc_Get_Status>
 800343c:	2800      	cmp	r0, #0
 800343e:	d0fb      	beq.n	8003438 <executeLightControl+0x8>
    int adcData = Adc_Get_Data() % 10;
 8003440:	f7ff fe66 	bl	8003110 <Adc_Get_Data>
 8003444:	f246 6467 	movw	r4, #26215	; 0x6667
 8003448:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800344c:	fb84 3400 	smull	r3, r4, r4, r0
 8003450:	17c3      	asrs	r3, r0, #31
 8003452:	ebc3 04a4 	rsb	r4, r3, r4, asr #2
 8003456:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800345a:	eba0 0444 	sub.w	r4, r0, r4, lsl #1
    control_motor(adcData, FORWARD);
 800345e:	4620      	mov	r0, r4
 8003460:	2101      	movs	r1, #1
    Uart1_Printf("0x%.4X\n", 460 + (40 * adcData));
 8003462:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    volatile int i;

    Adc_Start();
    while(!Adc_Get_Status()) ;
    int adcData = Adc_Get_Data() % 10;
    control_motor(adcData, FORWARD);
 8003466:	f000 fa85 	bl	8003974 <control_motor>
    Uart1_Printf("0x%.4X\n", 460 + (40 * adcData));
 800346a:	00e1      	lsls	r1, r4, #3
 800346c:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
 8003470:	f501 71e6 	add.w	r1, r1, #460	; 0x1cc
 8003474:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003478:	f000 fcb6 	bl	8003de8 <Uart1_Printf>
    for(i=0; i<0x400000; i++);
 800347c:	2300      	movs	r3, #0
 800347e:	9301      	str	r3, [sp, #4]
 8003480:	9b01      	ldr	r3, [sp, #4]
 8003482:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003486:	f2c0 023f 	movt	r2, #63	; 0x3f
 800348a:	4293      	cmp	r3, r2
 800348c:	dc05      	bgt.n	800349a <executeLightControl+0x6a>
 800348e:	9b01      	ldr	r3, [sp, #4]
 8003490:	3301      	adds	r3, #1
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	9b01      	ldr	r3, [sp, #4]
 8003496:	4293      	cmp	r3, r2
 8003498:	ddf9      	ble.n	800348e <executeLightControl+0x5e>
}
 800349a:	b002      	add	sp, #8
 800349c:	bd10      	pop	{r4, pc}
 800349e:	bf00      	nop

080034a0 <executeAutomatic>:

void executeAutomatic()
{
 80034a0:	b510      	push	{r4, lr}
    volatile int i;
    static int newSpeed = 0;

    newSpeed = (newSpeed + 1) % 10;
 80034a2:	f240 5484 	movw	r4, #1412	; 0x584
 80034a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80034aa:	6862      	ldr	r2, [r4, #4]
 80034ac:	f246 6367 	movw	r3, #26215	; 0x6667
 80034b0:	3201      	adds	r2, #1
 80034b2:	f2c6 6366 	movt	r3, #26214	; 0x6666
 80034b6:	fb83 1302 	smull	r1, r3, r3, r2
 80034ba:	17d1      	asrs	r1, r2, #31
 80034bc:	ebc1 03a3 	rsb	r3, r1, r3, asr #2
 80034c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034c4:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
    Uart1_Printf("0x%.4X\n", 460 + (40 * adcData));
    for(i=0; i<0x400000; i++);
}

void executeAutomatic()
{
 80034c8:	b082      	sub	sp, #8
    volatile int i;
    static int newSpeed = 0;

    newSpeed = (newSpeed + 1) % 10;
    control_motor(newSpeed, FORWARD);
 80034ca:	4618      	mov	r0, r3
 80034cc:	2101      	movs	r1, #1
void executeAutomatic()
{
    volatile int i;
    static int newSpeed = 0;

    newSpeed = (newSpeed + 1) % 10;
 80034ce:	6063      	str	r3, [r4, #4]
    control_motor(newSpeed, FORWARD);
 80034d0:	f000 fa50 	bl	8003974 <control_motor>
    Uart1_Printf("0x%.4X\n", 460 + (40 * newSpeed));
 80034d4:	6863      	ldr	r3, [r4, #4]
 80034d6:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
 80034da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034de:	00d9      	lsls	r1, r3, #3
 80034e0:	f501 71e6 	add.w	r1, r1, #460	; 0x1cc
 80034e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80034e8:	f000 fc7e 	bl	8003de8 <Uart1_Printf>
    for(i=0; i<0x1000000; i++);
 80034ec:	2300      	movs	r3, #0
 80034ee:	9301      	str	r3, [sp, #4]
 80034f0:	9b01      	ldr	r3, [sp, #4]
 80034f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034f6:	da06      	bge.n	8003506 <executeAutomatic+0x66>
 80034f8:	9b01      	ldr	r3, [sp, #4]
 80034fa:	3301      	adds	r3, #1
 80034fc:	9301      	str	r3, [sp, #4]
 80034fe:	9b01      	ldr	r3, [sp, #4]
 8003500:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003504:	dbf8      	blt.n	80034f8 <executeAutomatic+0x58>
}
 8003506:	b002      	add	sp, #8
 8003508:	bd10      	pop	{r4, pc}
 800350a:	bf00      	nop

0800350c <Main>:

void Main(void)
{
 800350c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003510:	b083      	sub	sp, #12
int speed = 5;
int motorState = STOP;

static void Sys_Init(void)
{
	Clock_Init();
 8003512:	f7ff fe05 	bl	8003120 <Clock_Init>
	LED_Init();
 8003516:	f7ff fee5 	bl	80032e4 <LED_Init>
	Uart_Init(115200);
 800351a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800351e:	f000 fbc7 	bl	8003cb0 <Uart1_Init>
	Key_Poll_Init();
 8003522:	f7ff fe7b 	bl	800321c <Key_Poll_Init>
    // Motor_Init();
    // TIM3_Out_Init();
    motor_pwm_init();
 8003526:	f000 f9e9 	bl	80038fc <motor_pwm_init>
    Adc_Cds_Init();
 800352a:	f7ff fd8d 	bl	8003048 <Adc_Cds_Init>
}

void Main(void)
{
    Sys_Init();
    Uart_Printf("<Motor project level 1>\n");
 800352e:	f24a 00c4 	movw	r0, #41156	; 0xa0c4
 8003532:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003536:	f000 fc57 	bl	8003de8 <Uart1_Printf>
 800353a:	f240 5484 	movw	r4, #1412	; 0x584
 800353e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003542:	f240 0800 	movw	r8, #0
            Key_Wait_Key_Released();
            Uart1_Printf("2. %d\n", fanState);
        }
        else if (Key_Get_Pressed() == 2) //key1 pressed
        {
            Uart1_Printf("1. %d\n", fanState);
 8003546:	4625      	mov	r5, r4
 8003548:	f2c2 0800 	movt	r8, #8192	; 0x2000
            if (fanState == UARTCONTROL)
                fanState = AUTOMATIC;
            else if (fanState == AUTOMATIC)
                fanState = UARTCONTROL;            
 800354c:	f04f 0900 	mov.w	r9, #0
    Sys_Init();
    Uart_Printf("<Motor project level 1>\n");

    while (1)
    {
        if (Key_Get_Pressed() == 1) //key0 pressed
 8003550:	f7ff fe82 	bl	8003258 <Key_Get_Pressed>
 8003554:	2801      	cmp	r0, #1
 8003556:	4607      	mov	r7, r0
 8003558:	f040 80d2 	bne.w	8003700 <Main+0x1f4>
        {
            Uart1_Printf("1. %d\n", fanState);
 800355c:	f24a 00e0 	movw	r0, #41184	; 0xa0e0
 8003560:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003564:	68a1      	ldr	r1, [r4, #8]
 8003566:	f000 fc3f 	bl	8003de8 <Uart1_Printf>
            if (fanState == UARTCONTROL)
 800356a:	68a3      	ldr	r3, [r4, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d055      	beq.n	800361c <Main+0x110>
                fanState = LIGHTCONTROL;
            else if (fanState == LIGHTCONTROL)
 8003570:	2b01      	cmp	r3, #1
 8003572:	f000 80d9 	beq.w	8003728 <Main+0x21c>
            Uart1_Printf("1. %d\n", fanState);
            if (fanState == UARTCONTROL)
                fanState = AUTOMATIC;
            else if (fanState == AUTOMATIC)
                fanState = UARTCONTROL;            
            Key_Wait_Key_Released();
 8003576:	f7ff fe85 	bl	8003284 <Key_Wait_Key_Released>
            Uart1_Printf("2. %d\n", fanState);
 800357a:	f24a 00e8 	movw	r0, #41192	; 0xa0e8
 800357e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003582:	68a1      	ldr	r1, [r4, #8]
 8003584:	f000 fc30 	bl	8003de8 <Uart1_Printf>
        }

        switch (fanState)
 8003588:	68a6      	ldr	r6, [r4, #8]
 800358a:	f240 5784 	movw	r7, #1412	; 0x584
 800358e:	2e01      	cmp	r6, #1
 8003590:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8003594:	d079      	beq.n	800368a <Main+0x17e>
 8003596:	2e02      	cmp	r6, #2
 8003598:	d042      	beq.n	8003620 <Main+0x114>
 800359a:	2e00      	cmp	r6, #0
 800359c:	d1d8      	bne.n	8003550 <Main+0x44>
        {
            case (UARTCONTROL):
                Uart1_Printf("UARTCONTROL\n");
 800359e:	f24a 00f0 	movw	r0, #41200	; 0xa0f0
    Adc_Cds_Init();
}

void executeUartControl()
{
    if (Macro_Check_Bit_Set(USART1->SR,5))
 80035a2:	f44f 5960 	mov.w	r9, #14336	; 0x3800
        }

        switch (fanState)
        {
            case (UARTCONTROL):
                Uart1_Printf("UARTCONTROL\n");
 80035a6:	f6c0 0000 	movt	r0, #2048	; 0x800
    Adc_Cds_Init();
}

void executeUartControl()
{
    if (Macro_Check_Bit_Set(USART1->SR,5))
 80035aa:	f2c4 0901 	movt	r9, #16385	; 0x4001
        }

        switch (fanState)
        {
            case (UARTCONTROL):
                Uart1_Printf("UARTCONTROL\n");
 80035ae:	f000 fc1b 	bl	8003de8 <Uart1_Printf>
    Adc_Cds_Init();
}

void executeUartControl()
{
    if (Macro_Check_Bit_Set(USART1->SR,5))
 80035b2:	f8b9 3000 	ldrh.w	r3, [r9]
 80035b6:	069a      	lsls	r2, r3, #26
 80035b8:	d5c8      	bpl.n	800354c <Main+0x40>
    {
        Uart_Printf("%c\n", USART1->DR);
 80035ba:	f8b9 1004 	ldrh.w	r1, [r9, #4]
 80035be:	f24a 00b8 	movw	r0, #41144	; 0xa0b8
 80035c2:	b289      	uxth	r1, r1
 80035c4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035c8:	f000 fc0e 	bl	8003de8 <Uart1_Printf>
        if (USART1->DR == 'F')
 80035cc:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	2b46      	cmp	r3, #70	; 0x46
 80035d4:	f000 80af 	beq.w	8003736 <Main+0x22a>
            motorState = FORWARD;
        else if (USART1->DR == 'R')
 80035d8:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b52      	cmp	r3, #82	; 0x52
 80035e0:	f000 80ae 	beq.w	8003740 <Main+0x234>
            motorState = REVERSE;
        else if (USART1->DR == 'S')
 80035e4:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b53      	cmp	r3, #83	; 0x53
 80035ec:	f000 80ad 	beq.w	800374a <Main+0x23e>
            motorState = STOP;
        else if (USART1->DR >= '1' && USART1->DR <= '9')
 80035f0:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b30      	cmp	r3, #48	; 0x30
 80035f8:	f240 8099 	bls.w	800372e <Main+0x222>
 80035fc:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8003600:	b29b      	uxth	r3, r3
 8003602:	2b39      	cmp	r3, #57	; 0x39
 8003604:	f200 8093 	bhi.w	800372e <Main+0x222>
            speed = USART1->DR - '0';
 8003608:	f8b9 0004 	ldrh.w	r0, [r9, #4]
 800360c:	6839      	ldr	r1, [r7, #0]
 800360e:	b280      	uxth	r0, r0
 8003610:	3830      	subs	r0, #48	; 0x30
 8003612:	f8c8 0000 	str.w	r0, [r8]
        control_motor(speed, motorState);
 8003616:	f000 f9ad 	bl	8003974 <control_motor>
 800361a:	e797      	b.n	800354c <Main+0x40>
        }
        else if (Key_Get_Pressed() == 2) //key1 pressed
        {
            Uart1_Printf("1. %d\n", fanState);
            if (fanState == UARTCONTROL)
                fanState = AUTOMATIC;
 800361c:	60af      	str	r7, [r5, #8]
 800361e:	e7aa      	b.n	8003576 <Main+0x6a>
                Uart1_Printf("LIGHTCONTROL\n");
                executeLightControl();
                break;
            
            case (AUTOMATIC):
                Uart1_Printf("AUTOMATIC\n");
 8003620:	f24a 1010 	movw	r0, #41232	; 0xa110
 8003624:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003628:	f000 fbde 	bl	8003de8 <Uart1_Printf>
void executeAutomatic()
{
    volatile int i;
    static int newSpeed = 0;

    newSpeed = (newSpeed + 1) % 10;
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	f246 6367 	movw	r3, #26215	; 0x6667
 8003632:	3201      	adds	r2, #1
 8003634:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8003638:	fb83 1302 	smull	r1, r3, r3, r2
 800363c:	17d1      	asrs	r1, r2, #31
 800363e:	ebc1 03a3 	rsb	r3, r1, r3, asr #2
 8003642:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003646:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
    control_motor(newSpeed, FORWARD);
 800364a:	4618      	mov	r0, r3
 800364c:	2101      	movs	r1, #1
void executeAutomatic()
{
    volatile int i;
    static int newSpeed = 0;

    newSpeed = (newSpeed + 1) % 10;
 800364e:	607b      	str	r3, [r7, #4]
    control_motor(newSpeed, FORWARD);
 8003650:	f000 f990 	bl	8003974 <control_motor>
    Uart1_Printf("0x%.4X\n", 460 + (40 * newSpeed));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
 800365a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800365e:	00d9      	lsls	r1, r3, #3
 8003660:	f501 71e6 	add.w	r1, r1, #460	; 0x1cc
 8003664:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003668:	f000 fbbe 	bl	8003de8 <Uart1_Printf>
    for(i=0; i<0x1000000; i++);
 800366c:	2300      	movs	r3, #0
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	9b01      	ldr	r3, [sp, #4]
 8003672:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003676:	f6bf af69 	bge.w	800354c <Main+0x40>
 800367a:	9b01      	ldr	r3, [sp, #4]
 800367c:	3301      	adds	r3, #1
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	9b01      	ldr	r3, [sp, #4]
 8003682:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003686:	dbf8      	blt.n	800367a <Main+0x16e>
 8003688:	e760      	b.n	800354c <Main+0x40>
                Uart1_Printf("UARTCONTROL\n");
                executeUartControl();
                break;

            case (LIGHTCONTROL):
                Uart1_Printf("LIGHTCONTROL\n");
 800368a:	f24a 1000 	movw	r0, #41216	; 0xa100
 800368e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003692:	f000 fba9 	bl	8003de8 <Uart1_Printf>

void executeLightControl()
{
    volatile int i;

    Adc_Start();
 8003696:	f7ff fd0d 	bl	80030b4 <Adc_Start>
    while(!Adc_Get_Status()) ;
 800369a:	f7ff fd27 	bl	80030ec <Adc_Get_Status>
 800369e:	2800      	cmp	r0, #0
 80036a0:	d0fb      	beq.n	800369a <Main+0x18e>
    int adcData = Adc_Get_Data() % 10;
 80036a2:	f7ff fd35 	bl	8003110 <Adc_Get_Data>
 80036a6:	f246 6767 	movw	r7, #26215	; 0x6667
 80036aa:	f2c6 6766 	movt	r7, #26214	; 0x6666
 80036ae:	fb87 1700 	smull	r1, r7, r7, r0
 80036b2:	17c3      	asrs	r3, r0, #31
 80036b4:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
 80036b8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80036bc:	eba0 0747 	sub.w	r7, r0, r7, lsl #1
    control_motor(adcData, FORWARD);
 80036c0:	4638      	mov	r0, r7
 80036c2:	2101      	movs	r1, #1
    Uart1_Printf("0x%.4X\n", 460 + (40 * adcData));
 80036c4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    volatile int i;

    Adc_Start();
    while(!Adc_Get_Status()) ;
    int adcData = Adc_Get_Data() % 10;
    control_motor(adcData, FORWARD);
 80036c8:	f000 f954 	bl	8003974 <control_motor>
    Uart1_Printf("0x%.4X\n", 460 + (40 * adcData));
 80036cc:	00f9      	lsls	r1, r7, #3
 80036ce:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
 80036d2:	f501 71e6 	add.w	r1, r1, #460	; 0x1cc
 80036d6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036da:	f000 fb85 	bl	8003de8 <Uart1_Printf>
    for(i=0; i<0x400000; i++);
 80036de:	2300      	movs	r3, #0
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	9b00      	ldr	r3, [sp, #0]
 80036e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036e8:	f2c0 023f 	movt	r2, #63	; 0x3f
 80036ec:	4293      	cmp	r3, r2
 80036ee:	f73f af2d 	bgt.w	800354c <Main+0x40>
 80036f2:	9b00      	ldr	r3, [sp, #0]
 80036f4:	3301      	adds	r3, #1
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	9b00      	ldr	r3, [sp, #0]
 80036fa:	4293      	cmp	r3, r2
 80036fc:	ddf9      	ble.n	80036f2 <Main+0x1e6>
 80036fe:	e725      	b.n	800354c <Main+0x40>
            else if (fanState == LIGHTCONTROL)
                fanState = UARTCONTROL;
            Key_Wait_Key_Released();
            Uart1_Printf("2. %d\n", fanState);
        }
        else if (Key_Get_Pressed() == 2) //key1 pressed
 8003700:	f7ff fdaa 	bl	8003258 <Key_Get_Pressed>
 8003704:	2802      	cmp	r0, #2
 8003706:	4607      	mov	r7, r0
 8003708:	f47f af3e 	bne.w	8003588 <Main+0x7c>
        {
            Uart1_Printf("1. %d\n", fanState);
 800370c:	f24a 00e0 	movw	r0, #41184	; 0xa0e0
 8003710:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003714:	68a1      	ldr	r1, [r4, #8]
 8003716:	f000 fb67 	bl	8003de8 <Uart1_Printf>
            if (fanState == UARTCONTROL)
 800371a:	68a3      	ldr	r3, [r4, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	f43f af7d 	beq.w	800361c <Main+0x110>
                fanState = AUTOMATIC;
            else if (fanState == AUTOMATIC)
 8003722:	2b02      	cmp	r3, #2
 8003724:	f47f af27 	bne.w	8003576 <Main+0x6a>
                fanState = UARTCONTROL;            
 8003728:	f8c5 9008 	str.w	r9, [r5, #8]
 800372c:	e723      	b.n	8003576 <Main+0x6a>
 800372e:	f8d8 0000 	ldr.w	r0, [r8]
 8003732:	6821      	ldr	r1, [r4, #0]
 8003734:	e76f      	b.n	8003616 <Main+0x10a>
{
    if (Macro_Check_Bit_Set(USART1->SR,5))
    {
        Uart_Printf("%c\n", USART1->DR);
        if (USART1->DR == 'F')
            motorState = FORWARD;
 8003736:	2101      	movs	r1, #1
 8003738:	6039      	str	r1, [r7, #0]
 800373a:	f8d8 0000 	ldr.w	r0, [r8]
 800373e:	e76a      	b.n	8003616 <Main+0x10a>
        else if (USART1->DR == 'R')
            motorState = REVERSE;
 8003740:	2102      	movs	r1, #2
 8003742:	6039      	str	r1, [r7, #0]
 8003744:	f8d8 0000 	ldr.w	r0, [r8]
 8003748:	e765      	b.n	8003616 <Main+0x10a>
        else if (USART1->DR == 'S')
            motorState = STOP;
 800374a:	603e      	str	r6, [r7, #0]
 800374c:	4631      	mov	r1, r6
 800374e:	f8d8 0000 	ldr.w	r0, [r8]
 8003752:	e760      	b.n	8003616 <Main+0x10a>

08003754 <Motor_Init>:
#include "device_driver.h"

void Motor_Init() 
{
    // 1. RCC 클럭 활성화 (GPIOA 활성화)
    RCC->APB2ENR |= (1 << 2); // RCC_APB2ENR_IOPAEN (GPIOA 클럭 활성화)
 8003754:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003758:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800375c:	6991      	ldr	r1, [r2, #24]

    // 2. GPIOA CRL 레지스터 설정 (PA2, PA3 출력 모드 설정)
    GPIOA->CRL &= ~((0xF << 8) | (0xF << 12)); // PA2, PA3 비트 초기화
 800375e:	f44f 6300 	mov.w	r3, #2048	; 0x800
#include "device_driver.h"

void Motor_Init() 
{
    // 1. RCC 클럭 활성화 (GPIOA 활성화)
    RCC->APB2ENR |= (1 << 2); // RCC_APB2ENR_IOPAEN (GPIOA 클럭 활성화)
 8003762:	f041 0104 	orr.w	r1, r1, #4
 8003766:	6191      	str	r1, [r2, #24]

    // 2. GPIOA CRL 레지스터 설정 (PA2, PA3 출력 모드 설정)
    GPIOA->CRL &= ~((0xF << 8) | (0xF << 12)); // PA2, PA3 비트 초기화
 8003768:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003772:	601a      	str	r2, [r3, #0]
    GPIOA->CRL |= ((0x3 << 8) | (0x3 << 12));  // PA2, PA3를 출력 모드(50MHz, Push-Pull)로 설정
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	f442 524c 	orr.w	r2, r2, #13056	; 0x3300
 800377a:	601a      	str	r2, [r3, #0]

    // 3. 초기 출력값을 Low로 설정
    GPIOA->ODR &= ~((1 << 2) | (1 << 3)); // PA2, PA3 비트를 0으로 설정 (Low)
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	f022 020c 	bic.w	r2, r2, #12
 8003782:	60da      	str	r2, [r3, #12]
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop

08003788 <Motor_Forward>:
}

void Motor_Forward()
{
 8003788:	b082      	sub	sp, #8
    volatile int i;
    for (i = 0; i < 0x40000; i++) ;
 800378a:	2300      	movs	r3, #0
 800378c:	9301      	str	r3, [sp, #4]
 800378e:	9b01      	ldr	r3, [sp, #4]
 8003790:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003794:	f2c0 0203 	movt	r2, #3
 8003798:	4293      	cmp	r3, r2
 800379a:	dc05      	bgt.n	80037a8 <Motor_Forward+0x20>
 800379c:	9b01      	ldr	r3, [sp, #4]
 800379e:	3301      	adds	r3, #1
 80037a0:	9301      	str	r3, [sp, #4]
 80037a2:	9b01      	ldr	r3, [sp, #4]
 80037a4:	4293      	cmp	r3, r2
 80037a6:	ddf9      	ble.n	800379c <Motor_Forward+0x14>

    // 모터 정방향 (PA1=1, PA2=0)
    GPIOA->ODR |= (1 << 2);  // PA2 HIGH
 80037a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80037ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	f042 0204 	orr.w	r2, r2, #4
 80037b6:	60da      	str	r2, [r3, #12]
    GPIOA->ODR &= ~(1 << 3); // PA3 LOW
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	f022 0208 	bic.w	r2, r2, #8
 80037be:	60da      	str	r2, [r3, #12]

}
 80037c0:	b002      	add	sp, #8
 80037c2:	4770      	bx	lr

080037c4 <Motor_Reverse>:

void Motor_Reverse()
{
 80037c4:	b082      	sub	sp, #8
    volatile int i;
    // 모터 역방향 (PA1=1, PA2=0)

    for (i = 0; i < 0x40000; i++) ;
 80037c6:	2300      	movs	r3, #0
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	9b01      	ldr	r3, [sp, #4]
 80037cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037d0:	f2c0 0203 	movt	r2, #3
 80037d4:	4293      	cmp	r3, r2
 80037d6:	dc05      	bgt.n	80037e4 <Motor_Reverse+0x20>
 80037d8:	9b01      	ldr	r3, [sp, #4]
 80037da:	3301      	adds	r3, #1
 80037dc:	9301      	str	r3, [sp, #4]
 80037de:	9b01      	ldr	r3, [sp, #4]
 80037e0:	4293      	cmp	r3, r2
 80037e2:	ddf9      	ble.n	80037d8 <Motor_Reverse+0x14>

    GPIOA->ODR &= ~(1 << 2);  // PA2 LOW
 80037e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80037e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037ec:	68da      	ldr	r2, [r3, #12]
 80037ee:	f022 0204 	bic.w	r2, r2, #4
 80037f2:	60da      	str	r2, [r3, #12]
    GPIOA->ODR |= (1 << 3);  // PA3 HIGH
 80037f4:	68da      	ldr	r2, [r3, #12]
 80037f6:	f042 0208 	orr.w	r2, r2, #8
 80037fa:	60da      	str	r2, [r3, #12]
}
 80037fc:	b002      	add	sp, #8
 80037fe:	4770      	bx	lr

08003800 <Motor_Stop>:

void Motor_Stop()
{
 8003800:	b082      	sub	sp, #8
    volatile int i;
    // 모터 정지 (PA1=1, PA2=0)
    for (i = 0; i < 0x40000; i++) ;
 8003802:	2300      	movs	r3, #0
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	9b01      	ldr	r3, [sp, #4]
 8003808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800380c:	f2c0 0203 	movt	r2, #3
 8003810:	4293      	cmp	r3, r2
 8003812:	dc05      	bgt.n	8003820 <Motor_Stop+0x20>
 8003814:	9b01      	ldr	r3, [sp, #4]
 8003816:	3301      	adds	r3, #1
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	9b01      	ldr	r3, [sp, #4]
 800381c:	4293      	cmp	r3, r2
 800381e:	ddf9      	ble.n	8003814 <Motor_Stop+0x14>

    GPIOA->ODR |= (1 << 2);  // PA2 HIGH
 8003820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003824:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	f042 0204 	orr.w	r2, r2, #4
 800382e:	60da      	str	r2, [r3, #12]
    GPIOA->ODR |= (1 << 3); // PA3 LOW
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	f042 0208 	orr.w	r2, r2, #8
 8003836:	60da      	str	r2, [r3, #12]
 8003838:	b002      	add	sp, #8
 800383a:	4770      	bx	lr

0800383c <TIM3_Out_Init>:
#define TIME2_PLS_OF_1ms  	(1000./TIM2_TICK)

void TIM3_Out_Init(void)
{
	//TIM3를 사용하려면 해당 타이머에 클럭이 공급되어야 한다. 따라서 TIM3 타이머의 클럭을 활성화한다.
	Macro_Set_Bit(RCC->APB1ENR, 0);
 800383c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003840:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003844:	69d1      	ldr	r1, [r2, #28]
	//우리는 pa2, pa3번을 사용하므로 아래와 같이 두 줄로 0xb로 설정
	//0xb는 출력 속도가 50MHz인 대체 기능 푸시풀 모드(AF-PP) 라는뜻
	//즉, 아래 두 줄은 GPIOA 핀 2번, 3번을 TIM3의 PWM 출력 핀으로 설정함
	//PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    //Macro_Write_Block(GPIOA->CRL, 0xFF, 0xB4, 8); // PA2, PA3의 MODER = 1010 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,8);
 8003846:	f44f 6300 	mov.w	r3, #2048	; 0x800
#define TIME2_PLS_OF_1ms  	(1000./TIM2_TICK)

void TIM3_Out_Init(void)
{
	//TIM3를 사용하려면 해당 타이머에 클럭이 공급되어야 한다. 따라서 TIM3 타이머의 클럭을 활성화한다.
	Macro_Set_Bit(RCC->APB1ENR, 0);
 800384a:	f041 0101 	orr.w	r1, r1, #1
 800384e:	61d1      	str	r1, [r2, #28]

	//APB2ENR 레지스터는 APB2 버스의 주변 장치 클럭을 활성화하는 레지스터이다.
	//2번 비트를 활성화 시켰으므로 GPIOA의 클럭을 활성화한다.
	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003850:	6991      	ldr	r1, [r2, #24]
	//우리는 pa2, pa3번을 사용하므로 아래와 같이 두 줄로 0xb로 설정
	//0xb는 출력 속도가 50MHz인 대체 기능 푸시풀 모드(AF-PP) 라는뜻
	//즉, 아래 두 줄은 GPIOA 핀 2번, 3번을 TIM3의 PWM 출력 핀으로 설정함
	//PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    //Macro_Write_Block(GPIOA->CRL, 0xFF, 0xB4, 8); // PA2, PA3의 MODER = 1010 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,8);
 8003852:	f2c4 0301 	movt	r3, #16385	; 0x4001
	//TIM3를 사용하려면 해당 타이머에 클럭이 공급되어야 한다. 따라서 TIM3 타이머의 클럭을 활성화한다.
	Macro_Set_Bit(RCC->APB1ENR, 0);

	//APB2ENR 레지스터는 APB2 버스의 주변 장치 클럭을 활성화하는 레지스터이다.
	//2번 비트를 활성화 시켰으므로 GPIOA의 클럭을 활성화한다.
	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003856:	f041 0104 	orr.w	r1, r1, #4
 800385a:	6191      	str	r1, [r2, #24]
	//우리는 pa2, pa3번을 사용하므로 아래와 같이 두 줄로 0xb로 설정
	//0xb는 출력 속도가 50MHz인 대체 기능 푸시풀 모드(AF-PP) 라는뜻
	//즉, 아래 두 줄은 GPIOA 핀 2번, 3번을 TIM3의 PWM 출력 핀으로 설정함
	//PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    //Macro_Write_Block(GPIOA->CRL, 0xFF, 0xB4, 8); // PA2, PA3의 MODER = 1010 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,8);
 800385c:	6819      	ldr	r1, [r3, #0]
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW

	//TIM3->CCMR2는 TIM3의 채널 3, 4의 캡쳐/비교 모드 설정 레지스터이다.
	//이렇게 0x6으로 설정하면 PWM 모드 1로 설정이 된다
	//PWM 모드 1은 타이머 카운터가 ARR에 도달하면 핀이 LOW, CCR 값보다 작으면 HIGH
	Macro_Write_Block(TIM2->CCMR2,0x7,0x6,4);
 800385e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	//우리는 pa2, pa3번을 사용하므로 아래와 같이 두 줄로 0xb로 설정
	//0xb는 출력 속도가 50MHz인 대체 기능 푸시풀 모드(AF-PP) 라는뜻
	//즉, 아래 두 줄은 GPIOA 핀 2번, 3번을 TIM3의 PWM 출력 핀으로 설정함
	//PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    //Macro_Write_Block(GPIOA->CRL, 0xFF, 0xB4, 8); // PA2, PA3의 MODER = 1010 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,8);
 8003862:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8003866:	f441 6130 	orr.w	r1, r1, #2816	; 0xb00
 800386a:	6019      	str	r1, [r3, #0]
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,12);
 800386c:	6818      	ldr	r0, [r3, #0]
	
	//TIM3->CCER은 캡쳐/비교 출력 활성화 제어 레지스터이다
	//9번 비트(CC3P)를 0으로 설정하는 것은 PWM 출력의 극성을 기본값(Active High)로 설정
	//8번 비트(CC3E)를 1로 설정하는 것은 채널 3 출력 활성화
	//TIM3의 채널 3에서 PWM 신호 출력을 활성화하는 줄이다
	TIM2->CCER = (0<<9)|(1<<8)|(0<<13)|(1<<12);
 800386e:	f44f 5188 	mov.w	r1, #4352	; 0x1100
	//0xb는 출력 속도가 50MHz인 대체 기능 푸시풀 모드(AF-PP) 라는뜻
	//즉, 아래 두 줄은 GPIOA 핀 2번, 3번을 TIM3의 PWM 출력 핀으로 설정함
	//PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    //Macro_Write_Block(GPIOA->CRL, 0xFF, 0xB4, 8); // PA2, PA3의 MODER = 1010 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,8);
	Macro_Write_Block(GPIOA->CRL,0xf,0xb,12);
 8003872:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
 8003876:	f440 4030 	orr.w	r0, r0, #45056	; 0xb000
 800387a:	6018      	str	r0, [r3, #0]

	// PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
 800387c:	68d8      	ldr	r0, [r3, #12]
 800387e:	f020 0004 	bic.w	r0, r0, #4
 8003882:	60d8      	str	r0, [r3, #12]
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW
 8003884:	68d8      	ldr	r0, [r3, #12]
 8003886:	f020 0008 	bic.w	r0, r0, #8
 800388a:	60d8      	str	r0, [r3, #12]

	//TIM3->CCMR2는 TIM3의 채널 3, 4의 캡쳐/비교 모드 설정 레지스터이다.
	//이렇게 0x6으로 설정하면 PWM 모드 1로 설정이 된다
	//PWM 모드 1은 타이머 카운터가 ARR에 도달하면 핀이 LOW, CCR 값보다 작으면 HIGH
	Macro_Write_Block(TIM2->CCMR2,0x7,0x6,4);
 800388c:	8b93      	ldrh	r3, [r2, #28]
 800388e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003892:	041b      	lsls	r3, r3, #16
 8003894:	0c1b      	lsrs	r3, r3, #16
 8003896:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800389a:	8393      	strh	r3, [r2, #28]
	Macro_Write_Block(TIM2->CCMR2,0x7,0x6,12);
 800389c:	8b93      	ldrh	r3, [r2, #28]
 800389e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038a2:	041b      	lsls	r3, r3, #16
 80038a4:	0c1b      	lsrs	r3, r3, #16
 80038a6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80038aa:	8393      	strh	r3, [r2, #28]
	
	//TIM3->CCER은 캡쳐/비교 출력 활성화 제어 레지스터이다
	//9번 비트(CC3P)를 0으로 설정하는 것은 PWM 출력의 극성을 기본값(Active High)로 설정
	//8번 비트(CC3E)를 1로 설정하는 것은 채널 3 출력 활성화
	//TIM3의 채널 3에서 PWM 신호 출력을 활성화하는 줄이다
	TIM2->CCER = (0<<9)|(1<<8)|(0<<13)|(1<<12);
 80038ac:	8411      	strh	r1, [r2, #32]
 80038ae:	4770      	bx	lr

080038b0 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(int speed)
{
	// Timer 주파수가 TIM3_FREQ가 되도록 PSC 설정
	TIM2->PSC = (int)(TIMXCLK / TIM2_FREQ + 0.5) - 1;
 80038b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038b4:	2208      	movs	r2, #8
 80038b6:	851a      	strh	r2, [r3, #40]	; 0x28
	// 요청한 주파수가 되도록 ARR 설정
	//TIM2->ARR = TIM2_FREQ;

	// Duty Rate 50%가 되도록 CCR3 설정 arr/2 값 넣으면됨
	//motor 하나는 양, 다른건 음으로 넣어야 하는데 이렇게 같은 값을 줘도 되나??
	TIM2->CCR3 = TIM2->ARR / (10 - speed);
 80038b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038ba:	f1c0 000a 	rsb	r0, r0, #10
 80038be:	b292      	uxth	r2, r2
 80038c0:	fb92 f2f0 	sdiv	r2, r2, r0
 80038c4:	b292      	uxth	r2, r2
 80038c6:	879a      	strh	r2, [r3, #60]	; 0x3c
	//TIM2->CCR4 = TIM2->ARR / 2;

	// Manual Update(UG 발생)
	Macro_Set_Bit(TIM2->EGR, 0);
 80038c8:	8a99      	ldrh	r1, [r3, #20]

	// // Down Counter, Repeat Mode, Timer Start
	// TIM3->CR1 = (1<<4) | (0<<3) | (1<<0);
	TIM2->CR1 = (1<<0)|(0<<3)|(0<<4);
 80038ca:	2201      	movs	r2, #1
	//motor 하나는 양, 다른건 음으로 넣어야 하는데 이렇게 같은 값을 줘도 되나??
	TIM2->CCR3 = TIM2->ARR / (10 - speed);
	//TIM2->CCR4 = TIM2->ARR / 2;

	// Manual Update(UG 발생)
	Macro_Set_Bit(TIM2->EGR, 0);
 80038cc:	b289      	uxth	r1, r1
 80038ce:	4311      	orrs	r1, r2
 80038d0:	8299      	strh	r1, [r3, #20]

	// // Down Counter, Repeat Mode, Timer Start
	// TIM3->CR1 = (1<<4) | (0<<3) | (1<<0);
	TIM2->CR1 = (1<<0)|(0<<3)|(0<<4);
 80038d2:	801a      	strh	r2, [r3, #0]
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop

080038d8 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 80038d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80038e0:	881a      	ldrh	r2, [r3, #0]
 80038e2:	f022 0201 	bic.w	r2, r2, #1
 80038e6:	0412      	lsls	r2, r2, #16
 80038e8:	0c12      	lsrs	r2, r2, #16
 80038ea:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 80038ec:	899a      	ldrh	r2, [r3, #12]
 80038ee:	f022 0201 	bic.w	r2, r2, #1
 80038f2:	0412      	lsls	r2, r2, #16
 80038f4:	0c12      	lsrs	r2, r2, #16
 80038f6:	819a      	strh	r2, [r3, #12]
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop

080038fc <motor_pwm_init>:
}

void motor_pwm_init()
{
 80038fc:	b4f0      	push	{r4, r5, r6, r7}
    // 1. GPIOA 클럭 활성화 (RCC->APB2ENR의 IOPAEN 비트 설정)
    Macro_Set_Bit(RCC->APB2ENR, 2);
 80038fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003902:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8003906:	698a      	ldr	r2, [r1, #24]

    // 2. PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
 8003908:	f44f 6300 	mov.w	r3, #2048	; 0x800
}

void motor_pwm_init()
{
    // 1. GPIOA 클럭 활성화 (RCC->APB2ENR의 IOPAEN 비트 설정)
    Macro_Set_Bit(RCC->APB2ENR, 2);
 800390c:	f042 0204 	orr.w	r2, r2, #4
 8003910:	618a      	str	r2, [r1, #24]

    // 2. PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
 8003912:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003916:	6818      	ldr	r0, [r3, #0]

    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
 8003918:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    // 1. GPIOA 클럭 활성화 (RCC->APB2ENR의 IOPAEN 비트 설정)
    Macro_Set_Bit(RCC->APB2ENR, 2);

    // 2. PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
 800391c:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
 8003920:	f440 6030 	orr.w	r0, r0, #2816	; 0xb00
 8003924:	6018      	str	r0, [r3, #0]
	Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 12);
 8003926:	6818      	ldr	r0, [r3, #0]

    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
 8003928:	2747      	movs	r7, #71	; 0x47
    // 1. GPIOA 클럭 활성화 (RCC->APB2ENR의 IOPAEN 비트 설정)
    Macro_Set_Bit(RCC->APB2ENR, 2);

    // 2. PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 12);
 800392a:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
 800392e:	f440 4030 	orr.w	r0, r0, #45056	; 0xb000
 8003932:	6018      	str	r0, [r3, #0]

    // 3. PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
 8003934:	68d8      	ldr	r0, [r3, #12]
    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
 8003936:	f240 36e7 	movw	r6, #999	; 0x3e7
    // 2. PA2, PA3을 출력 모드(Alternate Function, Push-Pull)로 설정
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 12);

    // 3. PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
 800393a:	f020 0004 	bic.w	r0, r0, #4
 800393e:	60d8      	str	r0, [r3, #12]
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW
 8003940:	68d8      	ldr	r0, [r3, #12]
    Macro_Set_Bit(RCC->APB1ENR, 0);

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
    TIM2->CCMR2 = (6 << 12) | (6 << 4);   // CH2, CH3: PWM Mode 1
 8003942:	f246 0560 	movw	r5, #24672	; 0x6060
    Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 8); // PA2, PA3의 MODER = 1011 (50MHz, AF Push-Pull)
	Macro_Write_Block(GPIOA->CRL, 0xF, 0xb, 12);

    // 3. PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW
 8003946:	f020 0008 	bic.w	r0, r0, #8
 800394a:	60d8      	str	r0, [r3, #12]

    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);
 800394c:	69cb      	ldr	r3, [r1, #28]

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
    TIM2->CCMR2 = (6 << 12) | (6 << 4);   // CH2, CH3: PWM Mode 1
    TIM2->CCER = (1 << 12) | (1 << 8);     // CH2, CH3 활성화 (OC2E, OC3E 비트)
 800394e:	f44f 5488 	mov.w	r4, #4352	; 0x1100
    // 3. PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW

    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);
 8003952:	f043 0c01 	orr.w	ip, r3, #1
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
    TIM2->CCMR2 = (6 << 12) | (6 << 4);   // CH2, CH3: PWM Mode 1
    TIM2->CCER = (1 << 12) | (1 << 8);     // CH2, CH3 활성화 (OC2E, OC3E 비트)
    TIM2->CCR3 = 0;                       // 초기 듀티 사이클 0% (CH3)
    TIM2->CCR4 = 0;                       // 초기 듀티 사이클 0% (CH4)
	TIM2->CR1 = (1<<0)|(0<<3)|(0<<4);
 8003956:	2001      	movs	r0, #1
    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
    TIM2->CCMR2 = (6 << 12) | (6 << 4);   // CH2, CH3: PWM Mode 1
    TIM2->CCER = (1 << 12) | (1 << 8);     // CH2, CH3 활성화 (OC2E, OC3E 비트)
    TIM2->CCR3 = 0;                       // 초기 듀티 사이클 0% (CH3)
 8003958:	2300      	movs	r3, #0
    // 3. PA2, PA3을 기본값 LOW로 설정
    Macro_Clear_Bit(GPIOA->ODR, 2); // PA2 LOW
    Macro_Clear_Bit(GPIOA->ODR, 3); // PA3 LOW

    // 4. TIM2 클럭 활성화 (RCC->APB1ENR의 TIM2EN 비트 설정)
    Macro_Set_Bit(RCC->APB1ENR, 0);
 800395a:	f8c1 c01c 	str.w	ip, [r1, #28]

    // 5. TIM2 기본 설정
    TIM2->PSC = 71;                       // 프리스케일러 설정 (72MHz / (71+1) = 1MHz)
 800395e:	8517      	strh	r7, [r2, #40]	; 0x28
    TIM2->ARR = 1000 - 1;                 // Auto-Reload 레지스터 (1kHz 주기)
 8003960:	8596      	strh	r6, [r2, #44]	; 0x2c
    TIM2->CCMR2 = (6 << 12) | (6 << 4);   // CH2, CH3: PWM Mode 1
 8003962:	8395      	strh	r5, [r2, #28]
    TIM2->CCER = (1 << 12) | (1 << 8);     // CH2, CH3 활성화 (OC2E, OC3E 비트)
 8003964:	8414      	strh	r4, [r2, #32]
    TIM2->CCR3 = 0;                       // 초기 듀티 사이클 0% (CH3)
 8003966:	8793      	strh	r3, [r2, #60]	; 0x3c
    TIM2->CCR4 = 0;                       // 초기 듀티 사이클 0% (CH4)
 8003968:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
	TIM2->CR1 = (1<<0)|(0<<3)|(0<<4);
 800396c:	8010      	strh	r0, [r2, #0]
}
 800396e:	bcf0      	pop	{r4, r5, r6, r7}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop

08003974 <control_motor>:

void control_motor(int speed, int direction)
{
    if (speed < 1) speed = 1;     // 최소 속도 제한
 8003974:	2800      	cmp	r0, #0
 8003976:	bfd8      	it	le
 8003978:	f44f 70fa 	movle.w	r0, #500	; 0x1f4
 800397c:	dd08      	ble.n	8003990 <control_motor+0x1c>
    if (speed > 10) speed = 10;   // 최대 속도 제한
 800397e:	280a      	cmp	r0, #10
 8003980:	bfdd      	ittte	le
 8003982:	eb00 0080 	addle.w	r0, r0, r0, lsl #2
 8003986:	00c0      	lslle	r0, r0, #3
 8003988:	f500 70e6 	addle.w	r0, r0, #460	; 0x1cc
 800398c:	f44f 7057 	movgt.w	r0, #860	; 0x35c

    int duty_cycle = 460 + (40 * speed); // 듀티 사이클 계산 (1~10 → 100~1000)

    if (direction == REVERSE) // 정방향
 8003990:	2902      	cmp	r1, #2
 8003992:	d008      	beq.n	80039a6 <control_motor+0x32>
    {
        TIM2->CCR3 = duty_cycle; // PA2 (CH2) -> PWM HIGH
        TIM2->CCR4 = 0;          // PA3 (CH3) -> PWM LOW
    }
    else if (direction == FORWARD) // 역방향
 8003994:	2901      	cmp	r1, #1
 8003996:	d00e      	beq.n	80039b6 <control_motor+0x42>
    {
        TIM2->CCR3 = 0;          // PA2 (CH2) -> PWM LOW
        TIM2->CCR4 = duty_cycle; // PA3 (CH3) -> PWM HIGH
    }
	else if (direction == STOP)
 8003998:	b921      	cbnz	r1, 80039a4 <control_motor+0x30>
	{
		TIM2->CCR3 = 0; // PA2 (CH2) -> PWM LOW
 800399a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800399e:	8799      	strh	r1, [r3, #60]	; 0x3c
		TIM2->CCR4 = 0; // PA3 (CH3) -> PWM LOW
 80039a0:	f8a3 1040 	strh.w	r1, [r3, #64]	; 0x40
 80039a4:	4770      	bx	lr

    int duty_cycle = 460 + (40 * speed); // 듀티 사이클 계산 (1~10 → 100~1000)

    if (direction == REVERSE) // 정방향
    {
        TIM2->CCR3 = duty_cycle; // PA2 (CH2) -> PWM HIGH
 80039a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039aa:	b280      	uxth	r0, r0
        TIM2->CCR4 = 0;          // PA3 (CH3) -> PWM LOW
 80039ac:	2200      	movs	r2, #0

    int duty_cycle = 460 + (40 * speed); // 듀티 사이클 계산 (1~10 → 100~1000)

    if (direction == REVERSE) // 정방향
    {
        TIM2->CCR3 = duty_cycle; // PA2 (CH2) -> PWM HIGH
 80039ae:	8798      	strh	r0, [r3, #60]	; 0x3c
        TIM2->CCR4 = 0;          // PA3 (CH3) -> PWM LOW
 80039b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 80039b4:	4770      	bx	lr
    }
    else if (direction == FORWARD) // 역방향
    {
        TIM2->CCR3 = 0;          // PA2 (CH2) -> PWM LOW
 80039b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
        TIM2->CCR4 = duty_cycle; // PA3 (CH3) -> PWM HIGH
 80039ba:	b280      	uxth	r0, r0
        TIM2->CCR3 = duty_cycle; // PA2 (CH2) -> PWM HIGH
        TIM2->CCR4 = 0;          // PA3 (CH3) -> PWM LOW
    }
    else if (direction == FORWARD) // 역방향
    {
        TIM2->CCR3 = 0;          // PA2 (CH2) -> PWM LOW
 80039bc:	2200      	movs	r2, #0
 80039be:	879a      	strh	r2, [r3, #60]	; 0x3c
        TIM2->CCR4 = duty_cycle; // PA3 (CH3) -> PWM HIGH
 80039c0:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop

080039c8 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 80039c8:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039ca:	f240 5390 	movw	r3, #1424	; 0x590
 80039ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d2:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 80039d4:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039d6:	b181      	cbz	r1, 80039fa <_sbrk+0x32>
 80039d8:	4c0b      	ldr	r4, [pc, #44]	; (8003a08 <_sbrk+0x40>)
 80039da:	4608      	mov	r0, r1
 80039dc:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80039e0:	3207      	adds	r2, #7
 80039e2:	4402      	add	r2, r0
 80039e4:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80039e8:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80039ec:	428a      	cmp	r2, r1

	heap = nextHeap;
 80039ee:	bf34      	ite	cc
 80039f0:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80039f2:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80039f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039f8:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039fa:	4903      	ldr	r1, [pc, #12]	; (8003a08 <_sbrk+0x40>)
 80039fc:	f021 0107 	bic.w	r1, r1, #7
 8003a00:	6019      	str	r1, [r3, #0]
 8003a02:	4608      	mov	r0, r1
 8003a04:	e7ec      	b.n	80039e0 <_sbrk+0x18>
 8003a06:	bf00      	nop
 8003a08:	200005db 	ldrdcs	r0, [r0], -fp
 8003a0c:	00000000 	andeq	r0, r0, r0

08003a10 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003a10:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003a12:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003a16:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003a1a:	2500      	movs	r5, #0
 8003a1c:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a1e:	f005 fbc7 	bl	80091b0 <__aeabi_ui2d>
 8003a22:	a30b      	add	r3, pc, #44	; (adr r3, 8003a50 <SysTick_Run+0x40>)
 8003a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a28:	f005 fc38 	bl	800929c <__aeabi_dmul>
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003a32:	2200      	movs	r2, #0
 8003a34:	f005 fa80 	bl	8008f38 <__adddf3>
 8003a38:	f005 fef2 	bl	8009820 <__aeabi_d2uiz>
 8003a3c:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003a3e:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	6023      	str	r3, [r4, #0]
 8003a48:	bd38      	pop	{r3, r4, r5, pc}
 8003a4a:	bf00      	nop
 8003a4c:	f3af 8000 	nop.w
 8003a50:	00000000 	andeq	r0, r0, r0
 8003a54:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a58 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003a58:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a60:	6818      	ldr	r0, [r3, #0]
}
 8003a62:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003a66:	4770      	bx	lr

08003a68 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003a68:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a6c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a70:	6898      	ldr	r0, [r3, #8]
}
 8003a72:	4770      	bx	lr

08003a74 <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003a74:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a78:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a7c:	6858      	ldr	r0, [r3, #4]
}
 8003a7e:	4770      	bx	lr

08003a80 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0<<0;
 8003a80:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a84:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop

08003a90 <TIM2_Stopwatch_Start>:
#define TIM4_FREQ 	  		(1000000/TIM4_TICK) // Hz
#define TIME4_PLS_OF_1ms  	(1000/TIM4_TICK)
#define TIM4_MAX	  		(0xffffu)

void TIM2_Stopwatch_Start(void)
{
 8003a90:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003a92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a96:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003a9a:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIME4_PLS_OF_1ms  	(1000/TIM4_TICK)
#define TIM4_MAX	  		(0xffffu)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aa0:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003aa4:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003aa6:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003aaa:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIME4_PLS_OF_1ms  	(1000/TIM4_TICK)
#define TIM4_MAX	  		(0xffffu)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aae:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003ab0:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003ab2:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003ab4:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003ab6:	8a9a      	ldrh	r2, [r3, #20]
 8003ab8:	b292      	uxth	r2, r2
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	b292      	uxth	r2, r2
 8003ac4:	f042 0201 	orr.w	r2, r2, #1
 8003ac8:	801a      	strh	r2, [r3, #0]
}
 8003aca:	bc30      	pop	{r4, r5}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop

08003ad0 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
 8003ad0:	b508      	push	{r3, lr}
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ad6:	8813      	ldrh	r3, [r2, #0]
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	041b      	lsls	r3, r3, #16
 8003ade:	0c1b      	lsrs	r3, r3, #16
 8003ae0:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ae2:	8c90      	ldrh	r0, [r2, #36]	; 0x24
 8003ae4:	43c0      	mvns	r0, r0
 8003ae6:	b280      	uxth	r0, r0
 8003ae8:	f005 fb62 	bl	80091b0 <__aeabi_ui2d>
 8003aec:	2200      	movs	r2, #0
 8003aee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003af2:	f005 fbd3 	bl	800929c <__aeabi_dmul>
 8003af6:	f005 fe93 	bl	8009820 <__aeabi_d2uiz>
	return time;
}
 8003afa:	bd08      	pop	{r3, pc}

08003afc <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003afc:	b570      	push	{r4, r5, r6, lr}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003afe:	f005 fb67 	bl	80091d0 <__aeabi_i2d>
 8003b02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b06:	2200      	movs	r2, #0
 8003b08:	f2c4 03bf 	movt	r3, #16575	; 0x40bf
 8003b0c:	f005 fbc6 	bl	800929c <__aeabi_dmul>
 8003b10:	f005 fe86 	bl	8009820 <__aeabi_d2uiz>

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b1c:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
 8003b22:	f64f 71ff 	movw	r1, #65535	; 0xffff
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b26:	2418      	movs	r4, #24
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b28:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b2c:	2508      	movs	r5, #8
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b2e:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b30:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b32:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003b34:	8591      	strh	r1, [r2, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003b36:	8a93      	ldrh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b38:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b42:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b46:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b48:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b4c:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b4e:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b58:	bf18      	it	ne
 8003b5a:	2100      	movne	r1, #0
 8003b5c:	d015      	beq.n	8003b8a <TIM2_Delay+0x8e>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003b5e:	8a93      	ldrh	r3, [r2, #20]
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003b68:	8a13      	ldrh	r3, [r2, #16]
 8003b6a:	f023 0301 	bic.w	r3, r3, #1
 8003b6e:	041b      	lsls	r3, r3, #16
 8003b70:	0c1b      	lsrs	r3, r3, #16
 8003b72:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003b74:	8813      	ldrh	r3, [r2, #0]
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f043 0301 	orr.w	r3, r3, #1
 8003b7c:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003b7e:	8a13      	ldrh	r3, [r2, #16]
 8003b80:	07dd      	lsls	r5, r3, #31
 8003b82:	d5fc      	bpl.n	8003b7e <TIM2_Delay+0x82>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b84:	3101      	adds	r1, #1
 8003b86:	42a1      	cmp	r1, r4
 8003b88:	d1e9      	bne.n	8003b5e <TIM2_Delay+0x62>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003b8a:	f248 0301 	movw	r3, #32769	; 0x8001
 8003b8e:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003b92:	fba3 2300 	umull	r2, r3, r3, r0
 8003b96:	0bdb      	lsrs	r3, r3, #15
 8003b98:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003b9c:	1ac2      	subs	r2, r0, r3
 8003b9e:	b292      	uxth	r2, r2
 8003ba0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ba4:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003ba6:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003ba8:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003baa:	b292      	uxth	r2, r2
 8003bac:	f042 0201 	orr.w	r2, r2, #1
 8003bb0:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003bb2:	8a1a      	ldrh	r2, [r3, #16]
 8003bb4:	f022 0201 	bic.w	r2, r2, #1
 8003bb8:	0412      	lsls	r2, r2, #16
 8003bba:	0c12      	lsrs	r2, r2, #16
 8003bbc:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003bbe:	881a      	ldrh	r2, [r3, #0]
 8003bc0:	b292      	uxth	r2, r2
 8003bc2:	f042 0201 	orr.w	r2, r2, #1
 8003bc6:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003bc8:	8a0b      	ldrh	r3, [r1, #16]
 8003bca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003bce:	07db      	lsls	r3, r3, #31
 8003bd0:	d5fa      	bpl.n	8003bc8 <TIM2_Delay+0xcc>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003bd2:	8813      	ldrh	r3, [r2, #0]
 8003bd4:	f023 0301 	bic.w	r3, r3, #1
 8003bd8:	041b      	lsls	r3, r3, #16
 8003bda:	0c1b      	lsrs	r3, r3, #16
 8003bdc:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003bde:	8993      	ldrh	r3, [r2, #12]
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	041b      	lsls	r3, r3, #16
 8003be6:	0c1b      	lsrs	r3, r3, #16
 8003be8:	8193      	strh	r3, [r2, #12]
 8003bea:	bd70      	pop	{r4, r5, r6, pc}

08003bec <TIM4_Repeat>:
}

#endif

void TIM4_Repeat(int time)
{
 8003bec:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bee:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bf2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003bf6:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bfa:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bfe:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c00:	0040      	lsls	r0, r0, #1
 8003c02:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c08:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c0c:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c0e:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c12:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c14:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c18:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c1a:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c1c:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c1e:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003c20:	8a9a      	ldrh	r2, [r3, #20]
 8003c22:	b292      	uxth	r2, r2
 8003c24:	f042 0201 	orr.w	r2, r2, #1
 8003c28:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c2a:	8a1a      	ldrh	r2, [r3, #16]
 8003c2c:	f022 0201 	bic.w	r2, r2, #1
 8003c30:	40a2      	lsls	r2, r4
 8003c32:	40e2      	lsrs	r2, r4
 8003c34:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003c36:	899a      	ldrh	r2, [r3, #12]
 8003c38:	b292      	uxth	r2, r2
 8003c3a:	f042 0201 	orr.w	r2, r2, #1
 8003c3e:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003c40:	881a      	ldrh	r2, [r3, #0]
 8003c42:	b292      	uxth	r2, r2
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	801a      	strh	r2, [r3, #0]
}
 8003c4a:	bc30      	pop	{r4, r5}
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop

08003c50 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003c50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c54:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c58:	8a18      	ldrh	r0, [r3, #16]
 8003c5a:	f010 0001 	ands.w	r0, r0, #1
 8003c5e:	d006      	beq.n	8003c6e <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c60:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003c62:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c64:	f022 0201 	bic.w	r2, r2, #1
 8003c68:	0412      	lsls	r2, r2, #16
 8003c6a:	0c12      	lsrs	r2, r2, #16
 8003c6c:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003c6e:	4770      	bx	lr

08003c70 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003c70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c74:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c78:	881a      	ldrh	r2, [r3, #0]
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	0412      	lsls	r2, r2, #16
 8003c80:	0c12      	lsrs	r2, r2, #16
 8003c82:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003c84:	899a      	ldrh	r2, [r3, #12]
 8003c86:	f022 0201 	bic.w	r2, r2, #1
 8003c8a:	0412      	lsls	r2, r2, #16
 8003c8c:	0c12      	lsrs	r2, r2, #16
 8003c8e:	819a      	strh	r2, [r3, #12]
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop

08003c94 <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003c94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c98:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c9c:	0040      	lsls	r0, r0, #1
 8003c9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ca2:	b280      	uxth	r0, r0
 8003ca4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ca8:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003caa:	4770      	bx	lr
 8003cac:	0000      	movs	r0, r0
	...

08003cb0 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8003cb0:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003cb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cb6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003cba:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003cbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003cc0:	f041 0104 	orr.w	r1, r1, #4
 8003cc4:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003cc6:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003cc8:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003ccc:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003cd0:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003cd8:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8003cdc:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 8003cde:	68da      	ldr	r2, [r3, #12]
 8003ce0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ce4:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8003ce6:	f005 fa73 	bl	80091d0 <__aeabi_i2d>
 8003cea:	2300      	movs	r3, #0
 8003cec:	2200      	movs	r2, #0
 8003cee:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003cf2:	f005 fad3 	bl	800929c <__aeabi_dmul>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	a119      	add	r1, pc, #100	; (adr r1, 8003d60 <Uart1_Init+0xb0>)
 8003cfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d00:	f005 fbf6 	bl	80094f0 <__aeabi_ddiv>
 8003d04:	460d      	mov	r5, r1
 8003d06:	4604      	mov	r4, r0
	mant = (int)div;
 8003d08:	f005 fd62 	bl	80097d0 <__aeabi_d2iz>
 8003d0c:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 8003d0e:	f005 fa4f 	bl	80091b0 <__aeabi_ui2d>
 8003d12:	4602      	mov	r2, r0
 8003d14:	460b      	mov	r3, r1
 8003d16:	4620      	mov	r0, r4
 8003d18:	4629      	mov	r1, r5
 8003d1a:	f005 f90b 	bl	8008f34 <__aeabi_dsub>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	2200      	movs	r2, #0
 8003d22:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003d26:	f005 fab9 	bl	800929c <__aeabi_dmul>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003d32:	f005 f901 	bl	8008f38 <__adddf3>
 8003d36:	f005 fd4b 	bl	80097d0 <__aeabi_d2iz>
	mant += frac >> 4;
 8003d3a:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 8003d3e:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8003d42:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8003d46:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 8003d4e:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003d50:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003d52:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003d56:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003d58:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 8003d5a:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 8003d5c:	829a      	strh	r2, [r3, #20]
 8003d5e:	bd70      	pop	{r4, r5, r6, pc}
 8003d60:	00000000 	andeq	r0, r0, r0
 8003d64:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08003d68 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003d68:	280a      	cmp	r0, #10
 8003d6a:	d00c      	beq.n	8003d86 <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003d6c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003d70:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003d74:	880a      	ldrh	r2, [r1, #0]
 8003d76:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d7a:	0612      	lsls	r2, r2, #24
 8003d7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003d80:	d5f8      	bpl.n	8003d74 <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 8003d82:	8098      	strh	r0, [r3, #4]
 8003d84:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003d86:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003d8a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003d8e:	880a      	ldrh	r2, [r1, #0]
 8003d90:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d94:	0612      	lsls	r2, r2, #24
 8003d96:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003d9a:	d5f8      	bpl.n	8003d8e <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 8003d9c:	220d      	movs	r2, #13
 8003d9e:	809a      	strh	r2, [r3, #4]
 8003da0:	e7e4      	b.n	8003d6c <Uart1_Send_Byte+0x4>
 8003da2:	bf00      	nop

08003da4 <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8003da4:	b430      	push	{r4, r5}
	while(*pt!=0)
 8003da6:	7804      	ldrb	r4, [r0, #0]
 8003da8:	b194      	cbz	r4, 8003dd0 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003daa:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003dae:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003db2:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003db4:	2c0a      	cmp	r4, #10
 8003db6:	d00d      	beq.n	8003dd4 <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003db8:	880a      	ldrh	r2, [r1, #0]
 8003dba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003dbe:	0612      	lsls	r2, r2, #24
 8003dc0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003dc4:	d5f8      	bpl.n	8003db8 <Uart1_Send_String+0x14>
	USART1->DR = data;
 8003dc6:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003dc8:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003dcc:	2c00      	cmp	r4, #0
 8003dce:	d1f1      	bne.n	8003db4 <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8003dd0:	bc30      	pop	{r4, r5}
 8003dd2:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003dd4:	880a      	ldrh	r2, [r1, #0]
 8003dd6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003dda:	0612      	lsls	r2, r2, #24
 8003ddc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003de0:	d5f8      	bpl.n	8003dd4 <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8003de2:	809d      	strh	r5, [r3, #4]
 8003de4:	e7e8      	b.n	8003db8 <Uart1_Send_String+0x14>
 8003de6:	bf00      	nop

08003de8 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8003de8:	b40f      	push	{r0, r1, r2, r3}
 8003dea:	b530      	push	{r4, r5, lr}
 8003dec:	b0c3      	sub	sp, #268	; 0x10c
 8003dee:	ab46      	add	r3, sp, #280	; 0x118
 8003df0:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003df4:	a802      	add	r0, sp, #8
 8003df6:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003df8:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 8003dfa:	f000 f83f 	bl	8003e7c <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003dfe:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003e02:	b198      	cbz	r0, 8003e2c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e04:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003e08:	ac02      	add	r4, sp, #8
 8003e0a:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003e0e:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003e10:	280a      	cmp	r0, #10
 8003e12:	d010      	beq.n	8003e36 <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e14:	880a      	ldrh	r2, [r1, #0]
 8003e16:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e1a:	0612      	lsls	r2, r2, #24
 8003e1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e20:	d5f8      	bpl.n	8003e14 <Uart1_Printf+0x2c>
	USART1->DR = data;
 8003e22:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003e24:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d1f1      	bne.n	8003e10 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 8003e2c:	b043      	add	sp, #268	; 0x10c
 8003e2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e32:	b004      	add	sp, #16
 8003e34:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e36:	880a      	ldrh	r2, [r1, #0]
 8003e38:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e3c:	0612      	lsls	r2, r2, #24
 8003e3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e42:	d5f8      	bpl.n	8003e36 <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8003e44:	809d      	strh	r5, [r3, #4]
 8003e46:	e7e5      	b.n	8003e14 <Uart1_Printf+0x2c>

08003e48 <_vsprintf_r>:
 8003e48:	b530      	push	{r4, r5, lr}
 8003e4a:	b09b      	sub	sp, #108	; 0x6c
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	4669      	mov	r1, sp
 8003e50:	9400      	str	r4, [sp, #0]
 8003e52:	f44f 7502 	mov.w	r5, #520	; 0x208
 8003e56:	9404      	str	r4, [sp, #16]
 8003e58:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8003e5c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8003e60:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8003e64:	9402      	str	r4, [sp, #8]
 8003e66:	9405      	str	r4, [sp, #20]
 8003e68:	f8ad 500e 	strh.w	r5, [sp, #14]
 8003e6c:	f000 f814 	bl	8003e98 <_svfprintf_r>
 8003e70:	9b00      	ldr	r3, [sp, #0]
 8003e72:	2200      	movs	r2, #0
 8003e74:	701a      	strb	r2, [r3, #0]
 8003e76:	b01b      	add	sp, #108	; 0x6c
 8003e78:	bd30      	pop	{r4, r5, pc}
 8003e7a:	bf00      	nop

08003e7c <vsprintf>:
 8003e7c:	b430      	push	{r4, r5}
 8003e7e:	f240 0404 	movw	r4, #4
 8003e82:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003e86:	460d      	mov	r5, r1
 8003e88:	4613      	mov	r3, r2
 8003e8a:	4601      	mov	r1, r0
 8003e8c:	462a      	mov	r2, r5
 8003e8e:	6820      	ldr	r0, [r4, #0]
 8003e90:	bc30      	pop	{r4, r5}
 8003e92:	f7ff bfd9 	b.w	8003e48 <_vsprintf_r>
 8003e96:	bf00      	nop

08003e98 <_svfprintf_r>:
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b0c9      	sub	sp, #292	; 0x124
 8003e9e:	4691      	mov	r9, r2
 8003ea0:	9314      	str	r3, [sp, #80]	; 0x50
 8003ea2:	910b      	str	r1, [sp, #44]	; 0x2c
 8003ea4:	900e      	str	r0, [sp, #56]	; 0x38
 8003ea6:	f002 fafb 	bl	80064a0 <_localeconv_r>
 8003eaa:	6800      	ldr	r0, [r0, #0]
 8003eac:	901a      	str	r0, [sp, #104]	; 0x68
 8003eae:	f003 fc67 	bl	8007780 <strlen>
 8003eb2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	901d      	str	r0, [sp, #116]	; 0x74
 8003eb8:	0618      	lsls	r0, r3, #24
 8003eba:	d503      	bpl.n	8003ec4 <_svfprintf_r+0x2c>
 8003ebc:	6923      	ldr	r3, [r4, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f001 8079 	beq.w	8004fb6 <_svfprintf_r+0x111e>
 8003ec4:	f649 754c 	movw	r5, #40780	; 0x9f4c
 8003ec8:	ac38      	add	r4, sp, #224	; 0xe0
 8003eca:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003ece:	9515      	str	r5, [sp, #84]	; 0x54
 8003ed0:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8003ed4:	9508      	str	r5, [sp, #32]
 8003ed6:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8003ed8:	af38      	add	r7, sp, #224	; 0xe0
 8003eda:	9409      	str	r4, [sp, #36]	; 0x24
 8003edc:	f24a 1460 	movw	r4, #41312	; 0xa160
 8003ee0:	f105 0610 	add.w	r6, r5, #16
 8003ee4:	9d08      	ldr	r5, [sp, #32]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f6c0 0400 	movt	r4, #2048	; 0x800
 8003eec:	9311      	str	r3, [sp, #68]	; 0x44
 8003eee:	9417      	str	r4, [sp, #92]	; 0x5c
 8003ef0:	1b7c      	subs	r4, r7, r5
 8003ef2:	931b      	str	r3, [sp, #108]	; 0x6c
 8003ef4:	931c      	str	r3, [sp, #112]	; 0x70
 8003ef6:	9319      	str	r3, [sp, #100]	; 0x64
 8003ef8:	931e      	str	r3, [sp, #120]	; 0x78
 8003efa:	9312      	str	r3, [sp, #72]	; 0x48
 8003efc:	9421      	str	r4, [sp, #132]	; 0x84
 8003efe:	932d      	str	r3, [sp, #180]	; 0xb4
 8003f00:	932c      	str	r3, [sp, #176]	; 0xb0
 8003f02:	972b      	str	r7, [sp, #172]	; 0xac
 8003f04:	f899 3000 	ldrb.w	r3, [r9]
 8003f08:	2b25      	cmp	r3, #37	; 0x25
 8003f0a:	bf18      	it	ne
 8003f0c:	2b00      	cmpne	r3, #0
 8003f0e:	f000 80b3 	beq.w	8004078 <_svfprintf_r+0x1e0>
 8003f12:	f109 0201 	add.w	r2, r9, #1
 8003f16:	4614      	mov	r4, r2
 8003f18:	3201      	adds	r2, #1
 8003f1a:	7823      	ldrb	r3, [r4, #0]
 8003f1c:	2b25      	cmp	r3, #37	; 0x25
 8003f1e:	bf18      	it	ne
 8003f20:	2b00      	cmpne	r3, #0
 8003f22:	d1f8      	bne.n	8003f16 <_svfprintf_r+0x7e>
 8003f24:	ebb4 0509 	subs.w	r5, r4, r9
 8003f28:	d00f      	beq.n	8003f4a <_svfprintf_r+0xb2>
 8003f2a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8003f2c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8003f2e:	3301      	adds	r3, #1
 8003f30:	f8c7 9000 	str.w	r9, [r7]
 8003f34:	2b07      	cmp	r3, #7
 8003f36:	607d      	str	r5, [r7, #4]
 8003f38:	442a      	add	r2, r5
 8003f3a:	932c      	str	r3, [sp, #176]	; 0xb0
 8003f3c:	922d      	str	r2, [sp, #180]	; 0xb4
 8003f3e:	bfd8      	it	le
 8003f40:	3708      	addle	r7, #8
 8003f42:	dc7f      	bgt.n	8004044 <_svfprintf_r+0x1ac>
 8003f44:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003f46:	4428      	add	r0, r5
 8003f48:	9012      	str	r0, [sp, #72]	; 0x48
 8003f4a:	7823      	ldrb	r3, [r4, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8081 	beq.w	8004054 <_svfprintf_r+0x1bc>
 8003f52:	2300      	movs	r3, #0
 8003f54:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8003f58:	461a      	mov	r2, r3
 8003f5a:	9313      	str	r3, [sp, #76]	; 0x4c
 8003f5c:	930a      	str	r3, [sp, #40]	; 0x28
 8003f5e:	f104 0901 	add.w	r9, r4, #1
 8003f62:	7863      	ldrb	r3, [r4, #1]
 8003f64:	f04f 34ff 	mov.w	r4, #4294967295
 8003f68:	940c      	str	r4, [sp, #48]	; 0x30
 8003f6a:	f109 0901 	add.w	r9, r9, #1
 8003f6e:	f1a3 0120 	sub.w	r1, r3, #32
 8003f72:	2958      	cmp	r1, #88	; 0x58
 8003f74:	f200 840a 	bhi.w	800478c <_svfprintf_r+0x8f4>
 8003f78:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003f7c:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8003f80:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 8003f84:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003f88:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003f8c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003f90:	0348039c 	movteq	r0, #33692	; 0x839c
 8003f94:	005d0408 	subseq	r0, sp, r8, lsl #8
 8003f98:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8003f9c:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8003fa0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8003fa4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8003fa8:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8003fac:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8003fb0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fb4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fb8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fbc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fc0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fc4:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 8003fc8:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 8003fcc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fd0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fd4:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 8003fd8:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 8003fdc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fe0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fe4:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 8003fe8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003fec:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8003ff0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003ff4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003ff8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8003ffc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004000:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8004004:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8004008:	02900290 	addseq	r0, r0, #144, 4
 800400c:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8004010:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004014:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004018:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 800401c:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004020:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8004024:	00800408 	addeq	r0, r0, r8, lsl #8
 8004028:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800402c:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004030:	9314      	str	r3, [sp, #80]	; 0x50
 8004032:	4264      	negs	r4, r4
 8004034:	9413      	str	r4, [sp, #76]	; 0x4c
 8004036:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004038:	f045 0504 	orr.w	r5, r5, #4
 800403c:	950a      	str	r5, [sp, #40]	; 0x28
 800403e:	f899 3000 	ldrb.w	r3, [r9]
 8004042:	e792      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004044:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004046:	aa2b      	add	r2, sp, #172	; 0xac
 8004048:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800404a:	f003 fbc9 	bl	80077e0 <__ssprint_r>
 800404e:	b940      	cbnz	r0, 8004062 <_svfprintf_r+0x1ca>
 8004050:	af38      	add	r7, sp, #224	; 0xe0
 8004052:	e777      	b.n	8003f44 <_svfprintf_r+0xac>
 8004054:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004056:	b123      	cbz	r3, 8004062 <_svfprintf_r+0x1ca>
 8004058:	980e      	ldr	r0, [sp, #56]	; 0x38
 800405a:	aa2b      	add	r2, sp, #172	; 0xac
 800405c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800405e:	f003 fbbf 	bl	80077e0 <__ssprint_r>
 8004062:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004064:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004066:	89a3      	ldrh	r3, [r4, #12]
 8004068:	f013 0f40 	tst.w	r3, #64	; 0x40
 800406c:	bf18      	it	ne
 800406e:	f04f 30ff 	movne.w	r0, #4294967295
 8004072:	b049      	add	sp, #292	; 0x124
 8004074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004078:	464c      	mov	r4, r9
 800407a:	e766      	b.n	8003f4a <_svfprintf_r+0xb2>
 800407c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800407e:	9316      	str	r3, [sp, #88]	; 0x58
 8004080:	06a3      	lsls	r3, r4, #26
 8004082:	f140 81d9 	bpl.w	8004438 <_svfprintf_r+0x5a0>
 8004086:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004088:	2301      	movs	r3, #1
 800408a:	1dea      	adds	r2, r5, #7
 800408c:	f022 0207 	bic.w	r2, r2, #7
 8004090:	f102 0408 	add.w	r4, r2, #8
 8004094:	9414      	str	r4, [sp, #80]	; 0x50
 8004096:	e9d2 4500 	ldrd	r4, r5, [r2]
 800409a:	f04f 0a00 	mov.w	sl, #0
 800409e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80040a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80040a4:	2800      	cmp	r0, #0
 80040a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80040a8:	bfa2      	ittt	ge
 80040aa:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80040ac:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80040b0:	910a      	strge	r1, [sp, #40]	; 0x28
 80040b2:	ea54 0205 	orrs.w	r2, r4, r5
 80040b6:	bf0c      	ite	eq
 80040b8:	2200      	moveq	r2, #0
 80040ba:	2201      	movne	r2, #1
 80040bc:	2800      	cmp	r0, #0
 80040be:	bf18      	it	ne
 80040c0:	f042 0201 	orrne.w	r2, r2, #1
 80040c4:	2a00      	cmp	r2, #0
 80040c6:	f000 83e5 	beq.w	8004894 <_svfprintf_r+0x9fc>
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	f000 8509 	beq.w	8004ae2 <_svfprintf_r+0xc4a>
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 80040d6:	f040 8159 	bne.w	800438c <_svfprintf_r+0x4f4>
 80040da:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 80040de:	f004 010f 	and.w	r1, r4, #15
 80040e2:	0923      	lsrs	r3, r4, #4
 80040e4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80040e8:	0928      	lsrs	r0, r5, #4
 80040ea:	f81c 1001 	ldrb.w	r1, [ip, r1]
 80040ee:	461c      	mov	r4, r3
 80040f0:	4605      	mov	r5, r0
 80040f2:	4690      	mov	r8, r2
 80040f4:	ea54 0005 	orrs.w	r0, r4, r5
 80040f8:	f102 32ff 	add.w	r2, r2, #4294967295
 80040fc:	f888 1000 	strb.w	r1, [r8]
 8004100:	d1ed      	bne.n	80040de <_svfprintf_r+0x246>
 8004102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004104:	ebc8 0303 	rsb	r3, r8, r3
 8004108:	9310      	str	r3, [sp, #64]	; 0x40
 800410a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800410c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800410e:	42a5      	cmp	r5, r4
 8004110:	bfb8      	it	lt
 8004112:	4625      	movlt	r5, r4
 8004114:	2400      	movs	r4, #0
 8004116:	950d      	str	r5, [sp, #52]	; 0x34
 8004118:	9418      	str	r4, [sp, #96]	; 0x60
 800411a:	f1ba 0f00 	cmp.w	sl, #0
 800411e:	d002      	beq.n	8004126 <_svfprintf_r+0x28e>
 8004120:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004122:	3501      	adds	r5, #1
 8004124:	950d      	str	r5, [sp, #52]	; 0x34
 8004126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004128:	f013 0302 	ands.w	r3, r3, #2
 800412c:	930f      	str	r3, [sp, #60]	; 0x3c
 800412e:	bf1e      	ittt	ne
 8004130:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8004132:	3402      	addne	r4, #2
 8004134:	940d      	strne	r4, [sp, #52]	; 0x34
 8004136:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004138:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 800413c:	f040 8346 	bne.w	80047cc <_svfprintf_r+0x934>
 8004140:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8004142:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004144:	ebc0 0b04 	rsb	fp, r0, r4
 8004148:	f1bb 0f00 	cmp.w	fp, #0
 800414c:	f340 833e 	ble.w	80047cc <_svfprintf_r+0x934>
 8004150:	f1bb 0f10 	cmp.w	fp, #16
 8004154:	f649 7a4c 	movw	sl, #40780	; 0x9f4c
 8004158:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800415a:	bfdc      	itt	le
 800415c:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004160:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 8004162:	dd32      	ble.n	80041ca <_svfprintf_r+0x332>
 8004164:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004168:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 800416c:	9520      	str	r5, [sp, #128]	; 0x80
 800416e:	46d8      	mov	r8, fp
 8004170:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004172:	46d3      	mov	fp, sl
 8004174:	2410      	movs	r4, #16
 8004176:	46ca      	mov	sl, r9
 8004178:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800417a:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800417e:	e004      	b.n	800418a <_svfprintf_r+0x2f2>
 8004180:	f1a8 0810 	sub.w	r8, r8, #16
 8004184:	f1b8 0f10 	cmp.w	r8, #16
 8004188:	dd19      	ble.n	80041be <_svfprintf_r+0x326>
 800418a:	3201      	adds	r2, #1
 800418c:	3110      	adds	r1, #16
 800418e:	2a07      	cmp	r2, #7
 8004190:	603d      	str	r5, [r7, #0]
 8004192:	607c      	str	r4, [r7, #4]
 8004194:	f107 0708 	add.w	r7, r7, #8
 8004198:	922c      	str	r2, [sp, #176]	; 0xb0
 800419a:	912d      	str	r1, [sp, #180]	; 0xb4
 800419c:	ddf0      	ble.n	8004180 <_svfprintf_r+0x2e8>
 800419e:	980e      	ldr	r0, [sp, #56]	; 0x38
 80041a0:	4649      	mov	r1, r9
 80041a2:	aa2b      	add	r2, sp, #172	; 0xac
 80041a4:	af38      	add	r7, sp, #224	; 0xe0
 80041a6:	f003 fb1b 	bl	80077e0 <__ssprint_r>
 80041aa:	2800      	cmp	r0, #0
 80041ac:	f47f af59 	bne.w	8004062 <_svfprintf_r+0x1ca>
 80041b0:	f1a8 0810 	sub.w	r8, r8, #16
 80041b4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80041b6:	f1b8 0f10 	cmp.w	r8, #16
 80041ba:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80041bc:	dce5      	bgt.n	800418a <_svfprintf_r+0x2f2>
 80041be:	46d1      	mov	r9, sl
 80041c0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80041c2:	46da      	mov	sl, fp
 80041c4:	46c3      	mov	fp, r8
 80041c6:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80041ca:	3201      	adds	r2, #1
 80041cc:	eb0b 0401 	add.w	r4, fp, r1
 80041d0:	2a07      	cmp	r2, #7
 80041d2:	922c      	str	r2, [sp, #176]	; 0xb0
 80041d4:	942d      	str	r4, [sp, #180]	; 0xb4
 80041d6:	e887 0c00 	stmia.w	r7, {sl, fp}
 80041da:	f300 82ec 	bgt.w	80047b6 <_svfprintf_r+0x91e>
 80041de:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80041e2:	3708      	adds	r7, #8
 80041e4:	f1ba 0f00 	cmp.w	sl, #0
 80041e8:	d00e      	beq.n	8004208 <_svfprintf_r+0x370>
 80041ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80041ec:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 80041f0:	3401      	adds	r4, #1
 80041f2:	603a      	str	r2, [r7, #0]
 80041f4:	3301      	adds	r3, #1
 80041f6:	2201      	movs	r2, #1
 80041f8:	2b07      	cmp	r3, #7
 80041fa:	607a      	str	r2, [r7, #4]
 80041fc:	942d      	str	r4, [sp, #180]	; 0xb4
 80041fe:	bfd8      	it	le
 8004200:	3708      	addle	r7, #8
 8004202:	932c      	str	r3, [sp, #176]	; 0xb0
 8004204:	f300 8402 	bgt.w	8004a0c <_svfprintf_r+0xb74>
 8004208:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800420a:	b16b      	cbz	r3, 8004228 <_svfprintf_r+0x390>
 800420c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800420e:	aa24      	add	r2, sp, #144	; 0x90
 8004210:	3402      	adds	r4, #2
 8004212:	603a      	str	r2, [r7, #0]
 8004214:	3301      	adds	r3, #1
 8004216:	2202      	movs	r2, #2
 8004218:	2b07      	cmp	r3, #7
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	942d      	str	r4, [sp, #180]	; 0xb4
 800421e:	bfd8      	it	le
 8004220:	3708      	addle	r7, #8
 8004222:	932c      	str	r3, [sp, #176]	; 0xb0
 8004224:	f300 83fe 	bgt.w	8004a24 <_svfprintf_r+0xb8c>
 8004228:	2d80      	cmp	r5, #128	; 0x80
 800422a:	f000 8346 	beq.w	80048ba <_svfprintf_r+0xa22>
 800422e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004230:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004232:	ebc3 0a05 	rsb	sl, r3, r5
 8004236:	f1ba 0f00 	cmp.w	sl, #0
 800423a:	dd43      	ble.n	80042c4 <_svfprintf_r+0x42c>
 800423c:	f1ba 0f10 	cmp.w	sl, #16
 8004240:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004242:	bfdc      	itt	le
 8004244:	4d94      	ldrle	r5, [pc, #592]	; (8004498 <_svfprintf_r+0x600>)
 8004246:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004248:	dd27      	ble.n	800429a <_svfprintf_r+0x402>
 800424a:	4893      	ldr	r0, [pc, #588]	; (8004498 <_svfprintf_r+0x600>)
 800424c:	4622      	mov	r2, r4
 800424e:	2510      	movs	r5, #16
 8004250:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004254:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004256:	900f      	str	r0, [sp, #60]	; 0x3c
 8004258:	e004      	b.n	8004264 <_svfprintf_r+0x3cc>
 800425a:	f1aa 0a10 	sub.w	sl, sl, #16
 800425e:	f1ba 0f10 	cmp.w	sl, #16
 8004262:	dd19      	ble.n	8004298 <_svfprintf_r+0x400>
 8004264:	3301      	adds	r3, #1
 8004266:	3210      	adds	r2, #16
 8004268:	2b07      	cmp	r3, #7
 800426a:	603e      	str	r6, [r7, #0]
 800426c:	607d      	str	r5, [r7, #4]
 800426e:	f107 0708 	add.w	r7, r7, #8
 8004272:	932c      	str	r3, [sp, #176]	; 0xb0
 8004274:	922d      	str	r2, [sp, #180]	; 0xb4
 8004276:	ddf0      	ble.n	800425a <_svfprintf_r+0x3c2>
 8004278:	4658      	mov	r0, fp
 800427a:	4621      	mov	r1, r4
 800427c:	aa2b      	add	r2, sp, #172	; 0xac
 800427e:	af38      	add	r7, sp, #224	; 0xe0
 8004280:	f003 faae 	bl	80077e0 <__ssprint_r>
 8004284:	2800      	cmp	r0, #0
 8004286:	f47f aeec 	bne.w	8004062 <_svfprintf_r+0x1ca>
 800428a:	f1aa 0a10 	sub.w	sl, sl, #16
 800428e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004290:	f1ba 0f10 	cmp.w	sl, #16
 8004294:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004296:	dce5      	bgt.n	8004264 <_svfprintf_r+0x3cc>
 8004298:	4614      	mov	r4, r2
 800429a:	3301      	adds	r3, #1
 800429c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800429e:	2b07      	cmp	r3, #7
 80042a0:	4454      	add	r4, sl
 80042a2:	932c      	str	r3, [sp, #176]	; 0xb0
 80042a4:	e887 0420 	stmia.w	r7, {r5, sl}
 80042a8:	bfd8      	it	le
 80042aa:	3708      	addle	r7, #8
 80042ac:	942d      	str	r4, [sp, #180]	; 0xb4
 80042ae:	dd09      	ble.n	80042c4 <_svfprintf_r+0x42c>
 80042b0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80042b2:	aa2b      	add	r2, sp, #172	; 0xac
 80042b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042b6:	f003 fa93 	bl	80077e0 <__ssprint_r>
 80042ba:	2800      	cmp	r0, #0
 80042bc:	f47f aed1 	bne.w	8004062 <_svfprintf_r+0x1ca>
 80042c0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80042c2:	af38      	add	r7, sp, #224	; 0xe0
 80042c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80042c6:	05eb      	lsls	r3, r5, #23
 80042c8:	f100 8282 	bmi.w	80047d0 <_svfprintf_r+0x938>
 80042cc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80042ce:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80042d0:	3301      	adds	r3, #1
 80042d2:	f8c7 8000 	str.w	r8, [r7]
 80042d6:	2b07      	cmp	r3, #7
 80042d8:	442c      	add	r4, r5
 80042da:	607d      	str	r5, [r7, #4]
 80042dc:	942d      	str	r4, [sp, #180]	; 0xb4
 80042de:	932c      	str	r3, [sp, #176]	; 0xb0
 80042e0:	f300 837a 	bgt.w	80049d8 <_svfprintf_r+0xb40>
 80042e4:	3708      	adds	r7, #8
 80042e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80042e8:	076b      	lsls	r3, r5, #29
 80042ea:	d540      	bpl.n	800436e <_svfprintf_r+0x4d6>
 80042ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80042ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042f0:	1a45      	subs	r5, r0, r1
 80042f2:	2d00      	cmp	r5, #0
 80042f4:	dd3b      	ble.n	800436e <_svfprintf_r+0x4d6>
 80042f6:	2d10      	cmp	r5, #16
 80042f8:	f649 7a4c 	movw	sl, #40780	; 0x9f4c
 80042fc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80042fe:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004302:	dd22      	ble.n	800434a <_svfprintf_r+0x4b2>
 8004304:	4622      	mov	r2, r4
 8004306:	f04f 0810 	mov.w	r8, #16
 800430a:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800430e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004310:	e002      	b.n	8004318 <_svfprintf_r+0x480>
 8004312:	3d10      	subs	r5, #16
 8004314:	2d10      	cmp	r5, #16
 8004316:	dd17      	ble.n	8004348 <_svfprintf_r+0x4b0>
 8004318:	3301      	adds	r3, #1
 800431a:	3210      	adds	r2, #16
 800431c:	2b07      	cmp	r3, #7
 800431e:	e887 0110 	stmia.w	r7, {r4, r8}
 8004322:	932c      	str	r3, [sp, #176]	; 0xb0
 8004324:	f107 0708 	add.w	r7, r7, #8
 8004328:	922d      	str	r2, [sp, #180]	; 0xb4
 800432a:	ddf2      	ble.n	8004312 <_svfprintf_r+0x47a>
 800432c:	4658      	mov	r0, fp
 800432e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004330:	aa2b      	add	r2, sp, #172	; 0xac
 8004332:	af38      	add	r7, sp, #224	; 0xe0
 8004334:	f003 fa54 	bl	80077e0 <__ssprint_r>
 8004338:	2800      	cmp	r0, #0
 800433a:	f47f ae92 	bne.w	8004062 <_svfprintf_r+0x1ca>
 800433e:	3d10      	subs	r5, #16
 8004340:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004342:	2d10      	cmp	r5, #16
 8004344:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004346:	dce7      	bgt.n	8004318 <_svfprintf_r+0x480>
 8004348:	4614      	mov	r4, r2
 800434a:	3301      	adds	r3, #1
 800434c:	442c      	add	r4, r5
 800434e:	2b07      	cmp	r3, #7
 8004350:	932c      	str	r3, [sp, #176]	; 0xb0
 8004352:	942d      	str	r4, [sp, #180]	; 0xb4
 8004354:	f8c7 a000 	str.w	sl, [r7]
 8004358:	607d      	str	r5, [r7, #4]
 800435a:	dd08      	ble.n	800436e <_svfprintf_r+0x4d6>
 800435c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800435e:	aa2b      	add	r2, sp, #172	; 0xac
 8004360:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004362:	f003 fa3d 	bl	80077e0 <__ssprint_r>
 8004366:	2800      	cmp	r0, #0
 8004368:	f47f ae7b 	bne.w	8004062 <_svfprintf_r+0x1ca>
 800436c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800436e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004370:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004372:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004374:	4281      	cmp	r1, r0
 8004376:	bfac      	ite	ge
 8004378:	186d      	addge	r5, r5, r1
 800437a:	182d      	addlt	r5, r5, r0
 800437c:	9512      	str	r5, [sp, #72]	; 0x48
 800437e:	2c00      	cmp	r4, #0
 8004380:	f040 8335 	bne.w	80049ee <_svfprintf_r+0xb56>
 8004384:	2300      	movs	r3, #0
 8004386:	af38      	add	r7, sp, #224	; 0xe0
 8004388:	932c      	str	r3, [sp, #176]	; 0xb0
 800438a:	e5bb      	b.n	8003f04 <_svfprintf_r+0x6c>
 800438c:	08e3      	lsrs	r3, r4, #3
 800438e:	08e9      	lsrs	r1, r5, #3
 8004390:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8004394:	4690      	mov	r8, r2
 8004396:	460d      	mov	r5, r1
 8004398:	f004 0207 	and.w	r2, r4, #7
 800439c:	461c      	mov	r4, r3
 800439e:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80043a2:	ea54 0105 	orrs.w	r1, r4, r5
 80043a6:	f108 32ff 	add.w	r2, r8, #4294967295
 80043aa:	f888 3000 	strb.w	r3, [r8]
 80043ae:	d1ed      	bne.n	800438c <_svfprintf_r+0x4f4>
 80043b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80043b2:	4641      	mov	r1, r8
 80043b4:	07e0      	lsls	r0, r4, #31
 80043b6:	f100 84f5 	bmi.w	8004da4 <_svfprintf_r+0xf0c>
 80043ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80043bc:	ebc8 0505 	rsb	r5, r8, r5
 80043c0:	9510      	str	r5, [sp, #64]	; 0x40
 80043c2:	e6a2      	b.n	800410a <_svfprintf_r+0x272>
 80043c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80043c6:	9316      	str	r3, [sp, #88]	; 0x58
 80043c8:	f015 0320 	ands.w	r3, r5, #32
 80043cc:	f000 80b4 	beq.w	8004538 <_svfprintf_r+0x6a0>
 80043d0:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80043d2:	2300      	movs	r3, #0
 80043d4:	1de2      	adds	r2, r4, #7
 80043d6:	f022 0207 	bic.w	r2, r2, #7
 80043da:	f102 0508 	add.w	r5, r2, #8
 80043de:	9514      	str	r5, [sp, #80]	; 0x50
 80043e0:	e9d2 4500 	ldrd	r4, r5, [r2]
 80043e4:	e659      	b.n	800409a <_svfprintf_r+0x202>
 80043e6:	f899 3000 	ldrb.w	r3, [r9]
 80043ea:	f109 0401 	add.w	r4, r9, #1
 80043ee:	2b2a      	cmp	r3, #42	; 0x2a
 80043f0:	f000 8791 	beq.w	8005316 <_svfprintf_r+0x147e>
 80043f4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80043f8:	2909      	cmp	r1, #9
 80043fa:	bf82      	ittt	hi
 80043fc:	46a1      	movhi	r9, r4
 80043fe:	2400      	movhi	r4, #0
 8004400:	940c      	strhi	r4, [sp, #48]	; 0x30
 8004402:	f63f adb4 	bhi.w	8003f6e <_svfprintf_r+0xd6>
 8004406:	2000      	movs	r0, #0
 8004408:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800440c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004410:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004414:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004418:	2909      	cmp	r1, #9
 800441a:	d9f5      	bls.n	8004408 <_svfprintf_r+0x570>
 800441c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004420:	46a1      	mov	r9, r4
 8004422:	900c      	str	r0, [sp, #48]	; 0x30
 8004424:	e5a3      	b.n	8003f6e <_svfprintf_r+0xd6>
 8004426:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004428:	9316      	str	r3, [sp, #88]	; 0x58
 800442a:	f045 0510 	orr.w	r5, r5, #16
 800442e:	950a      	str	r5, [sp, #40]	; 0x28
 8004430:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004432:	06a3      	lsls	r3, r4, #26
 8004434:	f53f ae27 	bmi.w	8004086 <_svfprintf_r+0x1ee>
 8004438:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800443a:	06ed      	lsls	r5, r5, #27
 800443c:	f100 83c4 	bmi.w	8004bc8 <_svfprintf_r+0xd30>
 8004440:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004442:	0664      	lsls	r4, r4, #25
 8004444:	f140 83c0 	bpl.w	8004bc8 <_svfprintf_r+0xd30>
 8004448:	9814      	ldr	r0, [sp, #80]	; 0x50
 800444a:	2500      	movs	r5, #0
 800444c:	2301      	movs	r3, #1
 800444e:	3004      	adds	r0, #4
 8004450:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004454:	9014      	str	r0, [sp, #80]	; 0x50
 8004456:	e620      	b.n	800409a <_svfprintf_r+0x202>
 8004458:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800445a:	9316      	str	r3, [sp, #88]	; 0x58
 800445c:	f044 0410 	orr.w	r4, r4, #16
 8004460:	940a      	str	r4, [sp, #40]	; 0x28
 8004462:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004464:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004468:	06a9      	lsls	r1, r5, #26
 800446a:	f140 8165 	bpl.w	8004738 <_svfprintf_r+0x8a0>
 800446e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004470:	1de3      	adds	r3, r4, #7
 8004472:	f023 0307 	bic.w	r3, r3, #7
 8004476:	f103 0508 	add.w	r5, r3, #8
 800447a:	9514      	str	r5, [sp, #80]	; 0x50
 800447c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004480:	4614      	mov	r4, r2
 8004482:	461d      	mov	r5, r3
 8004484:	2a00      	cmp	r2, #0
 8004486:	f173 0000 	sbcs.w	r0, r3, #0
 800448a:	f2c0 83bb 	blt.w	8004c04 <_svfprintf_r+0xd6c>
 800448e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004492:	2301      	movs	r3, #1
 8004494:	e605      	b.n	80040a2 <_svfprintf_r+0x20a>
 8004496:	bf00      	nop
 8004498:	08009f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, pc}
 800449c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800449e:	9316      	str	r3, [sp, #88]	; 0x58
 80044a0:	0725      	lsls	r5, r4, #28
 80044a2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80044a6:	f140 84ab 	bpl.w	8004e00 <_svfprintf_r+0xf68>
 80044aa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80044ac:	1deb      	adds	r3, r5, #7
 80044ae:	f023 0307 	bic.w	r3, r3, #7
 80044b2:	f103 0408 	add.w	r4, r3, #8
 80044b6:	9414      	str	r4, [sp, #80]	; 0x50
 80044b8:	681d      	ldr	r5, [r3, #0]
 80044ba:	951b      	str	r5, [sp, #108]	; 0x6c
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	931c      	str	r3, [sp, #112]	; 0x70
 80044c0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80044c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80044c4:	f003 f802 	bl	80074cc <__fpclassifyd>
 80044c8:	2801      	cmp	r0, #1
 80044ca:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80044cc:	f040 8478 	bne.w	8004dc0 <_svfprintf_r+0xf28>
 80044d0:	2200      	movs	r2, #0
 80044d2:	2300      	movs	r3, #0
 80044d4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80044d6:	f005 f953 	bl	8009780 <__aeabi_dcmplt>
 80044da:	2800      	cmp	r0, #0
 80044dc:	f040 864a 	bne.w	8005174 <_svfprintf_r+0x12dc>
 80044e0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80044e4:	2503      	movs	r5, #3
 80044e6:	2400      	movs	r4, #0
 80044e8:	f24a 1824 	movw	r8, #41252	; 0xa124
 80044ec:	f24a 1320 	movw	r3, #41248	; 0xa120
 80044f0:	950d      	str	r5, [sp, #52]	; 0x34
 80044f2:	f6c0 0800 	movt	r8, #2048	; 0x800
 80044f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80044fc:	940c      	str	r4, [sp, #48]	; 0x30
 80044fe:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004500:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004504:	950a      	str	r5, [sp, #40]	; 0x28
 8004506:	2503      	movs	r5, #3
 8004508:	2c47      	cmp	r4, #71	; 0x47
 800450a:	bfd8      	it	le
 800450c:	4698      	movle	r8, r3
 800450e:	9510      	str	r5, [sp, #64]	; 0x40
 8004510:	2400      	movs	r4, #0
 8004512:	9418      	str	r4, [sp, #96]	; 0x60
 8004514:	e601      	b.n	800411a <_svfprintf_r+0x282>
 8004516:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004518:	f045 0508 	orr.w	r5, r5, #8
 800451c:	950a      	str	r5, [sp, #40]	; 0x28
 800451e:	f899 3000 	ldrb.w	r3, [r9]
 8004522:	e522      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004524:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004526:	9316      	str	r3, [sp, #88]	; 0x58
 8004528:	f044 0410 	orr.w	r4, r4, #16
 800452c:	940a      	str	r4, [sp, #40]	; 0x28
 800452e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004530:	f015 0320 	ands.w	r3, r5, #32
 8004534:	f47f af4c 	bne.w	80043d0 <_svfprintf_r+0x538>
 8004538:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800453a:	f014 0210 	ands.w	r2, r4, #16
 800453e:	f040 834c 	bne.w	8004bda <_svfprintf_r+0xd42>
 8004542:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004544:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004548:	f000 8347 	beq.w	8004bda <_svfprintf_r+0xd42>
 800454c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800454e:	4613      	mov	r3, r2
 8004550:	2500      	movs	r5, #0
 8004552:	3004      	adds	r0, #4
 8004554:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004558:	9014      	str	r0, [sp, #80]	; 0x50
 800455a:	e59e      	b.n	800409a <_svfprintf_r+0x202>
 800455c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800455e:	f045 0520 	orr.w	r5, r5, #32
 8004562:	950a      	str	r5, [sp, #40]	; 0x28
 8004564:	f899 3000 	ldrb.w	r3, [r9]
 8004568:	e4ff      	b.n	8003f6a <_svfprintf_r+0xd2>
 800456a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800456c:	2500      	movs	r5, #0
 800456e:	9316      	str	r3, [sp, #88]	; 0x58
 8004570:	3404      	adds	r4, #4
 8004572:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8004576:	f854 8c04 	ldr.w	r8, [r4, #-4]
 800457a:	f1b8 0f00 	cmp.w	r8, #0
 800457e:	f000 85d9 	beq.w	8005134 <_svfprintf_r+0x129c>
 8004582:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004584:	2800      	cmp	r0, #0
 8004586:	4640      	mov	r0, r8
 8004588:	f2c0 85ab 	blt.w	80050e2 <_svfprintf_r+0x124a>
 800458c:	4629      	mov	r1, r5
 800458e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004590:	f002 fa60 	bl	8006a54 <memchr>
 8004594:	2800      	cmp	r0, #0
 8004596:	f000 85ff 	beq.w	8005198 <_svfprintf_r+0x1300>
 800459a:	9414      	str	r4, [sp, #80]	; 0x50
 800459c:	ebc8 0000 	rsb	r0, r8, r0
 80045a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80045a2:	950c      	str	r5, [sp, #48]	; 0x30
 80045a4:	42a0      	cmp	r0, r4
 80045a6:	bfb8      	it	lt
 80045a8:	4604      	movlt	r4, r0
 80045aa:	9410      	str	r4, [sp, #64]	; 0x40
 80045ac:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 80045b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80045b2:	950d      	str	r5, [sp, #52]	; 0x34
 80045b4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80045b8:	9418      	str	r4, [sp, #96]	; 0x60
 80045ba:	e5ae      	b.n	800411a <_svfprintf_r+0x282>
 80045bc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80045be:	f24a 1444 	movw	r4, #41284	; 0xa144
 80045c2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80045c6:	9316      	str	r3, [sp, #88]	; 0x58
 80045c8:	06a8      	lsls	r0, r5, #26
 80045ca:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80045ce:	9419      	str	r4, [sp, #100]	; 0x64
 80045d0:	f140 809c 	bpl.w	800470c <_svfprintf_r+0x874>
 80045d4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80045d6:	1de3      	adds	r3, r4, #7
 80045d8:	f023 0307 	bic.w	r3, r3, #7
 80045dc:	f103 0508 	add.w	r5, r3, #8
 80045e0:	9514      	str	r5, [sp, #80]	; 0x50
 80045e2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80045e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80045e8:	07c3      	lsls	r3, r0, #31
 80045ea:	f140 8227 	bpl.w	8004a3c <_svfprintf_r+0xba4>
 80045ee:	ea54 0105 	orrs.w	r1, r4, r5
 80045f2:	f000 8223 	beq.w	8004a3c <_svfprintf_r+0xba4>
 80045f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80045f8:	2330      	movs	r3, #48	; 0x30
 80045fa:	f040 0002 	orr.w	r0, r0, #2
 80045fe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004602:	900a      	str	r0, [sp, #40]	; 0x28
 8004604:	2302      	movs	r3, #2
 8004606:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 800460a:	e546      	b.n	800409a <_svfprintf_r+0x202>
 800460c:	f899 3000 	ldrb.w	r3, [r9]
 8004610:	222b      	movs	r2, #43	; 0x2b
 8004612:	e4aa      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004614:	f899 3000 	ldrb.w	r3, [r9]
 8004618:	4649      	mov	r1, r9
 800461a:	2b6c      	cmp	r3, #108	; 0x6c
 800461c:	bf05      	ittet	eq
 800461e:	f109 0901 	addeq.w	r9, r9, #1
 8004622:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004624:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004626:	f045 0520 	orreq.w	r5, r5, #32
 800462a:	bf0b      	itete	eq
 800462c:	784b      	ldrbeq	r3, [r1, #1]
 800462e:	f044 0410 	orrne.w	r4, r4, #16
 8004632:	950a      	streq	r5, [sp, #40]	; 0x28
 8004634:	940a      	strne	r4, [sp, #40]	; 0x28
 8004636:	e498      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004638:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800463a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800463e:	06a9      	lsls	r1, r5, #26
 8004640:	f140 83eb 	bpl.w	8004e1a <_svfprintf_r+0xf82>
 8004644:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004646:	6821      	ldr	r1, [r4, #0]
 8004648:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800464a:	4622      	mov	r2, r4
 800464c:	17e5      	asrs	r5, r4, #31
 800464e:	462b      	mov	r3, r5
 8004650:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004652:	e9c1 2300 	strd	r2, r3, [r1]
 8004656:	3504      	adds	r5, #4
 8004658:	9514      	str	r5, [sp, #80]	; 0x50
 800465a:	e453      	b.n	8003f04 <_svfprintf_r+0x6c>
 800465c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800465e:	f24a 1044 	movw	r0, #41284	; 0xa144
 8004662:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004664:	2378      	movs	r3, #120	; 0x78
 8004666:	f6c0 0000 	movt	r0, #2048	; 0x800
 800466a:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 800466e:	f045 0502 	orr.w	r5, r5, #2
 8004672:	9316      	str	r3, [sp, #88]	; 0x58
 8004674:	950a      	str	r5, [sp, #40]	; 0x28
 8004676:	2330      	movs	r3, #48	; 0x30
 8004678:	1d15      	adds	r5, r2, #4
 800467a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800467e:	9514      	str	r5, [sp, #80]	; 0x50
 8004680:	2302      	movs	r3, #2
 8004682:	6814      	ldr	r4, [r2, #0]
 8004684:	2500      	movs	r5, #0
 8004686:	9019      	str	r0, [sp, #100]	; 0x64
 8004688:	e507      	b.n	800409a <_svfprintf_r+0x202>
 800468a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800468c:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004690:	940a      	str	r4, [sp, #40]	; 0x28
 8004692:	f899 3000 	ldrb.w	r3, [r9]
 8004696:	e468      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004698:	f899 3000 	ldrb.w	r3, [r9]
 800469c:	2a00      	cmp	r2, #0
 800469e:	f47f ac64 	bne.w	8003f6a <_svfprintf_r+0xd2>
 80046a2:	2220      	movs	r2, #32
 80046a4:	e461      	b.n	8003f6a <_svfprintf_r+0xd2>
 80046a6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046a8:	f045 0501 	orr.w	r5, r5, #1
 80046ac:	950a      	str	r5, [sp, #40]	; 0x28
 80046ae:	f899 3000 	ldrb.w	r3, [r9]
 80046b2:	e45a      	b.n	8003f6a <_svfprintf_r+0xd2>
 80046b4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80046b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80046b8:	6824      	ldr	r4, [r4, #0]
 80046ba:	1d2b      	adds	r3, r5, #4
 80046bc:	2c00      	cmp	r4, #0
 80046be:	9413      	str	r4, [sp, #76]	; 0x4c
 80046c0:	f6ff acb5 	blt.w	800402e <_svfprintf_r+0x196>
 80046c4:	9314      	str	r3, [sp, #80]	; 0x50
 80046c6:	f899 3000 	ldrb.w	r3, [r9]
 80046ca:	e44e      	b.n	8003f6a <_svfprintf_r+0xd2>
 80046cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80046ce:	2401      	movs	r4, #1
 80046d0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80046d2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80046d6:	9316      	str	r3, [sp, #88]	; 0x58
 80046d8:	2300      	movs	r3, #0
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	3504      	adds	r5, #4
 80046de:	469a      	mov	sl, r3
 80046e0:	940d      	str	r4, [sp, #52]	; 0x34
 80046e2:	9514      	str	r5, [sp, #80]	; 0x50
 80046e4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80046e8:	930c      	str	r3, [sp, #48]	; 0x30
 80046ea:	9318      	str	r3, [sp, #96]	; 0x60
 80046ec:	9410      	str	r4, [sp, #64]	; 0x40
 80046ee:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 80046f2:	e518      	b.n	8004126 <_svfprintf_r+0x28e>
 80046f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046f6:	f24a 1430 	movw	r4, #41264	; 0xa130
 80046fa:	f6c0 0400 	movt	r4, #2048	; 0x800
 80046fe:	9316      	str	r3, [sp, #88]	; 0x58
 8004700:	06a8      	lsls	r0, r5, #26
 8004702:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004706:	9419      	str	r4, [sp, #100]	; 0x64
 8004708:	f53f af64 	bmi.w	80045d4 <_svfprintf_r+0x73c>
 800470c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800470e:	06e1      	lsls	r1, r4, #27
 8004710:	f100 8253 	bmi.w	8004bba <_svfprintf_r+0xd22>
 8004714:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004716:	0662      	lsls	r2, r4, #25
 8004718:	f140 824f 	bpl.w	8004bba <_svfprintf_r+0xd22>
 800471c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800471e:	2500      	movs	r5, #0
 8004720:	3004      	adds	r0, #4
 8004722:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004726:	9014      	str	r0, [sp, #80]	; 0x50
 8004728:	e75d      	b.n	80045e6 <_svfprintf_r+0x74e>
 800472a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800472c:	9316      	str	r3, [sp, #88]	; 0x58
 800472e:	06a9      	lsls	r1, r5, #26
 8004730:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004734:	f53f ae9b 	bmi.w	800446e <_svfprintf_r+0x5d6>
 8004738:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800473a:	06e2      	lsls	r2, r4, #27
 800473c:	f100 8255 	bmi.w	8004bea <_svfprintf_r+0xd52>
 8004740:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004742:	0663      	lsls	r3, r4, #25
 8004744:	f140 8251 	bpl.w	8004bea <_svfprintf_r+0xd52>
 8004748:	9814      	ldr	r0, [sp, #80]	; 0x50
 800474a:	3004      	adds	r0, #4
 800474c:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004750:	9014      	str	r0, [sp, #80]	; 0x50
 8004752:	4622      	mov	r2, r4
 8004754:	17e5      	asrs	r5, r4, #31
 8004756:	462b      	mov	r3, r5
 8004758:	e694      	b.n	8004484 <_svfprintf_r+0x5ec>
 800475a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800475c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004760:	950a      	str	r5, [sp, #40]	; 0x28
 8004762:	f899 3000 	ldrb.w	r3, [r9]
 8004766:	e400      	b.n	8003f6a <_svfprintf_r+0xd2>
 8004768:	2400      	movs	r4, #0
 800476a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800476e:	4620      	mov	r0, r4
 8004770:	9413      	str	r4, [sp, #76]	; 0x4c
 8004772:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004776:	f819 3b01 	ldrb.w	r3, [r9], #1
 800477a:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800477e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004782:	2909      	cmp	r1, #9
 8004784:	d9f5      	bls.n	8004772 <_svfprintf_r+0x8da>
 8004786:	9013      	str	r0, [sp, #76]	; 0x4c
 8004788:	f7ff bbf1 	b.w	8003f6e <_svfprintf_r+0xd6>
 800478c:	9316      	str	r3, [sp, #88]	; 0x58
 800478e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004792:	2b00      	cmp	r3, #0
 8004794:	f43f ac5e 	beq.w	8004054 <_svfprintf_r+0x1bc>
 8004798:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800479a:	2300      	movs	r3, #0
 800479c:	2501      	movs	r5, #1
 800479e:	469a      	mov	sl, r3
 80047a0:	950d      	str	r5, [sp, #52]	; 0x34
 80047a2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80047a6:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 80047aa:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80047ae:	930c      	str	r3, [sp, #48]	; 0x30
 80047b0:	9318      	str	r3, [sp, #96]	; 0x60
 80047b2:	9510      	str	r5, [sp, #64]	; 0x40
 80047b4:	e4b7      	b.n	8004126 <_svfprintf_r+0x28e>
 80047b6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80047b8:	aa2b      	add	r2, sp, #172	; 0xac
 80047ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047bc:	f003 f810 	bl	80077e0 <__ssprint_r>
 80047c0:	2800      	cmp	r0, #0
 80047c2:	f47f ac4e 	bne.w	8004062 <_svfprintf_r+0x1ca>
 80047c6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80047ca:	af38      	add	r7, sp, #224	; 0xe0
 80047cc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80047ce:	e509      	b.n	80041e4 <_svfprintf_r+0x34c>
 80047d0:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80047d2:	2d65      	cmp	r5, #101	; 0x65
 80047d4:	f340 80b9 	ble.w	800494a <_svfprintf_r+0xab2>
 80047d8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80047da:	2200      	movs	r2, #0
 80047dc:	2300      	movs	r3, #0
 80047de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80047e0:	f004 ffc4 	bl	800976c <__aeabi_dcmpeq>
 80047e4:	2800      	cmp	r0, #0
 80047e6:	f000 812c 	beq.w	8004a42 <_svfprintf_r+0xbaa>
 80047ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80047ec:	2201      	movs	r2, #1
 80047ee:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80047f0:	3401      	adds	r4, #1
 80047f2:	4413      	add	r3, r2
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	2b07      	cmp	r3, #7
 80047f8:	942d      	str	r4, [sp, #180]	; 0xb4
 80047fa:	603d      	str	r5, [r7, #0]
 80047fc:	bfd8      	it	le
 80047fe:	3708      	addle	r7, #8
 8004800:	932c      	str	r3, [sp, #176]	; 0xb0
 8004802:	f300 8316 	bgt.w	8004e32 <_svfprintf_r+0xf9a>
 8004806:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004808:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800480a:	42ab      	cmp	r3, r5
 800480c:	db03      	blt.n	8004816 <_svfprintf_r+0x97e>
 800480e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004810:	07ed      	lsls	r5, r5, #31
 8004812:	f57f ad68 	bpl.w	80042e6 <_svfprintf_r+0x44e>
 8004816:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004818:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800481a:	442c      	add	r4, r5
 800481c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800481e:	3301      	adds	r3, #1
 8004820:	942d      	str	r4, [sp, #180]	; 0xb4
 8004822:	2b07      	cmp	r3, #7
 8004824:	932c      	str	r3, [sp, #176]	; 0xb0
 8004826:	603d      	str	r5, [r7, #0]
 8004828:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800482a:	607d      	str	r5, [r7, #4]
 800482c:	bfd8      	it	le
 800482e:	3708      	addle	r7, #8
 8004830:	f300 835e 	bgt.w	8004ef0 <_svfprintf_r+0x1058>
 8004834:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004836:	f105 38ff 	add.w	r8, r5, #4294967295
 800483a:	f1b8 0f00 	cmp.w	r8, #0
 800483e:	f77f ad52 	ble.w	80042e6 <_svfprintf_r+0x44e>
 8004842:	f1b8 0f10 	cmp.w	r8, #16
 8004846:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004848:	f340 81aa 	ble.w	8004ba0 <_svfprintf_r+0xd08>
 800484c:	4dac      	ldr	r5, [pc, #688]	; (8004b00 <_svfprintf_r+0xc68>)
 800484e:	f04f 0a10 	mov.w	sl, #16
 8004852:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004856:	950f      	str	r5, [sp, #60]	; 0x3c
 8004858:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800485a:	e005      	b.n	8004868 <_svfprintf_r+0x9d0>
 800485c:	f1a8 0810 	sub.w	r8, r8, #16
 8004860:	f1b8 0f10 	cmp.w	r8, #16
 8004864:	f340 819e 	ble.w	8004ba4 <_svfprintf_r+0xd0c>
 8004868:	3301      	adds	r3, #1
 800486a:	3410      	adds	r4, #16
 800486c:	2b07      	cmp	r3, #7
 800486e:	e887 0440 	stmia.w	r7, {r6, sl}
 8004872:	932c      	str	r3, [sp, #176]	; 0xb0
 8004874:	f107 0708 	add.w	r7, r7, #8
 8004878:	942d      	str	r4, [sp, #180]	; 0xb4
 800487a:	ddef      	ble.n	800485c <_svfprintf_r+0x9c4>
 800487c:	4628      	mov	r0, r5
 800487e:	4659      	mov	r1, fp
 8004880:	aa2b      	add	r2, sp, #172	; 0xac
 8004882:	af38      	add	r7, sp, #224	; 0xe0
 8004884:	f002 ffac 	bl	80077e0 <__ssprint_r>
 8004888:	2800      	cmp	r0, #0
 800488a:	f47f abea 	bne.w	8004062 <_svfprintf_r+0x1ca>
 800488e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004890:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004892:	e7e3      	b.n	800485c <_svfprintf_r+0x9c4>
 8004894:	2b00      	cmp	r3, #0
 8004896:	f040 80b4 	bne.w	8004a02 <_svfprintf_r+0xb6a>
 800489a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800489c:	07e2      	lsls	r2, r4, #31
 800489e:	bf5c      	itt	pl
 80048a0:	9310      	strpl	r3, [sp, #64]	; 0x40
 80048a2:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 80048a6:	f57f ac30 	bpl.w	800410a <_svfprintf_r+0x272>
 80048aa:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80048ac:	2330      	movs	r3, #48	; 0x30
 80048ae:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 80048b2:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 80048b6:	9510      	str	r5, [sp, #64]	; 0x40
 80048b8:	e427      	b.n	800410a <_svfprintf_r+0x272>
 80048ba:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80048bc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80048be:	1a45      	subs	r5, r0, r1
 80048c0:	2d00      	cmp	r5, #0
 80048c2:	f77f acb4 	ble.w	800422e <_svfprintf_r+0x396>
 80048c6:	2d10      	cmp	r5, #16
 80048c8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80048ca:	bfdc      	itt	le
 80048cc:	4a8c      	ldrle	r2, [pc, #560]	; (8004b00 <_svfprintf_r+0xc68>)
 80048ce:	920f      	strle	r2, [sp, #60]	; 0x3c
 80048d0:	dd24      	ble.n	800491c <_svfprintf_r+0xa84>
 80048d2:	488b      	ldr	r0, [pc, #556]	; (8004b00 <_svfprintf_r+0xc68>)
 80048d4:	4622      	mov	r2, r4
 80048d6:	f04f 0b10 	mov.w	fp, #16
 80048da:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 80048de:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80048e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80048e2:	e002      	b.n	80048ea <_svfprintf_r+0xa52>
 80048e4:	3d10      	subs	r5, #16
 80048e6:	2d10      	cmp	r5, #16
 80048e8:	dd17      	ble.n	800491a <_svfprintf_r+0xa82>
 80048ea:	3301      	adds	r3, #1
 80048ec:	3210      	adds	r2, #16
 80048ee:	2b07      	cmp	r3, #7
 80048f0:	e887 0840 	stmia.w	r7, {r6, fp}
 80048f4:	932c      	str	r3, [sp, #176]	; 0xb0
 80048f6:	f107 0708 	add.w	r7, r7, #8
 80048fa:	922d      	str	r2, [sp, #180]	; 0xb4
 80048fc:	ddf2      	ble.n	80048e4 <_svfprintf_r+0xa4c>
 80048fe:	4650      	mov	r0, sl
 8004900:	4621      	mov	r1, r4
 8004902:	aa2b      	add	r2, sp, #172	; 0xac
 8004904:	af38      	add	r7, sp, #224	; 0xe0
 8004906:	f002 ff6b 	bl	80077e0 <__ssprint_r>
 800490a:	2800      	cmp	r0, #0
 800490c:	f47f aba9 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004910:	3d10      	subs	r5, #16
 8004912:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004914:	2d10      	cmp	r5, #16
 8004916:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004918:	dce7      	bgt.n	80048ea <_svfprintf_r+0xa52>
 800491a:	4614      	mov	r4, r2
 800491c:	3301      	adds	r3, #1
 800491e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004920:	2b07      	cmp	r3, #7
 8004922:	442c      	add	r4, r5
 8004924:	932c      	str	r3, [sp, #176]	; 0xb0
 8004926:	e887 0022 	stmia.w	r7, {r1, r5}
 800492a:	bfd8      	it	le
 800492c:	3708      	addle	r7, #8
 800492e:	942d      	str	r4, [sp, #180]	; 0xb4
 8004930:	f77f ac7d 	ble.w	800422e <_svfprintf_r+0x396>
 8004934:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004936:	aa2b      	add	r2, sp, #172	; 0xac
 8004938:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800493a:	f002 ff51 	bl	80077e0 <__ssprint_r>
 800493e:	2800      	cmp	r0, #0
 8004940:	f47f ab8f 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004944:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004946:	af38      	add	r7, sp, #224	; 0xe0
 8004948:	e471      	b.n	800422e <_svfprintf_r+0x396>
 800494a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800494c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800494e:	2d01      	cmp	r5, #1
 8004950:	f340 81e2 	ble.w	8004d18 <_svfprintf_r+0xe80>
 8004954:	2101      	movs	r1, #1
 8004956:	1c62      	adds	r2, r4, #1
 8004958:	440b      	add	r3, r1
 800495a:	f8c7 8000 	str.w	r8, [r7]
 800495e:	2b07      	cmp	r3, #7
 8004960:	6079      	str	r1, [r7, #4]
 8004962:	922d      	str	r2, [sp, #180]	; 0xb4
 8004964:	bfd8      	it	le
 8004966:	3708      	addle	r7, #8
 8004968:	932c      	str	r3, [sp, #176]	; 0xb0
 800496a:	f300 81f4 	bgt.w	8004d56 <_svfprintf_r+0xebe>
 800496e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004970:	1c5c      	adds	r4, r3, #1
 8004972:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004976:	2c07      	cmp	r4, #7
 8004978:	942c      	str	r4, [sp, #176]	; 0xb0
 800497a:	603d      	str	r5, [r7, #0]
 800497c:	4492      	add	sl, r2
 800497e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004980:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004984:	607d      	str	r5, [r7, #4]
 8004986:	bfd8      	it	le
 8004988:	3708      	addle	r7, #8
 800498a:	f300 81d7 	bgt.w	8004d3c <_svfprintf_r+0xea4>
 800498e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004990:	2200      	movs	r2, #0
 8004992:	2300      	movs	r3, #0
 8004994:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004996:	f004 fee9 	bl	800976c <__aeabi_dcmpeq>
 800499a:	2800      	cmp	r0, #0
 800499c:	f040 80b2 	bne.w	8004b04 <_svfprintf_r+0xc6c>
 80049a0:	3401      	adds	r4, #1
 80049a2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80049a4:	2c07      	cmp	r4, #7
 80049a6:	f108 0201 	add.w	r2, r8, #1
 80049aa:	f105 33ff 	add.w	r3, r5, #4294967295
 80049ae:	942c      	str	r4, [sp, #176]	; 0xb0
 80049b0:	449a      	add	sl, r3
 80049b2:	603a      	str	r2, [r7, #0]
 80049b4:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 80049b8:	607b      	str	r3, [r7, #4]
 80049ba:	f300 80e4 	bgt.w	8004b86 <_svfprintf_r+0xcee>
 80049be:	3708      	adds	r7, #8
 80049c0:	1c63      	adds	r3, r4, #1
 80049c2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80049c4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80049c6:	2b07      	cmp	r3, #7
 80049c8:	aa27      	add	r2, sp, #156	; 0x9c
 80049ca:	932c      	str	r3, [sp, #176]	; 0xb0
 80049cc:	4454      	add	r4, sl
 80049ce:	e887 0024 	stmia.w	r7, {r2, r5}
 80049d2:	942d      	str	r4, [sp, #180]	; 0xb4
 80049d4:	f77f ac86 	ble.w	80042e4 <_svfprintf_r+0x44c>
 80049d8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80049da:	aa2b      	add	r2, sp, #172	; 0xac
 80049dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049de:	f002 feff 	bl	80077e0 <__ssprint_r>
 80049e2:	2800      	cmp	r0, #0
 80049e4:	f47f ab3d 	bne.w	8004062 <_svfprintf_r+0x1ca>
 80049e8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80049ea:	af38      	add	r7, sp, #224	; 0xe0
 80049ec:	e47b      	b.n	80042e6 <_svfprintf_r+0x44e>
 80049ee:	980e      	ldr	r0, [sp, #56]	; 0x38
 80049f0:	aa2b      	add	r2, sp, #172	; 0xac
 80049f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049f4:	f002 fef4 	bl	80077e0 <__ssprint_r>
 80049f8:	2800      	cmp	r0, #0
 80049fa:	f43f acc3 	beq.w	8004384 <_svfprintf_r+0x4ec>
 80049fe:	f7ff bb30 	b.w	8004062 <_svfprintf_r+0x1ca>
 8004a02:	9210      	str	r2, [sp, #64]	; 0x40
 8004a04:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004a08:	f7ff bb7f 	b.w	800410a <_svfprintf_r+0x272>
 8004a0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004a0e:	aa2b      	add	r2, sp, #172	; 0xac
 8004a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a12:	f002 fee5 	bl	80077e0 <__ssprint_r>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	f47f ab23 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004a1c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004a1e:	af38      	add	r7, sp, #224	; 0xe0
 8004a20:	f7ff bbf2 	b.w	8004208 <_svfprintf_r+0x370>
 8004a24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004a26:	aa2b      	add	r2, sp, #172	; 0xac
 8004a28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a2a:	f002 fed9 	bl	80077e0 <__ssprint_r>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	f47f ab17 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004a34:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004a36:	af38      	add	r7, sp, #224	; 0xe0
 8004a38:	f7ff bbf6 	b.w	8004228 <_svfprintf_r+0x390>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	f7ff bb2c 	b.w	800409a <_svfprintf_r+0x202>
 8004a42:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f340 81ff 	ble.w	8004e48 <_svfprintf_r+0xfb0>
 8004a4a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a4c:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004a4e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004a50:	4285      	cmp	r5, r0
 8004a52:	bfa8      	it	ge
 8004a54:	4605      	movge	r5, r0
 8004a56:	2d00      	cmp	r5, #0
 8004a58:	4441      	add	r1, r8
 8004a5a:	910c      	str	r1, [sp, #48]	; 0x30
 8004a5c:	dd0c      	ble.n	8004a78 <_svfprintf_r+0xbe0>
 8004a5e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a60:	442c      	add	r4, r5
 8004a62:	f8c7 8000 	str.w	r8, [r7]
 8004a66:	3301      	adds	r3, #1
 8004a68:	607d      	str	r5, [r7, #4]
 8004a6a:	2b07      	cmp	r3, #7
 8004a6c:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a6e:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a70:	bfd8      	it	le
 8004a72:	3708      	addle	r7, #8
 8004a74:	f300 8343 	bgt.w	80050fe <_svfprintf_r+0x1266>
 8004a78:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004a7a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004a7e:	ebc5 0a02 	rsb	sl, r5, r2
 8004a82:	f1ba 0f00 	cmp.w	sl, #0
 8004a86:	f340 80dd 	ble.w	8004c44 <_svfprintf_r+0xdac>
 8004a8a:	f1ba 0f10 	cmp.w	sl, #16
 8004a8e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a90:	bfdc      	itt	le
 8004a92:	4d1b      	ldrle	r5, [pc, #108]	; (8004b00 <_svfprintf_r+0xc68>)
 8004a94:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004a96:	f340 80c0 	ble.w	8004c1a <_svfprintf_r+0xd82>
 8004a9a:	4d19      	ldr	r5, [pc, #100]	; (8004b00 <_svfprintf_r+0xc68>)
 8004a9c:	4622      	mov	r2, r4
 8004a9e:	f04f 0b10 	mov.w	fp, #16
 8004aa2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004aa4:	950f      	str	r5, [sp, #60]	; 0x3c
 8004aa6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004aa8:	e005      	b.n	8004ab6 <_svfprintf_r+0xc1e>
 8004aaa:	f1aa 0a10 	sub.w	sl, sl, #16
 8004aae:	f1ba 0f10 	cmp.w	sl, #16
 8004ab2:	f340 80b1 	ble.w	8004c18 <_svfprintf_r+0xd80>
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	3210      	adds	r2, #16
 8004aba:	2b07      	cmp	r3, #7
 8004abc:	e887 0840 	stmia.w	r7, {r6, fp}
 8004ac0:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ac2:	f107 0708 	add.w	r7, r7, #8
 8004ac6:	922d      	str	r2, [sp, #180]	; 0xb4
 8004ac8:	ddef      	ble.n	8004aaa <_svfprintf_r+0xc12>
 8004aca:	4628      	mov	r0, r5
 8004acc:	4621      	mov	r1, r4
 8004ace:	aa2b      	add	r2, sp, #172	; 0xac
 8004ad0:	af38      	add	r7, sp, #224	; 0xe0
 8004ad2:	f002 fe85 	bl	80077e0 <__ssprint_r>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	f47f aac3 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004adc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004ade:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ae0:	e7e3      	b.n	8004aaa <_svfprintf_r+0xc12>
 8004ae2:	2d00      	cmp	r5, #0
 8004ae4:	bf08      	it	eq
 8004ae6:	2c0a      	cmpeq	r4, #10
 8004ae8:	f080 8141 	bcs.w	8004d6e <_svfprintf_r+0xed6>
 8004aec:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004aee:	3430      	adds	r4, #48	; 0x30
 8004af0:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004af4:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004af8:	9510      	str	r5, [sp, #64]	; 0x40
 8004afa:	f7ff bb06 	b.w	800410a <_svfprintf_r+0x272>
 8004afe:	bf00      	nop
 8004b00:	08009f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, pc}
 8004b04:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004b06:	f105 38ff 	add.w	r8, r5, #4294967295
 8004b0a:	f1b8 0f00 	cmp.w	r8, #0
 8004b0e:	f77f af57 	ble.w	80049c0 <_svfprintf_r+0xb28>
 8004b12:	f1b8 0f10 	cmp.w	r8, #16
 8004b16:	bfdc      	itt	le
 8004b18:	4ba8      	ldrle	r3, [pc, #672]	; (8004dbc <_svfprintf_r+0xf24>)
 8004b1a:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004b1c:	dd28      	ble.n	8004b70 <_svfprintf_r+0xcd8>
 8004b1e:	4da7      	ldr	r5, [pc, #668]	; (8004dbc <_svfprintf_r+0xf24>)
 8004b20:	4653      	mov	r3, sl
 8004b22:	f04f 0b10 	mov.w	fp, #16
 8004b26:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004b2a:	950f      	str	r5, [sp, #60]	; 0x3c
 8004b2c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004b2e:	e004      	b.n	8004b3a <_svfprintf_r+0xca2>
 8004b30:	f1a8 0810 	sub.w	r8, r8, #16
 8004b34:	f1b8 0f10 	cmp.w	r8, #16
 8004b38:	dd19      	ble.n	8004b6e <_svfprintf_r+0xcd6>
 8004b3a:	3401      	adds	r4, #1
 8004b3c:	3310      	adds	r3, #16
 8004b3e:	2c07      	cmp	r4, #7
 8004b40:	e887 0840 	stmia.w	r7, {r6, fp}
 8004b44:	942c      	str	r4, [sp, #176]	; 0xb0
 8004b46:	f107 0708 	add.w	r7, r7, #8
 8004b4a:	932d      	str	r3, [sp, #180]	; 0xb4
 8004b4c:	ddf0      	ble.n	8004b30 <_svfprintf_r+0xc98>
 8004b4e:	4628      	mov	r0, r5
 8004b50:	4651      	mov	r1, sl
 8004b52:	aa2b      	add	r2, sp, #172	; 0xac
 8004b54:	af38      	add	r7, sp, #224	; 0xe0
 8004b56:	f002 fe43 	bl	80077e0 <__ssprint_r>
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	f47f aa81 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004b60:	f1a8 0810 	sub.w	r8, r8, #16
 8004b64:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004b66:	f1b8 0f10 	cmp.w	r8, #16
 8004b6a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004b6c:	dce5      	bgt.n	8004b3a <_svfprintf_r+0xca2>
 8004b6e:	469a      	mov	sl, r3
 8004b70:	3401      	adds	r4, #1
 8004b72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b74:	2c07      	cmp	r4, #7
 8004b76:	44c2      	add	sl, r8
 8004b78:	942c      	str	r4, [sp, #176]	; 0xb0
 8004b7a:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004b7e:	e887 0108 	stmia.w	r7, {r3, r8}
 8004b82:	f77f af1c 	ble.w	80049be <_svfprintf_r+0xb26>
 8004b86:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b88:	aa2b      	add	r2, sp, #172	; 0xac
 8004b8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b8c:	f002 fe28 	bl	80077e0 <__ssprint_r>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	f47f aa66 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004b96:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004b9a:	af38      	add	r7, sp, #224	; 0xe0
 8004b9c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004b9e:	e70f      	b.n	80049c0 <_svfprintf_r+0xb28>
 8004ba0:	4d86      	ldr	r5, [pc, #536]	; (8004dbc <_svfprintf_r+0xf24>)
 8004ba2:	950f      	str	r5, [sp, #60]	; 0x3c
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004ba8:	2b07      	cmp	r3, #7
 8004baa:	4444      	add	r4, r8
 8004bac:	932c      	str	r3, [sp, #176]	; 0xb0
 8004bae:	942d      	str	r4, [sp, #180]	; 0xb4
 8004bb0:	e887 0120 	stmia.w	r7, {r5, r8}
 8004bb4:	f77f ab96 	ble.w	80042e4 <_svfprintf_r+0x44c>
 8004bb8:	e70e      	b.n	80049d8 <_svfprintf_r+0xb40>
 8004bba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004bbc:	3504      	adds	r5, #4
 8004bbe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004bc2:	9514      	str	r5, [sp, #80]	; 0x50
 8004bc4:	2500      	movs	r5, #0
 8004bc6:	e50e      	b.n	80045e6 <_svfprintf_r+0x74e>
 8004bc8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004bca:	2301      	movs	r3, #1
 8004bcc:	3504      	adds	r5, #4
 8004bce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004bd2:	9514      	str	r5, [sp, #80]	; 0x50
 8004bd4:	2500      	movs	r5, #0
 8004bd6:	f7ff ba60 	b.w	800409a <_svfprintf_r+0x202>
 8004bda:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004bdc:	3504      	adds	r5, #4
 8004bde:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004be2:	9514      	str	r5, [sp, #80]	; 0x50
 8004be4:	2500      	movs	r5, #0
 8004be6:	f7ff ba58 	b.w	800409a <_svfprintf_r+0x202>
 8004bea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004bec:	3504      	adds	r5, #4
 8004bee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004bf2:	9514      	str	r5, [sp, #80]	; 0x50
 8004bf4:	4622      	mov	r2, r4
 8004bf6:	17e5      	asrs	r5, r4, #31
 8004bf8:	462b      	mov	r3, r5
 8004bfa:	2a00      	cmp	r2, #0
 8004bfc:	f173 0000 	sbcs.w	r0, r3, #0
 8004c00:	f6bf ac45 	bge.w	800448e <_svfprintf_r+0x5f6>
 8004c04:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004c08:	4264      	negs	r4, r4
 8004c0a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8004c0e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8004c12:	2301      	movs	r3, #1
 8004c14:	f7ff ba45 	b.w	80040a2 <_svfprintf_r+0x20a>
 8004c18:	4614      	mov	r4, r2
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004c1e:	2b07      	cmp	r3, #7
 8004c20:	4454      	add	r4, sl
 8004c22:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c24:	e887 0420 	stmia.w	r7, {r5, sl}
 8004c28:	bfd8      	it	le
 8004c2a:	3708      	addle	r7, #8
 8004c2c:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c2e:	dd09      	ble.n	8004c44 <_svfprintf_r+0xdac>
 8004c30:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c32:	aa2b      	add	r2, sp, #172	; 0xac
 8004c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c36:	f002 fdd3 	bl	80077e0 <__ssprint_r>
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	f47f aa11 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004c40:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004c42:	af38      	add	r7, sp, #224	; 0xe0
 8004c44:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8004c46:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004c48:	44a8      	add	r8, r5
 8004c4a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004c4c:	42ab      	cmp	r3, r5
 8004c4e:	db49      	blt.n	8004ce4 <_svfprintf_r+0xe4c>
 8004c50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c52:	07e9      	lsls	r1, r5, #31
 8004c54:	d446      	bmi.n	8004ce4 <_svfprintf_r+0xe4c>
 8004c56:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004c58:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004c5a:	ebc8 0500 	rsb	r5, r8, r0
 8004c5e:	1acb      	subs	r3, r1, r3
 8004c60:	42ab      	cmp	r3, r5
 8004c62:	bfb8      	it	lt
 8004c64:	461d      	movlt	r5, r3
 8004c66:	2d00      	cmp	r5, #0
 8004c68:	dd0c      	ble.n	8004c84 <_svfprintf_r+0xdec>
 8004c6a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004c6c:	442c      	add	r4, r5
 8004c6e:	f8c7 8000 	str.w	r8, [r7]
 8004c72:	3201      	adds	r2, #1
 8004c74:	607d      	str	r5, [r7, #4]
 8004c76:	2a07      	cmp	r2, #7
 8004c78:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c7a:	922c      	str	r2, [sp, #176]	; 0xb0
 8004c7c:	bfd8      	it	le
 8004c7e:	3708      	addle	r7, #8
 8004c80:	f300 824a 	bgt.w	8005118 <_svfprintf_r+0x1280>
 8004c84:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004c88:	ebc5 0803 	rsb	r8, r5, r3
 8004c8c:	f1b8 0f00 	cmp.w	r8, #0
 8004c90:	f77f ab29 	ble.w	80042e6 <_svfprintf_r+0x44e>
 8004c94:	f1b8 0f10 	cmp.w	r8, #16
 8004c98:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c9a:	dd81      	ble.n	8004ba0 <_svfprintf_r+0xd08>
 8004c9c:	4d47      	ldr	r5, [pc, #284]	; (8004dbc <_svfprintf_r+0xf24>)
 8004c9e:	f04f 0a10 	mov.w	sl, #16
 8004ca2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004ca6:	950f      	str	r5, [sp, #60]	; 0x3c
 8004ca8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004caa:	e005      	b.n	8004cb8 <_svfprintf_r+0xe20>
 8004cac:	f1a8 0810 	sub.w	r8, r8, #16
 8004cb0:	f1b8 0f10 	cmp.w	r8, #16
 8004cb4:	f77f af76 	ble.w	8004ba4 <_svfprintf_r+0xd0c>
 8004cb8:	3301      	adds	r3, #1
 8004cba:	3410      	adds	r4, #16
 8004cbc:	2b07      	cmp	r3, #7
 8004cbe:	e887 0440 	stmia.w	r7, {r6, sl}
 8004cc2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004cc4:	f107 0708 	add.w	r7, r7, #8
 8004cc8:	942d      	str	r4, [sp, #180]	; 0xb4
 8004cca:	ddef      	ble.n	8004cac <_svfprintf_r+0xe14>
 8004ccc:	4628      	mov	r0, r5
 8004cce:	4659      	mov	r1, fp
 8004cd0:	aa2b      	add	r2, sp, #172	; 0xac
 8004cd2:	af38      	add	r7, sp, #224	; 0xe0
 8004cd4:	f002 fd84 	bl	80077e0 <__ssprint_r>
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	f47f a9c2 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004cde:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ce0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ce2:	e7e3      	b.n	8004cac <_svfprintf_r+0xe14>
 8004ce4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004ce6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004ce8:	442c      	add	r4, r5
 8004cea:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004cec:	3201      	adds	r2, #1
 8004cee:	942d      	str	r4, [sp, #180]	; 0xb4
 8004cf0:	2a07      	cmp	r2, #7
 8004cf2:	922c      	str	r2, [sp, #176]	; 0xb0
 8004cf4:	603d      	str	r5, [r7, #0]
 8004cf6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004cf8:	607d      	str	r5, [r7, #4]
 8004cfa:	bfd8      	it	le
 8004cfc:	3708      	addle	r7, #8
 8004cfe:	ddaa      	ble.n	8004c56 <_svfprintf_r+0xdbe>
 8004d00:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d02:	aa2b      	add	r2, sp, #172	; 0xac
 8004d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d06:	f002 fd6b 	bl	80077e0 <__ssprint_r>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	f47f a9a9 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004d10:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004d12:	af38      	add	r7, sp, #224	; 0xe0
 8004d14:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004d16:	e79e      	b.n	8004c56 <_svfprintf_r+0xdbe>
 8004d18:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d1a:	07ea      	lsls	r2, r5, #31
 8004d1c:	f53f ae1a 	bmi.w	8004954 <_svfprintf_r+0xabc>
 8004d20:	2201      	movs	r2, #1
 8004d22:	f104 0a01 	add.w	sl, r4, #1
 8004d26:	189c      	adds	r4, r3, r2
 8004d28:	f8c7 8000 	str.w	r8, [r7]
 8004d2c:	2c07      	cmp	r4, #7
 8004d2e:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004d32:	942c      	str	r4, [sp, #176]	; 0xb0
 8004d34:	607a      	str	r2, [r7, #4]
 8004d36:	f77f ae42 	ble.w	80049be <_svfprintf_r+0xb26>
 8004d3a:	e724      	b.n	8004b86 <_svfprintf_r+0xcee>
 8004d3c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d3e:	aa2b      	add	r2, sp, #172	; 0xac
 8004d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d42:	f002 fd4d 	bl	80077e0 <__ssprint_r>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	f47f a98b 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004d4c:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004d50:	af38      	add	r7, sp, #224	; 0xe0
 8004d52:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004d54:	e61b      	b.n	800498e <_svfprintf_r+0xaf6>
 8004d56:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d58:	aa2b      	add	r2, sp, #172	; 0xac
 8004d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d5c:	f002 fd40 	bl	80077e0 <__ssprint_r>
 8004d60:	2800      	cmp	r0, #0
 8004d62:	f47f a97e 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004d66:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004d68:	af38      	add	r7, sp, #224	; 0xe0
 8004d6a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d6c:	e5ff      	b.n	800496e <_svfprintf_r+0xad6>
 8004d6e:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 8004d72:	4620      	mov	r0, r4
 8004d74:	4629      	mov	r1, r5
 8004d76:	220a      	movs	r2, #10
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f004 fd71 	bl	8009860 <__aeabi_uldivmod>
 8004d7e:	46d8      	mov	r8, fp
 8004d80:	4620      	mov	r0, r4
 8004d82:	4629      	mov	r1, r5
 8004d84:	2300      	movs	r3, #0
 8004d86:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d8a:	3230      	adds	r2, #48	; 0x30
 8004d8c:	f888 2000 	strb.w	r2, [r8]
 8004d90:	220a      	movs	r2, #10
 8004d92:	f004 fd65 	bl	8009860 <__aeabi_uldivmod>
 8004d96:	4604      	mov	r4, r0
 8004d98:	460d      	mov	r5, r1
 8004d9a:	ea54 0005 	orrs.w	r0, r4, r5
 8004d9e:	d1e8      	bne.n	8004d72 <_svfprintf_r+0xeda>
 8004da0:	f7ff b9af 	b.w	8004102 <_svfprintf_r+0x26a>
 8004da4:	2b30      	cmp	r3, #48	; 0x30
 8004da6:	f43f a9ac 	beq.w	8004102 <_svfprintf_r+0x26a>
 8004daa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004dac:	2330      	movs	r3, #48	; 0x30
 8004dae:	4690      	mov	r8, r2
 8004db0:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004db4:	1aa4      	subs	r4, r4, r2
 8004db6:	9410      	str	r4, [sp, #64]	; 0x40
 8004db8:	f7ff b9a7 	b.w	800410a <_svfprintf_r+0x272>
 8004dbc:	08009f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, pc}
 8004dc0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004dc2:	f002 fb83 	bl	80074cc <__fpclassifyd>
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	f040 80ab 	bne.w	8004f22 <_svfprintf_r+0x108a>
 8004dcc:	2503      	movs	r5, #3
 8004dce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004dd0:	f24a 182c 	movw	r8, #41260	; 0xa12c
 8004dd4:	f24a 1328 	movw	r3, #41256	; 0xa128
 8004dd8:	950d      	str	r5, [sp, #52]	; 0x34
 8004dda:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004dde:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004de0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004de4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8004de8:	900c      	str	r0, [sp, #48]	; 0x30
 8004dea:	940a      	str	r4, [sp, #40]	; 0x28
 8004dec:	2d47      	cmp	r5, #71	; 0x47
 8004dee:	bfd8      	it	le
 8004df0:	4698      	movle	r8, r3
 8004df2:	2403      	movs	r4, #3
 8004df4:	9018      	str	r0, [sp, #96]	; 0x60
 8004df6:	9410      	str	r4, [sp, #64]	; 0x40
 8004df8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004dfc:	f7ff b98d 	b.w	800411a <_svfprintf_r+0x282>
 8004e00:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004e02:	1de3      	adds	r3, r4, #7
 8004e04:	f023 0307 	bic.w	r3, r3, #7
 8004e08:	f103 0508 	add.w	r5, r3, #8
 8004e0c:	9514      	str	r5, [sp, #80]	; 0x50
 8004e0e:	681c      	ldr	r4, [r3, #0]
 8004e10:	941b      	str	r4, [sp, #108]	; 0x6c
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	931c      	str	r3, [sp, #112]	; 0x70
 8004e16:	f7ff bb53 	b.w	80044c0 <_svfprintf_r+0x628>
 8004e1a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e1c:	06e2      	lsls	r2, r4, #27
 8004e1e:	d572      	bpl.n	8004f06 <_svfprintf_r+0x106e>
 8004e20:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004e22:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004e24:	3504      	adds	r5, #4
 8004e26:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8004e2a:	9514      	str	r5, [sp, #80]	; 0x50
 8004e2c:	601c      	str	r4, [r3, #0]
 8004e2e:	f7ff b869 	b.w	8003f04 <_svfprintf_r+0x6c>
 8004e32:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e34:	aa2b      	add	r2, sp, #172	; 0xac
 8004e36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e38:	f002 fcd2 	bl	80077e0 <__ssprint_r>
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	f47f a910 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004e42:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e44:	af38      	add	r7, sp, #224	; 0xe0
 8004e46:	e4de      	b.n	8004806 <_svfprintf_r+0x96e>
 8004e48:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004e4e:	3401      	adds	r4, #1
 8004e50:	440a      	add	r2, r1
 8004e52:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e54:	2a07      	cmp	r2, #7
 8004e56:	922c      	str	r2, [sp, #176]	; 0xb0
 8004e58:	603d      	str	r5, [r7, #0]
 8004e5a:	6079      	str	r1, [r7, #4]
 8004e5c:	f300 8112 	bgt.w	8005084 <_svfprintf_r+0x11ec>
 8004e60:	3708      	adds	r7, #8
 8004e62:	4619      	mov	r1, r3
 8004e64:	b929      	cbnz	r1, 8004e72 <_svfprintf_r+0xfda>
 8004e66:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e68:	b91d      	cbnz	r5, 8004e72 <_svfprintf_r+0xfda>
 8004e6a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e6c:	07e8      	lsls	r0, r5, #31
 8004e6e:	f57f aa3a 	bpl.w	80042e6 <_svfprintf_r+0x44e>
 8004e72:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e74:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004e76:	3301      	adds	r3, #1
 8004e78:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e7a:	4422      	add	r2, r4
 8004e7c:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8004e7e:	2b07      	cmp	r3, #7
 8004e80:	922d      	str	r2, [sp, #180]	; 0xb4
 8004e82:	607d      	str	r5, [r7, #4]
 8004e84:	603c      	str	r4, [r7, #0]
 8004e86:	bfd8      	it	le
 8004e88:	3708      	addle	r7, #8
 8004e8a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e8c:	f300 81ba 	bgt.w	8005204 <_svfprintf_r+0x136c>
 8004e90:	f1c1 0a00 	rsb	sl, r1, #0
 8004e94:	f1ba 0f00 	cmp.w	sl, #0
 8004e98:	f340 8116 	ble.w	80050c8 <_svfprintf_r+0x1230>
 8004e9c:	f1ba 0f10 	cmp.w	sl, #16
 8004ea0:	bfdc      	itt	le
 8004ea2:	4c9c      	ldrle	r4, [pc, #624]	; (8005114 <_svfprintf_r+0x127c>)
 8004ea4:	940f      	strle	r4, [sp, #60]	; 0x3c
 8004ea6:	f340 80f9 	ble.w	800509c <_svfprintf_r+0x1204>
 8004eaa:	4d9a      	ldr	r5, [pc, #616]	; (8005114 <_svfprintf_r+0x127c>)
 8004eac:	2410      	movs	r4, #16
 8004eae:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004eb2:	950f      	str	r5, [sp, #60]	; 0x3c
 8004eb4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004eb6:	e005      	b.n	8004ec4 <_svfprintf_r+0x102c>
 8004eb8:	f1aa 0a10 	sub.w	sl, sl, #16
 8004ebc:	f1ba 0f10 	cmp.w	sl, #16
 8004ec0:	f340 80ec 	ble.w	800509c <_svfprintf_r+0x1204>
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	3210      	adds	r2, #16
 8004ec8:	2b07      	cmp	r3, #7
 8004eca:	603e      	str	r6, [r7, #0]
 8004ecc:	607c      	str	r4, [r7, #4]
 8004ece:	f107 0708 	add.w	r7, r7, #8
 8004ed2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ed4:	922d      	str	r2, [sp, #180]	; 0xb4
 8004ed6:	ddef      	ble.n	8004eb8 <_svfprintf_r+0x1020>
 8004ed8:	4628      	mov	r0, r5
 8004eda:	4659      	mov	r1, fp
 8004edc:	aa2b      	add	r2, sp, #172	; 0xac
 8004ede:	af38      	add	r7, sp, #224	; 0xe0
 8004ee0:	f002 fc7e 	bl	80077e0 <__ssprint_r>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f47f a8bc 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004eea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004eec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004eee:	e7e3      	b.n	8004eb8 <_svfprintf_r+0x1020>
 8004ef0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ef2:	aa2b      	add	r2, sp, #172	; 0xac
 8004ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ef6:	f002 fc73 	bl	80077e0 <__ssprint_r>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	f47f a8b1 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8004f00:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f02:	af38      	add	r7, sp, #224	; 0xe0
 8004f04:	e496      	b.n	8004834 <_svfprintf_r+0x99c>
 8004f06:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004f08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004f0a:	3404      	adds	r4, #4
 8004f0c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004f10:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f14:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004f16:	9414      	str	r4, [sp, #80]	; 0x50
 8004f18:	bf14      	ite	ne
 8004f1a:	801d      	strhne	r5, [r3, #0]
 8004f1c:	601d      	streq	r5, [r3, #0]
 8004f1e:	f7fe bff1 	b.w	8003f04 <_svfprintf_r+0x6c>
 8004f22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f24:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004f26:	3501      	adds	r5, #1
 8004f28:	f024 0520 	bic.w	r5, r4, #32
 8004f2c:	bf04      	itt	eq
 8004f2e:	2406      	moveq	r4, #6
 8004f30:	940c      	streq	r4, [sp, #48]	; 0x30
 8004f32:	d006      	beq.n	8004f42 <_svfprintf_r+0x10aa>
 8004f34:	2d47      	cmp	r5, #71	; 0x47
 8004f36:	d104      	bne.n	8004f42 <_svfprintf_r+0x10aa>
 8004f38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004f3a:	2c00      	cmp	r4, #0
 8004f3c:	bf08      	it	eq
 8004f3e:	2401      	moveq	r4, #1
 8004f40:	940c      	str	r4, [sp, #48]	; 0x30
 8004f42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004f44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8004f4c:	940f      	str	r4, [sp, #60]	; 0x3c
 8004f4e:	bfbd      	ittte	lt
 8004f50:	461c      	movlt	r4, r3
 8004f52:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 8004f56:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 8004f5a:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 8004f5e:	bfa8      	it	ge
 8004f60:	f04f 0b00 	movge.w	fp, #0
 8004f64:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8004f68:	4261      	negs	r1, r4
 8004f6a:	4161      	adcs	r1, r4
 8004f6c:	2900      	cmp	r1, #0
 8004f6e:	d030      	beq.n	8004fd2 <_svfprintf_r+0x113a>
 8004f70:	2003      	movs	r0, #3
 8004f72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004f74:	4653      	mov	r3, sl
 8004f76:	9000      	str	r0, [sp, #0]
 8004f78:	a825      	add	r0, sp, #148	; 0x94
 8004f7a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004f7c:	9002      	str	r0, [sp, #8]
 8004f7e:	a826      	add	r0, sp, #152	; 0x98
 8004f80:	9401      	str	r4, [sp, #4]
 8004f82:	9003      	str	r0, [sp, #12]
 8004f84:	a829      	add	r0, sp, #164	; 0xa4
 8004f86:	9004      	str	r0, [sp, #16]
 8004f88:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f8a:	9107      	str	r1, [sp, #28]
 8004f8c:	f000 fa86 	bl	800549c <_dtoa_r>
 8004f90:	2d47      	cmp	r5, #71	; 0x47
 8004f92:	9907      	ldr	r1, [sp, #28]
 8004f94:	4680      	mov	r8, r0
 8004f96:	d103      	bne.n	8004fa0 <_svfprintf_r+0x1108>
 8004f98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f9a:	07e0      	lsls	r0, r4, #31
 8004f9c:	f140 80f0 	bpl.w	8005180 <_svfprintf_r+0x12e8>
 8004fa0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004fa2:	4444      	add	r4, r8
 8004fa4:	b351      	cbz	r1, 8004ffc <_svfprintf_r+0x1164>
 8004fa6:	f898 3000 	ldrb.w	r3, [r8]
 8004faa:	2b30      	cmp	r3, #48	; 0x30
 8004fac:	f000 8184 	beq.w	80052b8 <_svfprintf_r+0x1420>
 8004fb0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004fb2:	441c      	add	r4, r3
 8004fb4:	e022      	b.n	8004ffc <_svfprintf_r+0x1164>
 8004fb6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004fb8:	2140      	movs	r1, #64	; 0x40
 8004fba:	f001 fa93 	bl	80064e4 <_malloc_r>
 8004fbe:	6020      	str	r0, [r4, #0]
 8004fc0:	6120      	str	r0, [r4, #16]
 8004fc2:	2800      	cmp	r0, #0
 8004fc4:	f000 81b6 	beq.w	8005334 <_svfprintf_r+0x149c>
 8004fc8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004fca:	2340      	movs	r3, #64	; 0x40
 8004fcc:	6163      	str	r3, [r4, #20]
 8004fce:	f7fe bf79 	b.w	8003ec4 <_svfprintf_r+0x2c>
 8004fd2:	2d45      	cmp	r5, #69	; 0x45
 8004fd4:	f040 8131 	bne.w	800523a <_svfprintf_r+0x13a2>
 8004fd8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004fda:	2102      	movs	r1, #2
 8004fdc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004fde:	4653      	mov	r3, sl
 8004fe0:	1c44      	adds	r4, r0, #1
 8004fe2:	9100      	str	r1, [sp, #0]
 8004fe4:	9401      	str	r4, [sp, #4]
 8004fe6:	a925      	add	r1, sp, #148	; 0x94
 8004fe8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004fea:	9102      	str	r1, [sp, #8]
 8004fec:	a926      	add	r1, sp, #152	; 0x98
 8004fee:	9103      	str	r1, [sp, #12]
 8004ff0:	a929      	add	r1, sp, #164	; 0xa4
 8004ff2:	9104      	str	r1, [sp, #16]
 8004ff4:	f000 fa52 	bl	800549c <_dtoa_r>
 8004ff8:	4680      	mov	r8, r0
 8004ffa:	4404      	add	r4, r0
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005000:	2200      	movs	r2, #0
 8005002:	4651      	mov	r1, sl
 8005004:	f004 fbb2 	bl	800976c <__aeabi_dcmpeq>
 8005008:	4623      	mov	r3, r4
 800500a:	b948      	cbnz	r0, 8005020 <_svfprintf_r+0x1188>
 800500c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800500e:	429c      	cmp	r4, r3
 8005010:	d906      	bls.n	8005020 <_svfprintf_r+0x1188>
 8005012:	2130      	movs	r1, #48	; 0x30
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	9229      	str	r2, [sp, #164]	; 0xa4
 8005018:	7019      	strb	r1, [r3, #0]
 800501a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800501c:	429c      	cmp	r4, r3
 800501e:	d8f9      	bhi.n	8005014 <_svfprintf_r+0x117c>
 8005020:	2d47      	cmp	r5, #71	; 0x47
 8005022:	ebc8 0303 	rsb	r3, r8, r3
 8005026:	9311      	str	r3, [sp, #68]	; 0x44
 8005028:	f000 80ae 	beq.w	8005188 <_svfprintf_r+0x12f0>
 800502c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800502e:	2c65      	cmp	r4, #101	; 0x65
 8005030:	f340 818a 	ble.w	8005348 <_svfprintf_r+0x14b0>
 8005034:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005036:	2d66      	cmp	r5, #102	; 0x66
 8005038:	f000 8101 	beq.w	800523e <_svfprintf_r+0x13a6>
 800503c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800503e:	9418      	str	r4, [sp, #96]	; 0x60
 8005040:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005042:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005044:	42ac      	cmp	r4, r5
 8005046:	f2c0 80ea 	blt.w	800521e <_svfprintf_r+0x1386>
 800504a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800504c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800504e:	07e0      	lsls	r0, r4, #31
 8005050:	bf4b      	itete	mi
 8005052:	3501      	addmi	r5, #1
 8005054:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005058:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 800505c:	2467      	movpl	r4, #103	; 0x67
 800505e:	bf4d      	iteet	mi
 8005060:	2467      	movmi	r4, #103	; 0x67
 8005062:	9510      	strpl	r5, [sp, #64]	; 0x40
 8005064:	9416      	strpl	r4, [sp, #88]	; 0x58
 8005066:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005068:	bf48      	it	mi
 800506a:	9416      	strmi	r4, [sp, #88]	; 0x58
 800506c:	f1bb 0f00 	cmp.w	fp, #0
 8005070:	d175      	bne.n	800515e <_svfprintf_r+0x12c6>
 8005072:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005074:	930d      	str	r3, [sp, #52]	; 0x34
 8005076:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800507a:	940a      	str	r4, [sp, #40]	; 0x28
 800507c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005080:	f7ff b84b 	b.w	800411a <_svfprintf_r+0x282>
 8005084:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005086:	aa2b      	add	r2, sp, #172	; 0xac
 8005088:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800508a:	f002 fba9 	bl	80077e0 <__ssprint_r>
 800508e:	2800      	cmp	r0, #0
 8005090:	f47e afe7 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8005094:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005096:	af38      	add	r7, sp, #224	; 0xe0
 8005098:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800509a:	e6e3      	b.n	8004e64 <_svfprintf_r+0xfcc>
 800509c:	3301      	adds	r3, #1
 800509e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80050a0:	2b07      	cmp	r3, #7
 80050a2:	4452      	add	r2, sl
 80050a4:	932c      	str	r3, [sp, #176]	; 0xb0
 80050a6:	e887 0410 	stmia.w	r7, {r4, sl}
 80050aa:	bfd8      	it	le
 80050ac:	3708      	addle	r7, #8
 80050ae:	922d      	str	r2, [sp, #180]	; 0xb4
 80050b0:	dd0a      	ble.n	80050c8 <_svfprintf_r+0x1230>
 80050b2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80050b4:	aa2b      	add	r2, sp, #172	; 0xac
 80050b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050b8:	f002 fb92 	bl	80077e0 <__ssprint_r>
 80050bc:	2800      	cmp	r0, #0
 80050be:	f47e afd0 	bne.w	8004062 <_svfprintf_r+0x1ca>
 80050c2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80050c4:	af38      	add	r7, sp, #224	; 0xe0
 80050c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80050c8:	3301      	adds	r3, #1
 80050ca:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80050cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80050ce:	2b07      	cmp	r3, #7
 80050d0:	932c      	str	r3, [sp, #176]	; 0xb0
 80050d2:	4414      	add	r4, r2
 80050d4:	f8c7 8000 	str.w	r8, [r7]
 80050d8:	942d      	str	r4, [sp, #180]	; 0xb4
 80050da:	607d      	str	r5, [r7, #4]
 80050dc:	f77f a902 	ble.w	80042e4 <_svfprintf_r+0x44c>
 80050e0:	e47a      	b.n	80049d8 <_svfprintf_r+0xb40>
 80050e2:	950c      	str	r5, [sp, #48]	; 0x30
 80050e4:	f002 fb4c 	bl	8007780 <strlen>
 80050e8:	9414      	str	r4, [sp, #80]	; 0x50
 80050ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80050ec:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80050f0:	9418      	str	r4, [sp, #96]	; 0x60
 80050f2:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 80050f6:	9010      	str	r0, [sp, #64]	; 0x40
 80050f8:	950d      	str	r5, [sp, #52]	; 0x34
 80050fa:	f7ff b80e 	b.w	800411a <_svfprintf_r+0x282>
 80050fe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005100:	aa2b      	add	r2, sp, #172	; 0xac
 8005102:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005104:	f002 fb6c 	bl	80077e0 <__ssprint_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	f47e afaa 	bne.w	8004062 <_svfprintf_r+0x1ca>
 800510e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005110:	af38      	add	r7, sp, #224	; 0xe0
 8005112:	e4b1      	b.n	8004a78 <_svfprintf_r+0xbe0>
 8005114:	08009f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, pc}
 8005118:	980e      	ldr	r0, [sp, #56]	; 0x38
 800511a:	aa2b      	add	r2, sp, #172	; 0xac
 800511c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800511e:	f002 fb5f 	bl	80077e0 <__ssprint_r>
 8005122:	2800      	cmp	r0, #0
 8005124:	f47e af9d 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8005128:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800512a:	af38      	add	r7, sp, #224	; 0xe0
 800512c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800512e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	e5a7      	b.n	8004c84 <_svfprintf_r+0xdec>
 8005134:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005136:	46c2      	mov	sl, r8
 8005138:	f24a 1858 	movw	r8, #41304	; 0xa158
 800513c:	9414      	str	r4, [sp, #80]	; 0x50
 800513e:	2d06      	cmp	r5, #6
 8005140:	bf28      	it	cs
 8005142:	2506      	movcs	r5, #6
 8005144:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005148:	9510      	str	r5, [sp, #64]	; 0x40
 800514a:	4654      	mov	r4, sl
 800514c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005150:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8005154:	950d      	str	r5, [sp, #52]	; 0x34
 8005156:	f6c0 0800 	movt	r8, #2048	; 0x800
 800515a:	f7fe bfde 	b.w	800411a <_svfprintf_r+0x282>
 800515e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005160:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005164:	2400      	movs	r4, #0
 8005166:	930d      	str	r3, [sp, #52]	; 0x34
 8005168:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800516c:	950a      	str	r5, [sp, #40]	; 0x28
 800516e:	940c      	str	r4, [sp, #48]	; 0x30
 8005170:	f7fe bfd6 	b.w	8004120 <_svfprintf_r+0x288>
 8005174:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005178:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800517c:	f7ff b9b2 	b.w	80044e4 <_svfprintf_r+0x64c>
 8005180:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005182:	ebc8 0303 	rsb	r3, r8, r3
 8005186:	9311      	str	r3, [sp, #68]	; 0x44
 8005188:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800518a:	1cda      	adds	r2, r3, #3
 800518c:	db11      	blt.n	80051b2 <_svfprintf_r+0x131a>
 800518e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005190:	429c      	cmp	r4, r3
 8005192:	db0e      	blt.n	80051b2 <_svfprintf_r+0x131a>
 8005194:	9318      	str	r3, [sp, #96]	; 0x60
 8005196:	e753      	b.n	8005040 <_svfprintf_r+0x11a8>
 8005198:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800519a:	9414      	str	r4, [sp, #80]	; 0x50
 800519c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80051a0:	950d      	str	r5, [sp, #52]	; 0x34
 80051a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051a4:	9018      	str	r0, [sp, #96]	; 0x60
 80051a6:	900c      	str	r0, [sp, #48]	; 0x30
 80051a8:	9510      	str	r5, [sp, #64]	; 0x40
 80051aa:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80051ae:	f7fe bfb4 	b.w	800411a <_svfprintf_r+0x282>
 80051b2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80051b4:	3d02      	subs	r5, #2
 80051b6:	9516      	str	r5, [sp, #88]	; 0x58
 80051b8:	3b01      	subs	r3, #1
 80051ba:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80051bc:	2b00      	cmp	r3, #0
 80051be:	9325      	str	r3, [sp, #148]	; 0x94
 80051c0:	bfba      	itte	lt
 80051c2:	425b      	neglt	r3, r3
 80051c4:	222d      	movlt	r2, #45	; 0x2d
 80051c6:	222b      	movge	r2, #43	; 0x2b
 80051c8:	2b09      	cmp	r3, #9
 80051ca:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80051ce:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 80051d2:	dc43      	bgt.n	800525c <_svfprintf_r+0x13c4>
 80051d4:	3330      	adds	r3, #48	; 0x30
 80051d6:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80051da:	2330      	movs	r3, #48	; 0x30
 80051dc:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 80051e0:	ab28      	add	r3, sp, #160	; 0xa0
 80051e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80051e4:	aa27      	add	r2, sp, #156	; 0x9c
 80051e6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80051e8:	1a9a      	subs	r2, r3, r2
 80051ea:	2d01      	cmp	r5, #1
 80051ec:	921e      	str	r2, [sp, #120]	; 0x78
 80051ee:	4414      	add	r4, r2
 80051f0:	9410      	str	r4, [sp, #64]	; 0x40
 80051f2:	dd78      	ble.n	80052e6 <_svfprintf_r+0x144e>
 80051f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051f6:	2400      	movs	r4, #0
 80051f8:	9418      	str	r4, [sp, #96]	; 0x60
 80051fa:	3301      	adds	r3, #1
 80051fc:	9310      	str	r3, [sp, #64]	; 0x40
 80051fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005202:	e733      	b.n	800506c <_svfprintf_r+0x11d4>
 8005204:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005206:	aa2b      	add	r2, sp, #172	; 0xac
 8005208:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800520a:	f002 fae9 	bl	80077e0 <__ssprint_r>
 800520e:	2800      	cmp	r0, #0
 8005210:	f47e af27 	bne.w	8004062 <_svfprintf_r+0x1ca>
 8005214:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005216:	af38      	add	r7, sp, #224	; 0xe0
 8005218:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800521a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800521c:	e638      	b.n	8004e90 <_svfprintf_r+0xff8>
 800521e:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005220:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005222:	2d00      	cmp	r5, #0
 8005224:	bfd4      	ite	le
 8005226:	f1c5 0302 	rsble	r3, r5, #2
 800522a:	2301      	movgt	r3, #1
 800522c:	441c      	add	r4, r3
 800522e:	2567      	movs	r5, #103	; 0x67
 8005230:	9410      	str	r4, [sp, #64]	; 0x40
 8005232:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005236:	9516      	str	r5, [sp, #88]	; 0x58
 8005238:	e718      	b.n	800506c <_svfprintf_r+0x11d4>
 800523a:	2002      	movs	r0, #2
 800523c:	e699      	b.n	8004f72 <_svfprintf_r+0x10da>
 800523e:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005240:	2d00      	cmp	r5, #0
 8005242:	9518      	str	r5, [sp, #96]	; 0x60
 8005244:	dd58      	ble.n	80052f8 <_svfprintf_r+0x1460>
 8005246:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005248:	2c00      	cmp	r4, #0
 800524a:	d144      	bne.n	80052d6 <_svfprintf_r+0x143e>
 800524c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800524e:	07ed      	lsls	r5, r5, #31
 8005250:	d441      	bmi.n	80052d6 <_svfprintf_r+0x143e>
 8005252:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005254:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005258:	9410      	str	r4, [sp, #64]	; 0x40
 800525a:	e707      	b.n	800506c <_svfprintf_r+0x11d4>
 800525c:	f246 6167 	movw	r1, #26215	; 0x6667
 8005260:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 8005264:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005268:	fb81 2003 	smull	r2, r0, r1, r3
 800526c:	17da      	asrs	r2, r3, #31
 800526e:	462c      	mov	r4, r5
 8005270:	3d01      	subs	r5, #1
 8005272:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 8005276:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800527a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 800527e:	4613      	mov	r3, r2
 8005280:	2b09      	cmp	r3, #9
 8005282:	f100 0230 	add.w	r2, r0, #48	; 0x30
 8005286:	7022      	strb	r2, [r4, #0]
 8005288:	dcee      	bgt.n	8005268 <_svfprintf_r+0x13d0>
 800528a:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 800528e:	3330      	adds	r3, #48	; 0x30
 8005290:	42a8      	cmp	r0, r5
 8005292:	b2da      	uxtb	r2, r3
 8005294:	f804 2c01 	strb.w	r2, [r4, #-1]
 8005298:	d953      	bls.n	8005342 <_svfprintf_r+0x14aa>
 800529a:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 800529e:	4623      	mov	r3, r4
 80052a0:	e001      	b.n	80052a6 <_svfprintf_r+0x140e>
 80052a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052a6:	4283      	cmp	r3, r0
 80052a8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80052ac:	d1f9      	bne.n	80052a2 <_svfprintf_r+0x140a>
 80052ae:	ad48      	add	r5, sp, #288	; 0x120
 80052b0:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 80052b4:	3bf6      	subs	r3, #246	; 0xf6
 80052b6:	e794      	b.n	80051e2 <_svfprintf_r+0x134a>
 80052b8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80052ba:	2200      	movs	r2, #0
 80052bc:	2300      	movs	r3, #0
 80052be:	4651      	mov	r1, sl
 80052c0:	f004 fa54 	bl	800976c <__aeabi_dcmpeq>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	f47f ae73 	bne.w	8004fb0 <_svfprintf_r+0x1118>
 80052ca:	980c      	ldr	r0, [sp, #48]	; 0x30
 80052cc:	f1c0 0301 	rsb	r3, r0, #1
 80052d0:	9325      	str	r3, [sp, #148]	; 0x94
 80052d2:	441c      	add	r4, r3
 80052d4:	e692      	b.n	8004ffc <_svfprintf_r+0x1164>
 80052d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052d8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80052da:	1c6b      	adds	r3, r5, #1
 80052dc:	441c      	add	r4, r3
 80052de:	9410      	str	r4, [sp, #64]	; 0x40
 80052e0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80052e4:	e6c2      	b.n	800506c <_svfprintf_r+0x11d4>
 80052e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052e8:	f014 0301 	ands.w	r3, r4, #1
 80052ec:	d182      	bne.n	80051f4 <_svfprintf_r+0x135c>
 80052ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80052f0:	9318      	str	r3, [sp, #96]	; 0x60
 80052f2:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80052f6:	e6b9      	b.n	800506c <_svfprintf_r+0x11d4>
 80052f8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052fa:	b935      	cbnz	r5, 800530a <_svfprintf_r+0x1472>
 80052fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052fe:	07e4      	lsls	r4, r4, #31
 8005300:	bf5c      	itt	pl
 8005302:	2301      	movpl	r3, #1
 8005304:	9310      	strpl	r3, [sp, #64]	; 0x40
 8005306:	f57f aeb1 	bpl.w	800506c <_svfprintf_r+0x11d4>
 800530a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800530c:	3502      	adds	r5, #2
 800530e:	9510      	str	r5, [sp, #64]	; 0x40
 8005310:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005314:	e6aa      	b.n	800506c <_svfprintf_r+0x11d4>
 8005316:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005318:	f899 3001 	ldrb.w	r3, [r9, #1]
 800531c:	46a1      	mov	r9, r4
 800531e:	682d      	ldr	r5, [r5, #0]
 8005320:	950c      	str	r5, [sp, #48]	; 0x30
 8005322:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005324:	1d29      	adds	r1, r5, #4
 8005326:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005328:	9114      	str	r1, [sp, #80]	; 0x50
 800532a:	2d00      	cmp	r5, #0
 800532c:	f6be ae1d 	bge.w	8003f6a <_svfprintf_r+0xd2>
 8005330:	f7fe be18 	b.w	8003f64 <_svfprintf_r+0xcc>
 8005334:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005336:	230c      	movs	r3, #12
 8005338:	f04f 30ff 	mov.w	r0, #4294967295
 800533c:	602b      	str	r3, [r5, #0]
 800533e:	f7fe be98 	b.w	8004072 <_svfprintf_r+0x1da>
 8005342:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 8005346:	e74c      	b.n	80051e2 <_svfprintf_r+0x134a>
 8005348:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800534a:	e735      	b.n	80051b8 <_svfprintf_r+0x1320>
 800534c:	0000      	movs	r0, r0
	...

08005350 <quorem>:
 8005350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005354:	468c      	mov	ip, r1
 8005356:	6903      	ldr	r3, [r0, #16]
 8005358:	4683      	mov	fp, r0
 800535a:	690d      	ldr	r5, [r1, #16]
 800535c:	b085      	sub	sp, #20
 800535e:	429d      	cmp	r5, r3
 8005360:	bfc8      	it	gt
 8005362:	2000      	movgt	r0, #0
 8005364:	f300 8096 	bgt.w	8005494 <quorem+0x144>
 8005368:	3d01      	subs	r5, #1
 800536a:	f101 0414 	add.w	r4, r1, #20
 800536e:	f10b 0a14 	add.w	sl, fp, #20
 8005372:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 8005376:	00aa      	lsls	r2, r5, #2
 8005378:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800537c:	4691      	mov	r9, r2
 800537e:	3101      	adds	r1, #1
 8005380:	9202      	str	r2, [sp, #8]
 8005382:	f8cd c004 	str.w	ip, [sp, #4]
 8005386:	4452      	add	r2, sl
 8005388:	9203      	str	r2, [sp, #12]
 800538a:	f003 fc91 	bl	8008cb0 <__aeabi_uidiv>
 800538e:	44a1      	add	r9, r4
 8005390:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005394:	4680      	mov	r8, r0
 8005396:	2800      	cmp	r0, #0
 8005398:	d041      	beq.n	800541e <quorem+0xce>
 800539a:	2100      	movs	r1, #0
 800539c:	4622      	mov	r2, r4
 800539e:	4608      	mov	r0, r1
 80053a0:	4653      	mov	r3, sl
 80053a2:	460f      	mov	r7, r1
 80053a4:	f852 1b04 	ldr.w	r1, [r2], #4
 80053a8:	681e      	ldr	r6, [r3, #0]
 80053aa:	4591      	cmp	r9, r2
 80053ac:	fa1f fe81 	uxth.w	lr, r1
 80053b0:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80053b4:	fb0e 7708 	mla	r7, lr, r8, r7
 80053b8:	fa1f fe86 	uxth.w	lr, r6
 80053bc:	fb01 f108 	mul.w	r1, r1, r8
 80053c0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80053c4:	b2bf      	uxth	r7, r7
 80053c6:	ebc7 0000 	rsb	r0, r7, r0
 80053ca:	4486      	add	lr, r0
 80053cc:	b288      	uxth	r0, r1
 80053ce:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 80053d2:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80053d6:	eb00 402e 	add.w	r0, r0, lr, asr #16
 80053da:	fa1f fe8e 	uxth.w	lr, lr
 80053de:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 80053e2:	ea4f 4020 	mov.w	r0, r0, asr #16
 80053e6:	f843 1b04 	str.w	r1, [r3], #4
 80053ea:	d2db      	bcs.n	80053a4 <quorem+0x54>
 80053ec:	9a02      	ldr	r2, [sp, #8]
 80053ee:	f85a 3002 	ldr.w	r3, [sl, r2]
 80053f2:	b9a3      	cbnz	r3, 800541e <quorem+0xce>
 80053f4:	9a03      	ldr	r2, [sp, #12]
 80053f6:	1f13      	subs	r3, r2, #4
 80053f8:	459a      	cmp	sl, r3
 80053fa:	d20e      	bcs.n	800541a <quorem+0xca>
 80053fc:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8005400:	b95b      	cbnz	r3, 800541a <quorem+0xca>
 8005402:	f1a2 0308 	sub.w	r3, r2, #8
 8005406:	e001      	b.n	800540c <quorem+0xbc>
 8005408:	6812      	ldr	r2, [r2, #0]
 800540a:	b932      	cbnz	r2, 800541a <quorem+0xca>
 800540c:	459a      	cmp	sl, r3
 800540e:	461a      	mov	r2, r3
 8005410:	f105 35ff 	add.w	r5, r5, #4294967295
 8005414:	f1a3 0304 	sub.w	r3, r3, #4
 8005418:	d3f6      	bcc.n	8005408 <quorem+0xb8>
 800541a:	f8cb 5010 	str.w	r5, [fp, #16]
 800541e:	4661      	mov	r1, ip
 8005420:	4658      	mov	r0, fp
 8005422:	f001 fe47 	bl	80070b4 <__mcmp>
 8005426:	2800      	cmp	r0, #0
 8005428:	db33      	blt.n	8005492 <quorem+0x142>
 800542a:	f108 0801 	add.w	r8, r8, #1
 800542e:	4653      	mov	r3, sl
 8005430:	2200      	movs	r2, #0
 8005432:	f854 6b04 	ldr.w	r6, [r4], #4
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	45a1      	cmp	r9, r4
 800543a:	b2b1      	uxth	r1, r6
 800543c:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005440:	ebc1 0202 	rsb	r2, r1, r2
 8005444:	b287      	uxth	r7, r0
 8005446:	eb02 0107 	add.w	r1, r2, r7
 800544a:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 800544e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8005452:	b289      	uxth	r1, r1
 8005454:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005458:	ea4f 4222 	mov.w	r2, r2, asr #16
 800545c:	f843 1b04 	str.w	r1, [r3], #4
 8005460:	d2e7      	bcs.n	8005432 <quorem+0xe2>
 8005462:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8005466:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 800546a:	b992      	cbnz	r2, 8005492 <quorem+0x142>
 800546c:	1f1a      	subs	r2, r3, #4
 800546e:	4592      	cmp	sl, r2
 8005470:	d20d      	bcs.n	800548e <quorem+0x13e>
 8005472:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8005476:	b952      	cbnz	r2, 800548e <quorem+0x13e>
 8005478:	3b08      	subs	r3, #8
 800547a:	e001      	b.n	8005480 <quorem+0x130>
 800547c:	6812      	ldr	r2, [r2, #0]
 800547e:	b932      	cbnz	r2, 800548e <quorem+0x13e>
 8005480:	459a      	cmp	sl, r3
 8005482:	461a      	mov	r2, r3
 8005484:	f105 35ff 	add.w	r5, r5, #4294967295
 8005488:	f1a3 0304 	sub.w	r3, r3, #4
 800548c:	d3f6      	bcc.n	800547c <quorem+0x12c>
 800548e:	f8cb 5010 	str.w	r5, [fp, #16]
 8005492:	4640      	mov	r0, r8
 8005494:	b005      	add	sp, #20
 8005496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800549a:	bf00      	nop

0800549c <_dtoa_r>:
 800549c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a0:	b09b      	sub	sp, #108	; 0x6c
 80054a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054a4:	4604      	mov	r4, r0
 80054a6:	4692      	mov	sl, r2
 80054a8:	469b      	mov	fp, r3
 80054aa:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80054ac:	2e00      	cmp	r6, #0
 80054ae:	f000 82bb 	beq.w	8005a28 <_dtoa_r+0x58c>
 80054b2:	6833      	ldr	r3, [r6, #0]
 80054b4:	b153      	cbz	r3, 80054cc <_dtoa_r+0x30>
 80054b6:	6872      	ldr	r2, [r6, #4]
 80054b8:	2601      	movs	r6, #1
 80054ba:	4619      	mov	r1, r3
 80054bc:	4096      	lsls	r6, r2
 80054be:	609e      	str	r6, [r3, #8]
 80054c0:	605a      	str	r2, [r3, #4]
 80054c2:	f001 fb9d 	bl	8006c00 <_Bfree>
 80054c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	f1bb 0f00 	cmp.w	fp, #0
 80054d0:	bfb4      	ite	lt
 80054d2:	2301      	movlt	r3, #1
 80054d4:	2300      	movge	r3, #0
 80054d6:	602b      	str	r3, [r5, #0]
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	bfb4      	ite	lt
 80054de:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80054e2:	46d9      	movge	r9, fp
 80054e4:	461a      	mov	r2, r3
 80054e6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80054ea:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80054ee:	ea09 0303 	and.w	r3, r9, r3
 80054f2:	bfb8      	it	lt
 80054f4:	46cb      	movlt	fp, r9
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d014      	beq.n	8005524 <_dtoa_r+0x88>
 80054fa:	2200      	movs	r2, #0
 80054fc:	2300      	movs	r3, #0
 80054fe:	4650      	mov	r0, sl
 8005500:	4659      	mov	r1, fp
 8005502:	f004 f933 	bl	800976c <__aeabi_dcmpeq>
 8005506:	4680      	mov	r8, r0
 8005508:	b328      	cbz	r0, 8005556 <_dtoa_r+0xba>
 800550a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800550c:	2301      	movs	r3, #1
 800550e:	6033      	str	r3, [r6, #0]
 8005510:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005512:	2e00      	cmp	r6, #0
 8005514:	f000 80dc 	beq.w	80056d0 <_dtoa_r+0x234>
 8005518:	4baf      	ldr	r3, [pc, #700]	; (80057d8 <_dtoa_r+0x33c>)
 800551a:	1e58      	subs	r0, r3, #1
 800551c:	6033      	str	r3, [r6, #0]
 800551e:	b01b      	add	sp, #108	; 0x6c
 8005520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005524:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005526:	f24a 1070 	movw	r0, #41328	; 0xa170
 800552a:	f242 730f 	movw	r3, #9999	; 0x270f
 800552e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005532:	6033      	str	r3, [r6, #0]
 8005534:	f1ba 0f00 	cmp.w	sl, #0
 8005538:	f000 80aa 	beq.w	8005690 <_dtoa_r+0x1f4>
 800553c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800553e:	2e00      	cmp	r6, #0
 8005540:	d0ed      	beq.n	800551e <_dtoa_r+0x82>
 8005542:	78c3      	ldrb	r3, [r0, #3]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f040 80b2 	bne.w	80056ae <_dtoa_r+0x212>
 800554a:	1cc3      	adds	r3, r0, #3
 800554c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800554e:	6033      	str	r3, [r6, #0]
 8005550:	b01b      	add	sp, #108	; 0x6c
 8005552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005556:	aa19      	add	r2, sp, #100	; 0x64
 8005558:	ab18      	add	r3, sp, #96	; 0x60
 800555a:	9200      	str	r2, [sp, #0]
 800555c:	4620      	mov	r0, r4
 800555e:	9301      	str	r3, [sp, #4]
 8005560:	4652      	mov	r2, sl
 8005562:	465b      	mov	r3, fp
 8005564:	f001 feb6 	bl	80072d4 <__d2b>
 8005568:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800556c:	900b      	str	r0, [sp, #44]	; 0x2c
 800556e:	f040 80a1 	bne.w	80056b4 <_dtoa_r+0x218>
 8005572:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8005574:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005578:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800557a:	443d      	add	r5, r7
 800557c:	429d      	cmp	r5, r3
 800557e:	f2c0 8278 	blt.w	8005a72 <_dtoa_r+0x5d6>
 8005582:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8005586:	f205 4212 	addw	r2, r5, #1042	; 0x412
 800558a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800558e:	fa2a f202 	lsr.w	r2, sl, r2
 8005592:	1b5b      	subs	r3, r3, r5
 8005594:	fa09 f003 	lsl.w	r0, r9, r3
 8005598:	4310      	orrs	r0, r2
 800559a:	f003 fe09 	bl	80091b0 <__aeabi_ui2d>
 800559e:	3d01      	subs	r5, #1
 80055a0:	46b8      	mov	r8, r7
 80055a2:	2601      	movs	r6, #1
 80055a4:	9615      	str	r6, [sp, #84]	; 0x54
 80055a6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80055aa:	2300      	movs	r3, #0
 80055ac:	2200      	movs	r2, #0
 80055ae:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80055b2:	f003 fcbf 	bl	8008f34 <__aeabi_dsub>
 80055b6:	a382      	add	r3, pc, #520	; (adr r3, 80057c0 <_dtoa_r+0x324>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f003 fe6e 	bl	800929c <__aeabi_dmul>
 80055c0:	a381      	add	r3, pc, #516	; (adr r3, 80057c8 <_dtoa_r+0x32c>)
 80055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c6:	f003 fcb7 	bl	8008f38 <__adddf3>
 80055ca:	4606      	mov	r6, r0
 80055cc:	4628      	mov	r0, r5
 80055ce:	460f      	mov	r7, r1
 80055d0:	f003 fdfe 	bl	80091d0 <__aeabi_i2d>
 80055d4:	a37e      	add	r3, pc, #504	; (adr r3, 80057d0 <_dtoa_r+0x334>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	f003 fe5f 	bl	800929c <__aeabi_dmul>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4630      	mov	r0, r6
 80055e4:	4639      	mov	r1, r7
 80055e6:	f003 fca7 	bl	8008f38 <__adddf3>
 80055ea:	4606      	mov	r6, r0
 80055ec:	460f      	mov	r7, r1
 80055ee:	f004 f8ef 	bl	80097d0 <__aeabi_d2iz>
 80055f2:	4639      	mov	r1, r7
 80055f4:	2200      	movs	r2, #0
 80055f6:	2300      	movs	r3, #0
 80055f8:	9004      	str	r0, [sp, #16]
 80055fa:	4630      	mov	r0, r6
 80055fc:	f004 f8c0 	bl	8009780 <__aeabi_dcmplt>
 8005600:	2800      	cmp	r0, #0
 8005602:	f040 8226 	bne.w	8005a52 <_dtoa_r+0x5b6>
 8005606:	9e04      	ldr	r6, [sp, #16]
 8005608:	2e16      	cmp	r6, #22
 800560a:	bf84      	itt	hi
 800560c:	2601      	movhi	r6, #1
 800560e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005610:	d812      	bhi.n	8005638 <_dtoa_r+0x19c>
 8005612:	f649 7180 	movw	r1, #40832	; 0x9f80
 8005616:	4652      	mov	r2, sl
 8005618:	f6c0 0100 	movt	r1, #2048	; 0x800
 800561c:	465b      	mov	r3, fp
 800561e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005622:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005626:	f004 f8c9 	bl	80097bc <__aeabi_dcmpgt>
 800562a:	2800      	cmp	r0, #0
 800562c:	f000 821f 	beq.w	8005a6e <_dtoa_r+0x5d2>
 8005630:	3e01      	subs	r6, #1
 8005632:	9604      	str	r6, [sp, #16]
 8005634:	2600      	movs	r6, #0
 8005636:	960f      	str	r6, [sp, #60]	; 0x3c
 8005638:	ebc5 0508 	rsb	r5, r5, r8
 800563c:	3d01      	subs	r5, #1
 800563e:	9506      	str	r5, [sp, #24]
 8005640:	bf49      	itett	mi
 8005642:	426e      	negmi	r6, r5
 8005644:	2600      	movpl	r6, #0
 8005646:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005648:	2600      	movmi	r6, #0
 800564a:	bf54      	ite	pl
 800564c:	960a      	strpl	r6, [sp, #40]	; 0x28
 800564e:	9606      	strmi	r6, [sp, #24]
 8005650:	9e04      	ldr	r6, [sp, #16]
 8005652:	2e00      	cmp	r6, #0
 8005654:	f2c0 81f1 	blt.w	8005a3a <_dtoa_r+0x59e>
 8005658:	f8dd e018 	ldr.w	lr, [sp, #24]
 800565c:	960e      	str	r6, [sp, #56]	; 0x38
 800565e:	44b6      	add	lr, r6
 8005660:	2600      	movs	r6, #0
 8005662:	f8cd e018 	str.w	lr, [sp, #24]
 8005666:	960c      	str	r6, [sp, #48]	; 0x30
 8005668:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800566a:	2e09      	cmp	r6, #9
 800566c:	d835      	bhi.n	80056da <_dtoa_r+0x23e>
 800566e:	2e05      	cmp	r6, #5
 8005670:	bfc4      	itt	gt
 8005672:	3e04      	subgt	r6, #4
 8005674:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005676:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005678:	bfcc      	ite	gt
 800567a:	2500      	movgt	r5, #0
 800567c:	2501      	movle	r5, #1
 800567e:	1eb3      	subs	r3, r6, #2
 8005680:	2b03      	cmp	r3, #3
 8005682:	d82c      	bhi.n	80056de <_dtoa_r+0x242>
 8005684:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005688:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 800568c:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005690:	f24a 1264 	movw	r2, #41316	; 0xa164
 8005694:	f24a 1370 	movw	r3, #41328	; 0xa170
 8005698:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800569c:	f6c0 0200 	movt	r2, #2048	; 0x800
 80056a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80056a4:	2800      	cmp	r0, #0
 80056a6:	bf0c      	ite	eq
 80056a8:	4610      	moveq	r0, r2
 80056aa:	4618      	movne	r0, r3
 80056ac:	e746      	b.n	800553c <_dtoa_r+0xa0>
 80056ae:	f100 0308 	add.w	r3, r0, #8
 80056b2:	e74b      	b.n	800554c <_dtoa_r+0xb0>
 80056b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80056b8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 80056bc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80056c0:	4650      	mov	r0, sl
 80056c2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056c6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80056ca:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 80056ce:	e76c      	b.n	80055aa <_dtoa_r+0x10e>
 80056d0:	f24a 1060 	movw	r0, #41312	; 0xa160
 80056d4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80056d8:	e721      	b.n	800551e <_dtoa_r+0x82>
 80056da:	2600      	movs	r6, #0
 80056dc:	9624      	str	r6, [sp, #144]	; 0x90
 80056de:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80056e0:	2300      	movs	r3, #0
 80056e2:	4619      	mov	r1, r3
 80056e4:	4620      	mov	r0, r4
 80056e6:	f04f 36ff 	mov.w	r6, #4294967295
 80056ea:	9325      	str	r3, [sp, #148]	; 0x94
 80056ec:	606b      	str	r3, [r5, #4]
 80056ee:	9609      	str	r6, [sp, #36]	; 0x24
 80056f0:	9614      	str	r6, [sp, #80]	; 0x50
 80056f2:	f001 fa4f 	bl	8006b94 <_Balloc>
 80056f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056f8:	2601      	movs	r6, #1
 80056fa:	960d      	str	r6, [sp, #52]	; 0x34
 80056fc:	6028      	str	r0, [r5, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	9308      	str	r3, [sp, #32]
 8005702:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005704:	2b00      	cmp	r3, #0
 8005706:	f2c0 80c7 	blt.w	8005898 <_dtoa_r+0x3fc>
 800570a:	9e04      	ldr	r6, [sp, #16]
 800570c:	2e0e      	cmp	r6, #14
 800570e:	f300 80c3 	bgt.w	8005898 <_dtoa_r+0x3fc>
 8005712:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005716:	f649 7380 	movw	r3, #40832	; 0x9f80
 800571a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800571c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005720:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005724:	2e00      	cmp	r6, #0
 8005726:	bfcc      	ite	gt
 8005728:	2200      	movgt	r2, #0
 800572a:	f002 0201 	andle.w	r2, r2, #1
 800572e:	9e04      	ldr	r6, [sp, #16]
 8005730:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005734:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005738:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800573c:	2a00      	cmp	r2, #0
 800573e:	f040 846e 	bne.w	800601e <_dtoa_r+0xb82>
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	4650      	mov	r0, sl
 8005748:	4659      	mov	r1, fp
 800574a:	f003 fed1 	bl	80094f0 <__aeabi_ddiv>
 800574e:	9e08      	ldr	r6, [sp, #32]
 8005750:	f004 f83e 	bl	80097d0 <__aeabi_d2iz>
 8005754:	1c75      	adds	r5, r6, #1
 8005756:	4680      	mov	r8, r0
 8005758:	f003 fd3a 	bl	80091d0 <__aeabi_i2d>
 800575c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005760:	f003 fd9c 	bl	800929c <__aeabi_dmul>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4650      	mov	r0, sl
 800576a:	4659      	mov	r1, fp
 800576c:	f003 fbe2 	bl	8008f34 <__aeabi_dsub>
 8005770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005772:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005776:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800577a:	2a01      	cmp	r2, #1
 800577c:	f88e 3000 	strb.w	r3, [lr]
 8005780:	4606      	mov	r6, r0
 8005782:	460f      	mov	r7, r1
 8005784:	d05b      	beq.n	800583e <_dtoa_r+0x3a2>
 8005786:	2300      	movs	r3, #0
 8005788:	2200      	movs	r2, #0
 800578a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800578e:	f003 fd85 	bl	800929c <__aeabi_dmul>
 8005792:	2200      	movs	r2, #0
 8005794:	2300      	movs	r3, #0
 8005796:	4606      	mov	r6, r0
 8005798:	460f      	mov	r7, r1
 800579a:	f003 ffe7 	bl	800976c <__aeabi_dcmpeq>
 800579e:	2800      	cmp	r0, #0
 80057a0:	f040 8519 	bne.w	80061d6 <_dtoa_r+0xd3a>
 80057a4:	f8dd a020 	ldr.w	sl, [sp, #32]
 80057a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057aa:	9908      	ldr	r1, [sp, #32]
 80057ac:	4482      	add	sl, r0
 80057ae:	f8cd a00c 	str.w	sl, [sp, #12]
 80057b2:	f101 0902 	add.w	r9, r1, #2
 80057b6:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80057ba:	e01a      	b.n	80057f2 <_dtoa_r+0x356>
 80057bc:	f3af 8000 	nop.w
 80057c0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 80057c4:	3fd287a7 	svccc	0x00d287a7
 80057c8:	8b60c8b3 	blhi	9837a9c <__RW_LOAD_ADDR__+0x182d91c>
 80057cc:	3fc68a28 	svccc	0x00c68a28
 80057d0:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 80057d4:	3fd34413 	svccc	0x00d34413
 80057d8:	0800a161 	stmdaeq	r0, {r0, r5, r6, r8, sp, pc}
 80057dc:	f003 fd5e 	bl	800929c <__aeabi_dmul>
 80057e0:	2200      	movs	r2, #0
 80057e2:	2300      	movs	r3, #0
 80057e4:	4606      	mov	r6, r0
 80057e6:	460f      	mov	r7, r1
 80057e8:	f003 ffc0 	bl	800976c <__aeabi_dcmpeq>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	f040 84f2 	bne.w	80061d6 <_dtoa_r+0xd3a>
 80057f2:	4652      	mov	r2, sl
 80057f4:	465b      	mov	r3, fp
 80057f6:	4630      	mov	r0, r6
 80057f8:	4639      	mov	r1, r7
 80057fa:	f003 fe79 	bl	80094f0 <__aeabi_ddiv>
 80057fe:	464d      	mov	r5, r9
 8005800:	f003 ffe6 	bl	80097d0 <__aeabi_d2iz>
 8005804:	4680      	mov	r8, r0
 8005806:	f003 fce3 	bl	80091d0 <__aeabi_i2d>
 800580a:	4652      	mov	r2, sl
 800580c:	465b      	mov	r3, fp
 800580e:	f003 fd45 	bl	800929c <__aeabi_dmul>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	4630      	mov	r0, r6
 8005818:	4639      	mov	r1, r7
 800581a:	f003 fb8b 	bl	8008f34 <__aeabi_dsub>
 800581e:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005822:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005826:	2300      	movs	r3, #0
 8005828:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005832:	45f1      	cmp	r9, lr
 8005834:	f109 0901 	add.w	r9, r9, #1
 8005838:	4606      	mov	r6, r0
 800583a:	460f      	mov	r7, r1
 800583c:	d1ce      	bne.n	80057dc <_dtoa_r+0x340>
 800583e:	4632      	mov	r2, r6
 8005840:	463b      	mov	r3, r7
 8005842:	4630      	mov	r0, r6
 8005844:	4639      	mov	r1, r7
 8005846:	f003 fb77 	bl	8008f38 <__adddf3>
 800584a:	4606      	mov	r6, r0
 800584c:	460f      	mov	r7, r1
 800584e:	4632      	mov	r2, r6
 8005850:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005854:	463b      	mov	r3, r7
 8005856:	f003 ff93 	bl	8009780 <__aeabi_dcmplt>
 800585a:	2800      	cmp	r0, #0
 800585c:	f000 8570 	beq.w	8006340 <_dtoa_r+0xea4>
 8005860:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005864:	9e04      	ldr	r6, [sp, #16]
 8005866:	462a      	mov	r2, r5
 8005868:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 800586c:	9508      	str	r5, [sp, #32]
 800586e:	9616      	str	r6, [sp, #88]	; 0x58
 8005870:	e005      	b.n	800587e <_dtoa_r+0x3e2>
 8005872:	454b      	cmp	r3, r9
 8005874:	f000 84b8 	beq.w	80061e8 <_dtoa_r+0xd4c>
 8005878:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 800587c:	461a      	mov	r2, r3
 800587e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005882:	f102 33ff 	add.w	r3, r2, #4294967295
 8005886:	d0f4      	beq.n	8005872 <_dtoa_r+0x3d6>
 8005888:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800588a:	9208      	str	r2, [sp, #32]
 800588c:	f108 0201 	add.w	r2, r8, #1
 8005890:	9604      	str	r6, [sp, #16]
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	701a      	strb	r2, [r3, #0]
 8005896:	e0b1      	b.n	80059fc <_dtoa_r+0x560>
 8005898:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800589a:	2e00      	cmp	r6, #0
 800589c:	f040 80f1 	bne.w	8005a82 <_dtoa_r+0x5e6>
 80058a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80058a2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80058a4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 80058a8:	9806      	ldr	r0, [sp, #24]
 80058aa:	2800      	cmp	r0, #0
 80058ac:	bfc8      	it	gt
 80058ae:	2d00      	cmpgt	r5, #0
 80058b0:	dd09      	ble.n	80058c6 <_dtoa_r+0x42a>
 80058b2:	4603      	mov	r3, r0
 80058b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80058b6:	42ab      	cmp	r3, r5
 80058b8:	bfa8      	it	ge
 80058ba:	462b      	movge	r3, r5
 80058bc:	1aed      	subs	r5, r5, r3
 80058be:	1ac9      	subs	r1, r1, r3
 80058c0:	1ac0      	subs	r0, r0, r3
 80058c2:	910a      	str	r1, [sp, #40]	; 0x28
 80058c4:	9006      	str	r0, [sp, #24]
 80058c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058c8:	2a00      	cmp	r2, #0
 80058ca:	dd1c      	ble.n	8005906 <_dtoa_r+0x46a>
 80058cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8479 	beq.w	80061c6 <_dtoa_r+0xd2a>
 80058d4:	2e00      	cmp	r6, #0
 80058d6:	dd10      	ble.n	80058fa <_dtoa_r+0x45e>
 80058d8:	4641      	mov	r1, r8
 80058da:	4632      	mov	r2, r6
 80058dc:	4620      	mov	r0, r4
 80058de:	f001 fb31 	bl	8006f44 <__pow5mult>
 80058e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80058e4:	4680      	mov	r8, r0
 80058e6:	4620      	mov	r0, r4
 80058e8:	4641      	mov	r1, r8
 80058ea:	f001 fa8b 	bl	8006e04 <__multiply>
 80058ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058f0:	4607      	mov	r7, r0
 80058f2:	4620      	mov	r0, r4
 80058f4:	f001 f984 	bl	8006c00 <_Bfree>
 80058f8:	970b      	str	r7, [sp, #44]	; 0x2c
 80058fa:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 80058fe:	ebbe 0206 	subs.w	r2, lr, r6
 8005902:	f040 84a7 	bne.w	8006254 <_dtoa_r+0xdb8>
 8005906:	4620      	mov	r0, r4
 8005908:	2101      	movs	r1, #1
 800590a:	f001 fa71 	bl	8006df0 <__i2b>
 800590e:	4606      	mov	r6, r0
 8005910:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005912:	2800      	cmp	r0, #0
 8005914:	dd05      	ble.n	8005922 <_dtoa_r+0x486>
 8005916:	4631      	mov	r1, r6
 8005918:	4620      	mov	r0, r4
 800591a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800591c:	f001 fb12 	bl	8006f44 <__pow5mult>
 8005920:	4606      	mov	r6, r0
 8005922:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005924:	2901      	cmp	r1, #1
 8005926:	f340 8390 	ble.w	800604a <_dtoa_r+0xbae>
 800592a:	2700      	movs	r7, #0
 800592c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800592e:	2800      	cmp	r0, #0
 8005930:	f040 836c 	bne.w	800600c <_dtoa_r+0xb70>
 8005934:	2001      	movs	r0, #1
 8005936:	9b06      	ldr	r3, [sp, #24]
 8005938:	4403      	add	r3, r0
 800593a:	f013 031f 	ands.w	r3, r3, #31
 800593e:	f000 8293 	beq.w	8005e68 <_dtoa_r+0x9cc>
 8005942:	f1c3 0220 	rsb	r2, r3, #32
 8005946:	2a04      	cmp	r2, #4
 8005948:	f340 8568 	ble.w	800641c <_dtoa_r+0xf80>
 800594c:	f1c3 031c 	rsb	r3, r3, #28
 8005950:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005952:	9a06      	ldr	r2, [sp, #24]
 8005954:	441d      	add	r5, r3
 8005956:	4419      	add	r1, r3
 8005958:	910a      	str	r1, [sp, #40]	; 0x28
 800595a:	441a      	add	r2, r3
 800595c:	9206      	str	r2, [sp, #24]
 800595e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005960:	2900      	cmp	r1, #0
 8005962:	dd05      	ble.n	8005970 <_dtoa_r+0x4d4>
 8005964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005966:	4620      	mov	r0, r4
 8005968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800596a:	f001 fb47 	bl	8006ffc <__lshift>
 800596e:	900b      	str	r0, [sp, #44]	; 0x2c
 8005970:	9a06      	ldr	r2, [sp, #24]
 8005972:	2a00      	cmp	r2, #0
 8005974:	dd04      	ble.n	8005980 <_dtoa_r+0x4e4>
 8005976:	4631      	mov	r1, r6
 8005978:	4620      	mov	r0, r4
 800597a:	f001 fb3f 	bl	8006ffc <__lshift>
 800597e:	4606      	mov	r6, r0
 8005980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005982:	2b00      	cmp	r3, #0
 8005984:	f040 8321 	bne.w	8005fca <_dtoa_r+0xb2e>
 8005988:	9824      	ldr	r0, [sp, #144]	; 0x90
 800598a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800598c:	2802      	cmp	r0, #2
 800598e:	bfd4      	ite	le
 8005990:	2300      	movle	r3, #0
 8005992:	2301      	movgt	r3, #1
 8005994:	2900      	cmp	r1, #0
 8005996:	bfc8      	it	gt
 8005998:	2300      	movgt	r3, #0
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 821a 	beq.w	8005dd4 <_dtoa_r+0x938>
 80059a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059a2:	2800      	cmp	r0, #0
 80059a4:	f040 820f 	bne.w	8005dc6 <_dtoa_r+0x92a>
 80059a8:	4631      	mov	r1, r6
 80059aa:	4603      	mov	r3, r0
 80059ac:	2205      	movs	r2, #5
 80059ae:	4620      	mov	r0, r4
 80059b0:	f001 f942 	bl	8006c38 <__multadd>
 80059b4:	4606      	mov	r6, r0
 80059b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80059b8:	4631      	mov	r1, r6
 80059ba:	f001 fb7b 	bl	80070b4 <__mcmp>
 80059be:	2800      	cmp	r0, #0
 80059c0:	f340 8201 	ble.w	8005dc6 <_dtoa_r+0x92a>
 80059c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059c8:	2500      	movs	r5, #0
 80059ca:	9a04      	ldr	r2, [sp, #16]
 80059cc:	2331      	movs	r3, #49	; 0x31
 80059ce:	3201      	adds	r2, #1
 80059d0:	f889 3000 	strb.w	r3, [r9]
 80059d4:	9204      	str	r2, [sp, #16]
 80059d6:	f109 0301 	add.w	r3, r9, #1
 80059da:	9308      	str	r3, [sp, #32]
 80059dc:	4631      	mov	r1, r6
 80059de:	4620      	mov	r0, r4
 80059e0:	f001 f90e 	bl	8006c00 <_Bfree>
 80059e4:	f1b8 0f00 	cmp.w	r8, #0
 80059e8:	d008      	beq.n	80059fc <_dtoa_r+0x560>
 80059ea:	4545      	cmp	r5, r8
 80059ec:	bf18      	it	ne
 80059ee:	2d00      	cmpne	r5, #0
 80059f0:	f040 824a 	bne.w	8005e88 <_dtoa_r+0x9ec>
 80059f4:	4641      	mov	r1, r8
 80059f6:	4620      	mov	r0, r4
 80059f8:	f001 f902 	bl	8006c00 <_Bfree>
 80059fc:	4620      	mov	r0, r4
 80059fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a00:	f001 f8fe 	bl	8006c00 <_Bfree>
 8005a04:	9e04      	ldr	r6, [sp, #16]
 8005a06:	2200      	movs	r2, #0
 8005a08:	4648      	mov	r0, r9
 8005a0a:	1c73      	adds	r3, r6, #1
 8005a0c:	9e08      	ldr	r6, [sp, #32]
 8005a0e:	7032      	strb	r2, [r6, #0]
 8005a10:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005a12:	6033      	str	r3, [r6, #0]
 8005a14:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005a16:	2e00      	cmp	r6, #0
 8005a18:	f43f ad81 	beq.w	800551e <_dtoa_r+0x82>
 8005a1c:	9808      	ldr	r0, [sp, #32]
 8005a1e:	6030      	str	r0, [r6, #0]
 8005a20:	4648      	mov	r0, r9
 8005a22:	b01b      	add	sp, #108	; 0x6c
 8005a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a28:	2010      	movs	r0, #16
 8005a2a:	f000 fd4b 	bl	80064c4 <malloc>
 8005a2e:	6260      	str	r0, [r4, #36]	; 0x24
 8005a30:	6046      	str	r6, [r0, #4]
 8005a32:	6086      	str	r6, [r0, #8]
 8005a34:	6006      	str	r6, [r0, #0]
 8005a36:	60c6      	str	r6, [r0, #12]
 8005a38:	e548      	b.n	80054cc <_dtoa_r+0x30>
 8005a3a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005a3c:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005a40:	ebce 0606 	rsb	r6, lr, r6
 8005a44:	960a      	str	r6, [sp, #40]	; 0x28
 8005a46:	f1ce 0600 	rsb	r6, lr, #0
 8005a4a:	960c      	str	r6, [sp, #48]	; 0x30
 8005a4c:	2600      	movs	r6, #0
 8005a4e:	960e      	str	r6, [sp, #56]	; 0x38
 8005a50:	e60a      	b.n	8005668 <_dtoa_r+0x1cc>
 8005a52:	9804      	ldr	r0, [sp, #16]
 8005a54:	f003 fbbc 	bl	80091d0 <__aeabi_i2d>
 8005a58:	4632      	mov	r2, r6
 8005a5a:	463b      	mov	r3, r7
 8005a5c:	f003 fe86 	bl	800976c <__aeabi_dcmpeq>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	f47f add0 	bne.w	8005606 <_dtoa_r+0x16a>
 8005a66:	9e04      	ldr	r6, [sp, #16]
 8005a68:	3e01      	subs	r6, #1
 8005a6a:	9604      	str	r6, [sp, #16]
 8005a6c:	e5cb      	b.n	8005606 <_dtoa_r+0x16a>
 8005a6e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005a70:	e5e2      	b.n	8005638 <_dtoa_r+0x19c>
 8005a72:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005a76:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005a7a:	1b40      	subs	r0, r0, r5
 8005a7c:	fa0a f000 	lsl.w	r0, sl, r0
 8005a80:	e58b      	b.n	800559a <_dtoa_r+0xfe>
 8005a82:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005a84:	2e01      	cmp	r6, #1
 8005a86:	f340 8415 	ble.w	80062b4 <_dtoa_r+0xe18>
 8005a8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a8e:	1e46      	subs	r6, r0, #1
 8005a90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a92:	42b1      	cmp	r1, r6
 8005a94:	bfaf      	iteee	ge
 8005a96:	ebc6 0601 	rsbge	r6, r6, r1
 8005a9a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005a9c:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005a9e:	ebc2 0306 	rsblt	r3, r2, r6
 8005aa2:	bfbf      	itttt	lt
 8005aa4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005aa6:	18f6      	addlt	r6, r6, r3
 8005aa8:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005aaa:	2600      	movlt	r6, #0
 8005aac:	2800      	cmp	r0, #0
 8005aae:	bfb9      	ittee	lt
 8005ab0:	2300      	movlt	r3, #0
 8005ab2:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005ab4:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005ab6:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005ab8:	bfb8      	it	lt
 8005aba:	ebc0 0501 	rsblt	r5, r0, r1
 8005abe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	441a      	add	r2, r3
 8005aca:	920a      	str	r2, [sp, #40]	; 0x28
 8005acc:	449e      	add	lr, r3
 8005ace:	f8cd e018 	str.w	lr, [sp, #24]
 8005ad2:	f001 f98d 	bl	8006df0 <__i2b>
 8005ad6:	4680      	mov	r8, r0
 8005ad8:	e6e6      	b.n	80058a8 <_dtoa_r+0x40c>
 8005ada:	2600      	movs	r6, #0
 8005adc:	960d      	str	r6, [sp, #52]	; 0x34
 8005ade:	9e04      	ldr	r6, [sp, #16]
 8005ae0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005ae4:	44b6      	add	lr, r6
 8005ae6:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005aea:	f10e 0601 	add.w	r6, lr, #1
 8005aee:	9609      	str	r6, [sp, #36]	; 0x24
 8005af0:	2e00      	cmp	r6, #0
 8005af2:	f340 8359 	ble.w	80061a8 <_dtoa_r+0xd0c>
 8005af6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005af8:	2e0e      	cmp	r6, #14
 8005afa:	bf8c      	ite	hi
 8005afc:	2500      	movhi	r5, #0
 8005afe:	f005 0501 	andls.w	r5, r5, #1
 8005b02:	4637      	mov	r7, r6
 8005b04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005b06:	2f17      	cmp	r7, #23
 8005b08:	f04f 0100 	mov.w	r1, #0
 8005b0c:	6071      	str	r1, [r6, #4]
 8005b0e:	d909      	bls.n	8005b24 <_dtoa_r+0x688>
 8005b10:	2201      	movs	r2, #1
 8005b12:	2304      	movs	r3, #4
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	4611      	mov	r1, r2
 8005b18:	f103 0014 	add.w	r0, r3, #20
 8005b1c:	3201      	adds	r2, #1
 8005b1e:	42b8      	cmp	r0, r7
 8005b20:	d9f8      	bls.n	8005b14 <_dtoa_r+0x678>
 8005b22:	6071      	str	r1, [r6, #4]
 8005b24:	4620      	mov	r0, r4
 8005b26:	f001 f835 	bl	8006b94 <_Balloc>
 8005b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b2c:	6030      	str	r0, [r6, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	9308      	str	r3, [sp, #32]
 8005b32:	2d00      	cmp	r5, #0
 8005b34:	f43f ade5 	beq.w	8005702 <_dtoa_r+0x266>
 8005b38:	9e04      	ldr	r6, [sp, #16]
 8005b3a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005b3e:	2e00      	cmp	r6, #0
 8005b40:	f340 81ab 	ble.w	8005e9a <_dtoa_r+0x9fe>
 8005b44:	f006 020f 	and.w	r2, r6, #15
 8005b48:	f649 7380 	movw	r3, #40832	; 0x9f80
 8005b4c:	1135      	asrs	r5, r6, #4
 8005b4e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b56:	06e9      	lsls	r1, r5, #27
 8005b58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b5c:	f140 818f 	bpl.w	8005e7e <_dtoa_r+0x9e2>
 8005b60:	f24a 0370 	movw	r3, #41072	; 0xa070
 8005b64:	4650      	mov	r0, sl
 8005b66:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b6a:	4659      	mov	r1, fp
 8005b6c:	f005 050f 	and.w	r5, r5, #15
 8005b70:	f04f 0803 	mov.w	r8, #3
 8005b74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b78:	f003 fcba 	bl	80094f0 <__aeabi_ddiv>
 8005b7c:	4682      	mov	sl, r0
 8005b7e:	468b      	mov	fp, r1
 8005b80:	b19d      	cbz	r5, 8005baa <_dtoa_r+0x70e>
 8005b82:	f24a 0970 	movw	r9, #41072	; 0xa070
 8005b86:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005b8a:	07ea      	lsls	r2, r5, #31
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	4639      	mov	r1, r7
 8005b90:	d507      	bpl.n	8005ba2 <_dtoa_r+0x706>
 8005b92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005b96:	f108 0801 	add.w	r8, r8, #1
 8005b9a:	f003 fb7f 	bl	800929c <__aeabi_dmul>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	460f      	mov	r7, r1
 8005ba2:	106d      	asrs	r5, r5, #1
 8005ba4:	f109 0908 	add.w	r9, r9, #8
 8005ba8:	d1ef      	bne.n	8005b8a <_dtoa_r+0x6ee>
 8005baa:	4632      	mov	r2, r6
 8005bac:	463b      	mov	r3, r7
 8005bae:	4650      	mov	r0, sl
 8005bb0:	4659      	mov	r1, fp
 8005bb2:	f003 fc9d 	bl	80094f0 <__aeabi_ddiv>
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	460f      	mov	r7, r1
 8005bba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005bbc:	b150      	cbz	r0, 8005bd4 <_dtoa_r+0x738>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	4630      	mov	r0, r6
 8005bc2:	4639      	mov	r1, r7
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005bca:	f003 fdd9 	bl	8009780 <__aeabi_dcmplt>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	f040 8315 	bne.w	80061fe <_dtoa_r+0xd62>
 8005bd4:	4640      	mov	r0, r8
 8005bd6:	f003 fafb 	bl	80091d0 <__aeabi_i2d>
 8005bda:	4632      	mov	r2, r6
 8005bdc:	463b      	mov	r3, r7
 8005bde:	f003 fb5d 	bl	800929c <__aeabi_dmul>
 8005be2:	2300      	movs	r3, #0
 8005be4:	2200      	movs	r2, #0
 8005be6:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005bea:	f003 f9a5 	bl	8008f38 <__adddf3>
 8005bee:	4680      	mov	r8, r0
 8005bf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bf2:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	f000 80c9 	beq.w	8005d8e <_dtoa_r+0x8f2>
 8005bfc:	9904      	ldr	r1, [sp, #16]
 8005bfe:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8005c02:	9116      	str	r1, [sp, #88]	; 0x58
 8005c04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c06:	2a00      	cmp	r2, #0
 8005c08:	f000 8179 	beq.w	8005efe <_dtoa_r+0xa62>
 8005c0c:	f649 7380 	movw	r3, #40832	; 0x9f80
 8005c10:	9a08      	ldr	r2, [sp, #32]
 8005c12:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c16:	2100      	movs	r1, #0
 8005c18:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005c22:	1c55      	adds	r5, r2, #1
 8005c24:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c28:	f8cd c008 	str.w	ip, [sp, #8]
 8005c2c:	f003 fc60 	bl	80094f0 <__aeabi_ddiv>
 8005c30:	4642      	mov	r2, r8
 8005c32:	464b      	mov	r3, r9
 8005c34:	f003 f97e 	bl	8008f34 <__aeabi_dsub>
 8005c38:	4682      	mov	sl, r0
 8005c3a:	468b      	mov	fp, r1
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	4639      	mov	r1, r7
 8005c40:	f003 fdc6 	bl	80097d0 <__aeabi_d2iz>
 8005c44:	4680      	mov	r8, r0
 8005c46:	f003 fac3 	bl	80091d0 <__aeabi_i2d>
 8005c4a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005c4e:	fa5f f888 	uxtb.w	r8, r8
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4630      	mov	r0, r6
 8005c58:	4639      	mov	r1, r7
 8005c5a:	f003 f96b 	bl	8008f34 <__aeabi_dsub>
 8005c5e:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005c62:	f88e 8000 	strb.w	r8, [lr]
 8005c66:	4606      	mov	r6, r0
 8005c68:	460f      	mov	r7, r1
 8005c6a:	4650      	mov	r0, sl
 8005c6c:	4659      	mov	r1, fp
 8005c6e:	4632      	mov	r2, r6
 8005c70:	463b      	mov	r3, r7
 8005c72:	f003 fda3 	bl	80097bc <__aeabi_dcmpgt>
 8005c76:	2800      	cmp	r0, #0
 8005c78:	f040 83c2 	bne.w	8006400 <_dtoa_r+0xf64>
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	4632      	mov	r2, r6
 8005c80:	463b      	mov	r3, r7
 8005c82:	2000      	movs	r0, #0
 8005c84:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005c88:	f003 f954 	bl	8008f34 <__aeabi_dsub>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4650      	mov	r0, sl
 8005c92:	4659      	mov	r1, fp
 8005c94:	f003 fd92 	bl	80097bc <__aeabi_dcmpgt>
 8005c98:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	f040 8314 	bne.w	80062ca <_dtoa_r+0xe2e>
 8005ca2:	f1bc 0f01 	cmp.w	ip, #1
 8005ca6:	f340 80f5 	ble.w	8005e94 <_dtoa_r+0x9f8>
 8005caa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cae:	9417      	str	r4, [sp, #92]	; 0x5c
 8005cb0:	44e1      	add	r9, ip
 8005cb2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8005cb6:	46a9      	mov	r9, r5
 8005cb8:	e010      	b.n	8005cdc <_dtoa_r+0x840>
 8005cba:	2100      	movs	r1, #0
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005cc2:	f003 f937 	bl	8008f34 <__aeabi_dsub>
 8005cc6:	4652      	mov	r2, sl
 8005cc8:	465b      	mov	r3, fp
 8005cca:	f003 fd59 	bl	8009780 <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f040 82f9 	bne.w	80062c6 <_dtoa_r+0xe2a>
 8005cd4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005cd6:	4581      	cmp	r9, r0
 8005cd8:	f000 80db 	beq.w	8005e92 <_dtoa_r+0x9f6>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	4650      	mov	r0, sl
 8005ce0:	4659      	mov	r1, fp
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005ce8:	f003 fad8 	bl	800929c <__aeabi_dmul>
 8005cec:	2300      	movs	r3, #0
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005cf4:	4682      	mov	sl, r0
 8005cf6:	468b      	mov	fp, r1
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	4639      	mov	r1, r7
 8005cfc:	f003 face 	bl	800929c <__aeabi_dmul>
 8005d00:	460d      	mov	r5, r1
 8005d02:	4604      	mov	r4, r0
 8005d04:	f003 fd64 	bl	80097d0 <__aeabi_d2iz>
 8005d08:	4680      	mov	r8, r0
 8005d0a:	f003 fa61 	bl	80091d0 <__aeabi_i2d>
 8005d0e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005d12:	fa5f f888 	uxtb.w	r8, r8
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	f003 f909 	bl	8008f34 <__aeabi_dsub>
 8005d22:	4652      	mov	r2, sl
 8005d24:	465b      	mov	r3, fp
 8005d26:	f809 8b01 	strb.w	r8, [r9], #1
 8005d2a:	4606      	mov	r6, r0
 8005d2c:	460f      	mov	r7, r1
 8005d2e:	f003 fd27 	bl	8009780 <__aeabi_dcmplt>
 8005d32:	4632      	mov	r2, r6
 8005d34:	463b      	mov	r3, r7
 8005d36:	2800      	cmp	r0, #0
 8005d38:	d0bf      	beq.n	8005cba <_dtoa_r+0x81e>
 8005d3a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005d3c:	464d      	mov	r5, r9
 8005d3e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005d40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d44:	9604      	str	r6, [sp, #16]
 8005d46:	9508      	str	r5, [sp, #32]
 8005d48:	e658      	b.n	80059fc <_dtoa_r+0x560>
 8005d4a:	2600      	movs	r6, #0
 8005d4c:	960d      	str	r6, [sp, #52]	; 0x34
 8005d4e:	9825      	ldr	r0, [sp, #148]	; 0x94
 8005d50:	2800      	cmp	r0, #0
 8005d52:	f340 8233 	ble.w	80061bc <_dtoa_r+0xd20>
 8005d56:	280e      	cmp	r0, #14
 8005d58:	bf8c      	ite	hi
 8005d5a:	2500      	movhi	r5, #0
 8005d5c:	f005 0501 	andls.w	r5, r5, #1
 8005d60:	4607      	mov	r7, r0
 8005d62:	9014      	str	r0, [sp, #80]	; 0x50
 8005d64:	9009      	str	r0, [sp, #36]	; 0x24
 8005d66:	e6cd      	b.n	8005b04 <_dtoa_r+0x668>
 8005d68:	2601      	movs	r6, #1
 8005d6a:	960d      	str	r6, [sp, #52]	; 0x34
 8005d6c:	e7ef      	b.n	8005d4e <_dtoa_r+0x8b2>
 8005d6e:	4640      	mov	r0, r8
 8005d70:	f003 fa2e 	bl	80091d0 <__aeabi_i2d>
 8005d74:	4632      	mov	r2, r6
 8005d76:	463b      	mov	r3, r7
 8005d78:	f003 fa90 	bl	800929c <__aeabi_dmul>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005d84:	f003 f8d8 	bl	8008f38 <__adddf3>
 8005d88:	4680      	mov	r8, r0
 8005d8a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005d8e:	2300      	movs	r3, #0
 8005d90:	4630      	mov	r0, r6
 8005d92:	2200      	movs	r2, #0
 8005d94:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8005d98:	4639      	mov	r1, r7
 8005d9a:	f003 f8cb 	bl	8008f34 <__aeabi_dsub>
 8005d9e:	4642      	mov	r2, r8
 8005da0:	464b      	mov	r3, r9
 8005da2:	4682      	mov	sl, r0
 8005da4:	468b      	mov	fp, r1
 8005da6:	f003 fd09 	bl	80097bc <__aeabi_dcmpgt>
 8005daa:	4606      	mov	r6, r0
 8005dac:	2800      	cmp	r0, #0
 8005dae:	f040 80a3 	bne.w	8005ef8 <_dtoa_r+0xa5c>
 8005db2:	4642      	mov	r2, r8
 8005db4:	4650      	mov	r0, sl
 8005db6:	4659      	mov	r1, fp
 8005db8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005dbc:	f003 fce0 	bl	8009780 <__aeabi_dcmplt>
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	d067      	beq.n	8005e94 <_dtoa_r+0x9f8>
 8005dc4:	46b0      	mov	r8, r6
 8005dc6:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005dc8:	2500      	movs	r5, #0
 8005dca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dce:	43c9      	mvns	r1, r1
 8005dd0:	9104      	str	r1, [sp, #16]
 8005dd2:	e603      	b.n	80059dc <_dtoa_r+0x540>
 8005dd4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	f040 8164 	bne.w	80060a4 <_dtoa_r+0xc08>
 8005ddc:	2500      	movs	r5, #0
 8005dde:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005de2:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005de6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005dea:	e002      	b.n	8005df2 <_dtoa_r+0x956>
 8005dec:	f000 ff24 	bl	8006c38 <__multadd>
 8005df0:	4681      	mov	r9, r0
 8005df2:	4631      	mov	r1, r6
 8005df4:	4648      	mov	r0, r9
 8005df6:	f7ff faab 	bl	8005350 <quorem>
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	220a      	movs	r2, #10
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005e04:	f80b 7005 	strb.w	r7, [fp, r5]
 8005e08:	3501      	adds	r5, #1
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	4555      	cmp	r5, sl
 8005e0e:	dbed      	blt.n	8005dec <_dtoa_r+0x950>
 8005e10:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005e14:	461d      	mov	r5, r3
 8005e16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e18:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8005e1c:	2801      	cmp	r0, #1
 8005e1e:	bfac      	ite	ge
 8005e20:	4483      	addge	fp, r0
 8005e22:	f10b 0b01 	addlt.w	fp, fp, #1
 8005e26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e28:	2201      	movs	r2, #1
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	f001 f8e6 	bl	8006ffc <__lshift>
 8005e30:	4631      	mov	r1, r6
 8005e32:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e34:	f001 f93e 	bl	80070b4 <__mcmp>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	f340 826f 	ble.w	800631c <_dtoa_r+0xe80>
 8005e3e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8005e42:	9908      	ldr	r1, [sp, #32]
 8005e44:	e005      	b.n	8005e52 <_dtoa_r+0x9b6>
 8005e46:	428b      	cmp	r3, r1
 8005e48:	f000 8228 	beq.w	800629c <_dtoa_r+0xe00>
 8005e4c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8005e50:	469b      	mov	fp, r3
 8005e52:	2a39      	cmp	r2, #57	; 0x39
 8005e54:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005e58:	d0f5      	beq.n	8005e46 <_dtoa_r+0x9aa>
 8005e5a:	3201      	adds	r2, #1
 8005e5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e60:	701a      	strb	r2, [r3, #0]
 8005e62:	f8cd b020 	str.w	fp, [sp, #32]
 8005e66:	e5b9      	b.n	80059dc <_dtoa_r+0x540>
 8005e68:	231c      	movs	r3, #28
 8005e6a:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005e6e:	441d      	add	r5, r3
 8005e70:	9806      	ldr	r0, [sp, #24]
 8005e72:	449e      	add	lr, r3
 8005e74:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8005e78:	4418      	add	r0, r3
 8005e7a:	9006      	str	r0, [sp, #24]
 8005e7c:	e56f      	b.n	800595e <_dtoa_r+0x4c2>
 8005e7e:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8005e82:	f04f 0802 	mov.w	r8, #2
 8005e86:	e67b      	b.n	8005b80 <_dtoa_r+0x6e4>
 8005e88:	4629      	mov	r1, r5
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f000 feb8 	bl	8006c00 <_Bfree>
 8005e90:	e5b0      	b.n	80059f4 <_dtoa_r+0x558>
 8005e92:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005e94:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8005e98:	e433      	b.n	8005702 <_dtoa_r+0x266>
 8005e9a:	9e04      	ldr	r6, [sp, #16]
 8005e9c:	4275      	negs	r5, r6
 8005e9e:	2d00      	cmp	r5, #0
 8005ea0:	f000 819d 	beq.w	80061de <_dtoa_r+0xd42>
 8005ea4:	f005 020f 	and.w	r2, r5, #15
 8005ea8:	f649 7380 	movw	r3, #40832	; 0x9f80
 8005eac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005eb0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f003 f9ee 	bl	800929c <__aeabi_dmul>
 8005ec0:	112d      	asrs	r5, r5, #4
 8005ec2:	4606      	mov	r6, r0
 8005ec4:	460f      	mov	r7, r1
 8005ec6:	f000 8297 	beq.w	80063f8 <_dtoa_r+0xf5c>
 8005eca:	f24a 0970 	movw	r9, #41072	; 0xa070
 8005ece:	f04f 0802 	mov.w	r8, #2
 8005ed2:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005ed6:	07eb      	lsls	r3, r5, #31
 8005ed8:	4630      	mov	r0, r6
 8005eda:	4639      	mov	r1, r7
 8005edc:	d507      	bpl.n	8005eee <_dtoa_r+0xa52>
 8005ede:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005ee2:	f108 0801 	add.w	r8, r8, #1
 8005ee6:	f003 f9d9 	bl	800929c <__aeabi_dmul>
 8005eea:	4606      	mov	r6, r0
 8005eec:	460f      	mov	r7, r1
 8005eee:	106d      	asrs	r5, r5, #1
 8005ef0:	f109 0908 	add.w	r9, r9, #8
 8005ef4:	d1ef      	bne.n	8005ed6 <_dtoa_r+0xa3a>
 8005ef6:	e660      	b.n	8005bba <_dtoa_r+0x71e>
 8005ef8:	2600      	movs	r6, #0
 8005efa:	46b0      	mov	r8, r6
 8005efc:	e562      	b.n	80059c4 <_dtoa_r+0x528>
 8005efe:	f10c 3bff 	add.w	fp, ip, #4294967295
 8005f02:	f649 7180 	movw	r1, #40832	; 0x9f80
 8005f06:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005f0a:	9808      	ldr	r0, [sp, #32]
 8005f0c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	f100 0a01 	add.w	sl, r0, #1
 8005f18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f1c:	f8cd c008 	str.w	ip, [sp, #8]
 8005f20:	f003 f9bc 	bl	800929c <__aeabi_dmul>
 8005f24:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f28:	4639      	mov	r1, r7
 8005f2a:	4630      	mov	r0, r6
 8005f2c:	f003 fc50 	bl	80097d0 <__aeabi_d2iz>
 8005f30:	4605      	mov	r5, r0
 8005f32:	f003 f94d 	bl	80091d0 <__aeabi_i2d>
 8005f36:	3530      	adds	r5, #48	; 0x30
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	4639      	mov	r1, r7
 8005f40:	f002 fff8 	bl	8008f34 <__aeabi_dsub>
 8005f44:	460f      	mov	r7, r1
 8005f46:	9908      	ldr	r1, [sp, #32]
 8005f48:	4606      	mov	r6, r0
 8005f4a:	700d      	strb	r5, [r1, #0]
 8005f4c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005f50:	f1bc 0f01 	cmp.w	ip, #1
 8005f54:	d022      	beq.n	8005f9c <_dtoa_r+0xb00>
 8005f56:	9a08      	ldr	r2, [sp, #32]
 8005f58:	4630      	mov	r0, r6
 8005f5a:	4639      	mov	r1, r7
 8005f5c:	f102 39ff 	add.w	r9, r2, #4294967295
 8005f60:	4615      	mov	r5, r2
 8005f62:	44e1      	add	r9, ip
 8005f64:	2300      	movs	r3, #0
 8005f66:	2200      	movs	r2, #0
 8005f68:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005f6c:	f003 f996 	bl	800929c <__aeabi_dmul>
 8005f70:	460f      	mov	r7, r1
 8005f72:	4606      	mov	r6, r0
 8005f74:	f003 fc2c 	bl	80097d0 <__aeabi_d2iz>
 8005f78:	4680      	mov	r8, r0
 8005f7a:	f003 f929 	bl	80091d0 <__aeabi_i2d>
 8005f7e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4630      	mov	r0, r6
 8005f88:	4639      	mov	r1, r7
 8005f8a:	f002 ffd3 	bl	8008f34 <__aeabi_dsub>
 8005f8e:	f805 8f01 	strb.w	r8, [r5, #1]!
 8005f92:	454d      	cmp	r5, r9
 8005f94:	d1e6      	bne.n	8005f64 <_dtoa_r+0xac8>
 8005f96:	4606      	mov	r6, r0
 8005f98:	460f      	mov	r7, r1
 8005f9a:	44da      	add	sl, fp
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8005fa4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fa8:	f002 ffc6 	bl	8008f38 <__adddf3>
 8005fac:	4632      	mov	r2, r6
 8005fae:	463b      	mov	r3, r7
 8005fb0:	f003 fbe6 	bl	8009780 <__aeabi_dcmplt>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	f000 8154 	beq.w	8006262 <_dtoa_r+0xdc6>
 8005fba:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fbe:	4652      	mov	r2, sl
 8005fc0:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 8005fc4:	f8cd a020 	str.w	sl, [sp, #32]
 8005fc8:	e459      	b.n	800587e <_dtoa_r+0x3e2>
 8005fca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005fcc:	4631      	mov	r1, r6
 8005fce:	f001 f871 	bl	80070b4 <__mcmp>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	f6bf acd8 	bge.w	8005988 <_dtoa_r+0x4ec>
 8005fd8:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005fdc:	4620      	mov	r0, r4
 8005fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fe0:	220a      	movs	r2, #10
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f10e 3eff 	add.w	lr, lr, #4294967295
 8005fe8:	f8cd e010 	str.w	lr, [sp, #16]
 8005fec:	f000 fe24 	bl	8006c38 <__multadd>
 8005ff0:	900b      	str	r0, [sp, #44]	; 0x2c
 8005ff2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d141      	bne.n	800607c <_dtoa_r+0xbe0>
 8005ff8:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005ffa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	dc03      	bgt.n	8006008 <_dtoa_r+0xb6c>
 8006000:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006002:	2a02      	cmp	r2, #2
 8006004:	f300 8207 	bgt.w	8006416 <_dtoa_r+0xf7a>
 8006008:	9309      	str	r3, [sp, #36]	; 0x24
 800600a:	e6e7      	b.n	8005ddc <_dtoa_r+0x940>
 800600c:	6933      	ldr	r3, [r6, #16]
 800600e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006012:	6918      	ldr	r0, [r3, #16]
 8006014:	f000 fea2 	bl	8006d5c <__hi0bits>
 8006018:	f1c0 0020 	rsb	r0, r0, #32
 800601c:	e48b      	b.n	8005936 <_dtoa_r+0x49a>
 800601e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006020:	2e00      	cmp	r6, #0
 8006022:	f040 818b 	bne.w	800633c <_dtoa_r+0xea0>
 8006026:	2300      	movs	r3, #0
 8006028:	2200      	movs	r2, #0
 800602a:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800602e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006032:	f003 f933 	bl	800929c <__aeabi_dmul>
 8006036:	4652      	mov	r2, sl
 8006038:	465b      	mov	r3, fp
 800603a:	f003 fbb5 	bl	80097a8 <__aeabi_dcmpge>
 800603e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006040:	46b0      	mov	r8, r6
 8006042:	2800      	cmp	r0, #0
 8006044:	f47f aebf 	bne.w	8005dc6 <_dtoa_r+0x92a>
 8006048:	e4bc      	b.n	80059c4 <_dtoa_r+0x528>
 800604a:	f1ba 0f00 	cmp.w	sl, #0
 800604e:	f47f ac6c 	bne.w	800592a <_dtoa_r+0x48e>
 8006052:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006056:	4657      	mov	r7, sl
 8006058:	2b00      	cmp	r3, #0
 800605a:	f47f ac67 	bne.w	800592c <_dtoa_r+0x490>
 800605e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006062:	0d3f      	lsrs	r7, r7, #20
 8006064:	053f      	lsls	r7, r7, #20
 8006066:	2f00      	cmp	r7, #0
 8006068:	f43f ac60 	beq.w	800592c <_dtoa_r+0x490>
 800606c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800606e:	2701      	movs	r7, #1
 8006070:	9b06      	ldr	r3, [sp, #24]
 8006072:	3201      	adds	r2, #1
 8006074:	920a      	str	r2, [sp, #40]	; 0x28
 8006076:	3301      	adds	r3, #1
 8006078:	9306      	str	r3, [sp, #24]
 800607a:	e457      	b.n	800592c <_dtoa_r+0x490>
 800607c:	2300      	movs	r3, #0
 800607e:	4641      	mov	r1, r8
 8006080:	220a      	movs	r2, #10
 8006082:	4620      	mov	r0, r4
 8006084:	f000 fdd8 	bl	8006c38 <__multadd>
 8006088:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800608a:	9924      	ldr	r1, [sp, #144]	; 0x90
 800608c:	2a00      	cmp	r2, #0
 800608e:	bfcc      	ite	gt
 8006090:	2300      	movgt	r3, #0
 8006092:	2301      	movle	r3, #1
 8006094:	2902      	cmp	r1, #2
 8006096:	bfd8      	it	le
 8006098:	2300      	movle	r3, #0
 800609a:	4680      	mov	r8, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	f040 81b6 	bne.w	800640e <_dtoa_r+0xf72>
 80060a2:	9209      	str	r2, [sp, #36]	; 0x24
 80060a4:	2d00      	cmp	r5, #0
 80060a6:	dd05      	ble.n	80060b4 <_dtoa_r+0xc18>
 80060a8:	4641      	mov	r1, r8
 80060aa:	462a      	mov	r2, r5
 80060ac:	4620      	mov	r0, r4
 80060ae:	f000 ffa5 	bl	8006ffc <__lshift>
 80060b2:	4680      	mov	r8, r0
 80060b4:	46c4      	mov	ip, r8
 80060b6:	2f00      	cmp	r7, #0
 80060b8:	f040 8153 	bne.w	8006362 <_dtoa_r+0xec6>
 80060bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060be:	f00a 0301 	and.w	r3, sl, #1
 80060c2:	9a08      	ldr	r2, [sp, #32]
 80060c4:	4637      	mov	r7, r6
 80060c6:	9808      	ldr	r0, [sp, #32]
 80060c8:	46e1      	mov	r9, ip
 80060ca:	440a      	add	r2, r1
 80060cc:	9309      	str	r3, [sp, #36]	; 0x24
 80060ce:	920a      	str	r2, [sp, #40]	; 0x28
 80060d0:	1c45      	adds	r5, r0, #1
 80060d2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80060d4:	e00a      	b.n	80060ec <_dtoa_r+0xc50>
 80060d6:	f000 fdaf 	bl	8006c38 <__multadd>
 80060da:	4649      	mov	r1, r9
 80060dc:	220a      	movs	r2, #10
 80060de:	2300      	movs	r3, #0
 80060e0:	4680      	mov	r8, r0
 80060e2:	4620      	mov	r0, r4
 80060e4:	f000 fda8 	bl	8006c38 <__multadd>
 80060e8:	4681      	mov	r9, r0
 80060ea:	3501      	adds	r5, #1
 80060ec:	4639      	mov	r1, r7
 80060ee:	4630      	mov	r0, r6
 80060f0:	f7ff f92e 	bl	8005350 <quorem>
 80060f4:	4641      	mov	r1, r8
 80060f6:	4682      	mov	sl, r0
 80060f8:	4630      	mov	r0, r6
 80060fa:	f000 ffdb 	bl	80070b4 <__mcmp>
 80060fe:	464a      	mov	r2, r9
 8006100:	4639      	mov	r1, r7
 8006102:	4683      	mov	fp, r0
 8006104:	4620      	mov	r0, r4
 8006106:	f000 fff7 	bl	80070f8 <__mdiff>
 800610a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800610e:	9205      	str	r2, [sp, #20]
 8006110:	f105 3eff 	add.w	lr, r5, #4294967295
 8006114:	f8cd e018 	str.w	lr, [sp, #24]
 8006118:	68c2      	ldr	r2, [r0, #12]
 800611a:	4603      	mov	r3, r0
 800611c:	2a00      	cmp	r2, #0
 800611e:	d13e      	bne.n	800619e <_dtoa_r+0xd02>
 8006120:	4619      	mov	r1, r3
 8006122:	4630      	mov	r0, r6
 8006124:	9302      	str	r3, [sp, #8]
 8006126:	f000 ffc5 	bl	80070b4 <__mcmp>
 800612a:	9b02      	ldr	r3, [sp, #8]
 800612c:	4602      	mov	r2, r0
 800612e:	4620      	mov	r0, r4
 8006130:	4619      	mov	r1, r3
 8006132:	9202      	str	r2, [sp, #8]
 8006134:	f000 fd64 	bl	8006c00 <_Bfree>
 8006138:	9a02      	ldr	r2, [sp, #8]
 800613a:	9824      	ldr	r0, [sp, #144]	; 0x90
 800613c:	4310      	orrs	r0, r2
 800613e:	d103      	bne.n	8006148 <_dtoa_r+0xcac>
 8006140:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006142:	2900      	cmp	r1, #0
 8006144:	f000 814a 	beq.w	80063dc <_dtoa_r+0xf40>
 8006148:	f1bb 0f00 	cmp.w	fp, #0
 800614c:	f2c0 80c3 	blt.w	80062d6 <_dtoa_r+0xe3a>
 8006150:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006152:	ea5b 0101 	orrs.w	r1, fp, r1
 8006156:	d103      	bne.n	8006160 <_dtoa_r+0xcc4>
 8006158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 80bb 	beq.w	80062d6 <_dtoa_r+0xe3a>
 8006160:	2a00      	cmp	r2, #0
 8006162:	f300 811b 	bgt.w	800639c <_dtoa_r+0xf00>
 8006166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006168:	46ab      	mov	fp, r5
 800616a:	9a05      	ldr	r2, [sp, #20]
 800616c:	429d      	cmp	r5, r3
 800616e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006172:	f000 8124 	beq.w	80063be <_dtoa_r+0xf22>
 8006176:	4631      	mov	r1, r6
 8006178:	220a      	movs	r2, #10
 800617a:	2300      	movs	r3, #0
 800617c:	4620      	mov	r0, r4
 800617e:	f000 fd5b 	bl	8006c38 <__multadd>
 8006182:	45c8      	cmp	r8, r9
 8006184:	4641      	mov	r1, r8
 8006186:	f04f 020a 	mov.w	r2, #10
 800618a:	f04f 0300 	mov.w	r3, #0
 800618e:	4606      	mov	r6, r0
 8006190:	4620      	mov	r0, r4
 8006192:	d1a0      	bne.n	80060d6 <_dtoa_r+0xc3a>
 8006194:	f000 fd50 	bl	8006c38 <__multadd>
 8006198:	4680      	mov	r8, r0
 800619a:	4681      	mov	r9, r0
 800619c:	e7a5      	b.n	80060ea <_dtoa_r+0xc4e>
 800619e:	2201      	movs	r2, #1
 80061a0:	e7c5      	b.n	800612e <_dtoa_r+0xc92>
 80061a2:	2601      	movs	r6, #1
 80061a4:	960d      	str	r6, [sp, #52]	; 0x34
 80061a6:	e49a      	b.n	8005ade <_dtoa_r+0x642>
 80061a8:	2e0e      	cmp	r6, #14
 80061aa:	bf8c      	ite	hi
 80061ac:	2200      	movhi	r2, #0
 80061ae:	2201      	movls	r2, #1
 80061b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061b2:	2300      	movs	r3, #0
 80061b4:	4015      	ands	r5, r2
 80061b6:	4619      	mov	r1, r3
 80061b8:	6073      	str	r3, [r6, #4]
 80061ba:	e4b3      	b.n	8005b24 <_dtoa_r+0x688>
 80061bc:	2201      	movs	r2, #1
 80061be:	9225      	str	r2, [sp, #148]	; 0x94
 80061c0:	9214      	str	r2, [sp, #80]	; 0x50
 80061c2:	9209      	str	r2, [sp, #36]	; 0x24
 80061c4:	e7f4      	b.n	80061b0 <_dtoa_r+0xd14>
 80061c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061c8:	4620      	mov	r0, r4
 80061ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061cc:	f000 feba 	bl	8006f44 <__pow5mult>
 80061d0:	900b      	str	r0, [sp, #44]	; 0x2c
 80061d2:	f7ff bb98 	b.w	8005906 <_dtoa_r+0x46a>
 80061d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061da:	9508      	str	r5, [sp, #32]
 80061dc:	e40e      	b.n	80059fc <_dtoa_r+0x560>
 80061de:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80061e2:	f04f 0802 	mov.w	r8, #2
 80061e6:	e4e8      	b.n	8005bba <_dtoa_r+0x71e>
 80061e8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80061ea:	2130      	movs	r1, #48	; 0x30
 80061ec:	9208      	str	r2, [sp, #32]
 80061ee:	2231      	movs	r2, #49	; 0x31
 80061f0:	3601      	adds	r6, #1
 80061f2:	f889 1000 	strb.w	r1, [r9]
 80061f6:	9604      	str	r6, [sp, #16]
 80061f8:	701a      	strb	r2, [r3, #0]
 80061fa:	f7ff bbff 	b.w	80059fc <_dtoa_r+0x560>
 80061fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006200:	2900      	cmp	r1, #0
 8006202:	f43f adb4 	beq.w	8005d6e <_dtoa_r+0x8d2>
 8006206:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006208:	2a00      	cmp	r2, #0
 800620a:	f77f ae43 	ble.w	8005e94 <_dtoa_r+0x9f8>
 800620e:	2300      	movs	r3, #0
 8006210:	2200      	movs	r2, #0
 8006212:	4630      	mov	r0, r6
 8006214:	4639      	mov	r1, r7
 8006216:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800621a:	f003 f83f 	bl	800929c <__aeabi_dmul>
 800621e:	9b04      	ldr	r3, [sp, #16]
 8006220:	3b01      	subs	r3, #1
 8006222:	9316      	str	r3, [sp, #88]	; 0x58
 8006224:	4606      	mov	r6, r0
 8006226:	f108 0001 	add.w	r0, r8, #1
 800622a:	460f      	mov	r7, r1
 800622c:	f002 ffd0 	bl	80091d0 <__aeabi_i2d>
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4630      	mov	r0, r6
 8006236:	4639      	mov	r1, r7
 8006238:	f003 f830 	bl	800929c <__aeabi_dmul>
 800623c:	2300      	movs	r3, #0
 800623e:	2200      	movs	r2, #0
 8006240:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8006244:	f002 fe78 	bl	8008f38 <__adddf3>
 8006248:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800624c:	4680      	mov	r8, r0
 800624e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006252:	e4d7      	b.n	8005c04 <_dtoa_r+0x768>
 8006254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006256:	4620      	mov	r0, r4
 8006258:	f000 fe74 	bl	8006f44 <__pow5mult>
 800625c:	900b      	str	r0, [sp, #44]	; 0x2c
 800625e:	f7ff bb52 	b.w	8005906 <_dtoa_r+0x46a>
 8006262:	2100      	movs	r1, #0
 8006264:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006268:	2000      	movs	r0, #0
 800626a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800626e:	f002 fe61 	bl	8008f34 <__aeabi_dsub>
 8006272:	4632      	mov	r2, r6
 8006274:	463b      	mov	r3, r7
 8006276:	f003 faa1 	bl	80097bc <__aeabi_dcmpgt>
 800627a:	2800      	cmp	r0, #0
 800627c:	f43f ae0a 	beq.w	8005e94 <_dtoa_r+0x9f8>
 8006280:	4653      	mov	r3, sl
 8006282:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006286:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800628a:	2a30      	cmp	r2, #48	; 0x30
 800628c:	d0f8      	beq.n	8006280 <_dtoa_r+0xde4>
 800628e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006290:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006294:	9308      	str	r3, [sp, #32]
 8006296:	9604      	str	r6, [sp, #16]
 8006298:	f7ff bbb0 	b.w	80059fc <_dtoa_r+0x560>
 800629c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062a0:	2331      	movs	r3, #49	; 0x31
 80062a2:	9904      	ldr	r1, [sp, #16]
 80062a4:	f8cd b020 	str.w	fp, [sp, #32]
 80062a8:	3101      	adds	r1, #1
 80062aa:	f889 3000 	strb.w	r3, [r9]
 80062ae:	9104      	str	r1, [sp, #16]
 80062b0:	f7ff bb94 	b.w	80059dc <_dtoa_r+0x540>
 80062b4:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80062b6:	2e00      	cmp	r6, #0
 80062b8:	d069      	beq.n	800638e <_dtoa_r+0xef2>
 80062ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062be:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80062c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80062c2:	f7ff bbfc 	b.w	8005abe <_dtoa_r+0x622>
 80062c6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80062c8:	464d      	mov	r5, r9
 80062ca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062ce:	462a      	mov	r2, r5
 80062d0:	9508      	str	r5, [sp, #32]
 80062d2:	f7ff bad4 	b.w	800587e <_dtoa_r+0x3e2>
 80062d6:	2a00      	cmp	r2, #0
 80062d8:	960b      	str	r6, [sp, #44]	; 0x2c
 80062da:	46cc      	mov	ip, r9
 80062dc:	463e      	mov	r6, r7
 80062de:	9f05      	ldr	r7, [sp, #20]
 80062e0:	dd12      	ble.n	8006308 <_dtoa_r+0xe6c>
 80062e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062e4:	2201      	movs	r2, #1
 80062e6:	4620      	mov	r0, r4
 80062e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80062ec:	f000 fe86 	bl	8006ffc <__lshift>
 80062f0:	4631      	mov	r1, r6
 80062f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80062f4:	f000 fede 	bl	80070b4 <__mcmp>
 80062f8:	f8dd c008 	ldr.w	ip, [sp, #8]
 80062fc:	2800      	cmp	r0, #0
 80062fe:	dd77      	ble.n	80063f0 <_dtoa_r+0xf54>
 8006300:	2f39      	cmp	r7, #57	; 0x39
 8006302:	d062      	beq.n	80063ca <_dtoa_r+0xf2e>
 8006304:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8006308:	9b06      	ldr	r3, [sp, #24]
 800630a:	4645      	mov	r5, r8
 800630c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006310:	46e0      	mov	r8, ip
 8006312:	1c58      	adds	r0, r3, #1
 8006314:	701f      	strb	r7, [r3, #0]
 8006316:	9008      	str	r0, [sp, #32]
 8006318:	f7ff bb60 	b.w	80059dc <_dtoa_r+0x540>
 800631c:	d102      	bne.n	8006324 <_dtoa_r+0xe88>
 800631e:	07fb      	lsls	r3, r7, #31
 8006320:	f53f ad8d 	bmi.w	8005e3e <_dtoa_r+0x9a2>
 8006324:	465b      	mov	r3, fp
 8006326:	f10b 3bff 	add.w	fp, fp, #4294967295
 800632a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800632e:	2a30      	cmp	r2, #48	; 0x30
 8006330:	d0f8      	beq.n	8006324 <_dtoa_r+0xe88>
 8006332:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006336:	9308      	str	r3, [sp, #32]
 8006338:	f7ff bb50 	b.w	80059dc <_dtoa_r+0x540>
 800633c:	2600      	movs	r6, #0
 800633e:	e541      	b.n	8005dc4 <_dtoa_r+0x928>
 8006340:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006344:	4632      	mov	r2, r6
 8006346:	463b      	mov	r3, r7
 8006348:	f003 fa10 	bl	800976c <__aeabi_dcmpeq>
 800634c:	2800      	cmp	r0, #0
 800634e:	f43f af42 	beq.w	80061d6 <_dtoa_r+0xd3a>
 8006352:	f018 0f01 	tst.w	r8, #1
 8006356:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800635a:	f43f af3e 	beq.w	80061da <_dtoa_r+0xd3e>
 800635e:	f7ff ba81 	b.w	8005864 <_dtoa_r+0x3c8>
 8006362:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006366:	4620      	mov	r0, r4
 8006368:	f000 fc14 	bl	8006b94 <_Balloc>
 800636c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006370:	f108 010c 	add.w	r1, r8, #12
 8006374:	1c9a      	adds	r2, r3, #2
 8006376:	0092      	lsls	r2, r2, #2
 8006378:	4605      	mov	r5, r0
 800637a:	300c      	adds	r0, #12
 800637c:	f000 fbb2 	bl	8006ae4 <memcpy>
 8006380:	4620      	mov	r0, r4
 8006382:	4629      	mov	r1, r5
 8006384:	2201      	movs	r2, #1
 8006386:	f000 fe39 	bl	8006ffc <__lshift>
 800638a:	4684      	mov	ip, r0
 800638c:	e696      	b.n	80060bc <_dtoa_r+0xc20>
 800638e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006390:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006392:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006394:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006398:	f7ff bb91 	b.w	8005abe <_dtoa_r+0x622>
 800639c:	960b      	str	r6, [sp, #44]	; 0x2c
 800639e:	463e      	mov	r6, r7
 80063a0:	9f05      	ldr	r7, [sp, #20]
 80063a2:	46cc      	mov	ip, r9
 80063a4:	2f39      	cmp	r7, #57	; 0x39
 80063a6:	d010      	beq.n	80063ca <_dtoa_r+0xf2e>
 80063a8:	9b06      	ldr	r3, [sp, #24]
 80063aa:	3701      	adds	r7, #1
 80063ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063b0:	4645      	mov	r5, r8
 80063b2:	1c58      	adds	r0, r3, #1
 80063b4:	46e0      	mov	r8, ip
 80063b6:	701f      	strb	r7, [r3, #0]
 80063b8:	9008      	str	r0, [sp, #32]
 80063ba:	f7ff bb0f 	b.w	80059dc <_dtoa_r+0x540>
 80063be:	960b      	str	r6, [sp, #44]	; 0x2c
 80063c0:	4645      	mov	r5, r8
 80063c2:	463e      	mov	r6, r7
 80063c4:	46c8      	mov	r8, r9
 80063c6:	9f05      	ldr	r7, [sp, #20]
 80063c8:	e52d      	b.n	8005e26 <_dtoa_r+0x98a>
 80063ca:	9b06      	ldr	r3, [sp, #24]
 80063cc:	2239      	movs	r2, #57	; 0x39
 80063ce:	4645      	mov	r5, r8
 80063d0:	9908      	ldr	r1, [sp, #32]
 80063d2:	46e0      	mov	r8, ip
 80063d4:	f103 0b01 	add.w	fp, r3, #1
 80063d8:	701a      	strb	r2, [r3, #0]
 80063da:	e53a      	b.n	8005e52 <_dtoa_r+0x9b6>
 80063dc:	960b      	str	r6, [sp, #44]	; 0x2c
 80063de:	463e      	mov	r6, r7
 80063e0:	9f05      	ldr	r7, [sp, #20]
 80063e2:	46cc      	mov	ip, r9
 80063e4:	2f39      	cmp	r7, #57	; 0x39
 80063e6:	d0f0      	beq.n	80063ca <_dtoa_r+0xf2e>
 80063e8:	f1bb 0f00 	cmp.w	fp, #0
 80063ec:	dc8a      	bgt.n	8006304 <_dtoa_r+0xe68>
 80063ee:	e78b      	b.n	8006308 <_dtoa_r+0xe6c>
 80063f0:	d18a      	bne.n	8006308 <_dtoa_r+0xe6c>
 80063f2:	07fa      	lsls	r2, r7, #31
 80063f4:	d588      	bpl.n	8006308 <_dtoa_r+0xe6c>
 80063f6:	e783      	b.n	8006300 <_dtoa_r+0xe64>
 80063f8:	f04f 0802 	mov.w	r8, #2
 80063fc:	f7ff bbdd 	b.w	8005bba <_dtoa_r+0x71e>
 8006400:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006402:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006406:	9508      	str	r5, [sp, #32]
 8006408:	9604      	str	r6, [sp, #16]
 800640a:	f7ff baf7 	b.w	80059fc <_dtoa_r+0x560>
 800640e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006410:	9209      	str	r2, [sp, #36]	; 0x24
 8006412:	f7ff bac5 	b.w	80059a0 <_dtoa_r+0x504>
 8006416:	9309      	str	r3, [sp, #36]	; 0x24
 8006418:	f7ff bac2 	b.w	80059a0 <_dtoa_r+0x504>
 800641c:	f43f aa9f 	beq.w	800595e <_dtoa_r+0x4c2>
 8006420:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8006424:	e521      	b.n	8005e6a <_dtoa_r+0x9ce>
 8006426:	bf00      	nop

08006428 <_setlocale_r>:
 8006428:	b510      	push	{r4, lr}
 800642a:	4614      	mov	r4, r2
 800642c:	b13a      	cbz	r2, 800643e <_setlocale_r+0x16>
 800642e:	f24a 1174 	movw	r1, #41332	; 0xa174
 8006432:	4610      	mov	r0, r2
 8006434:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006438:	f001 f884 	bl	8007544 <strcmp>
 800643c:	b920      	cbnz	r0, 8006448 <_setlocale_r+0x20>
 800643e:	f24a 101c 	movw	r0, #41244	; 0xa11c
 8006442:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006446:	bd10      	pop	{r4, pc}
 8006448:	f24a 111c 	movw	r1, #41244	; 0xa11c
 800644c:	4620      	mov	r0, r4
 800644e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006452:	f001 f877 	bl	8007544 <strcmp>
 8006456:	2800      	cmp	r0, #0
 8006458:	d0f1      	beq.n	800643e <_setlocale_r+0x16>
 800645a:	f24a 01dc 	movw	r1, #41180	; 0xa0dc
 800645e:	4620      	mov	r0, r4
 8006460:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006464:	f001 f86e 	bl	8007544 <strcmp>
 8006468:	f24a 131c 	movw	r3, #41244	; 0xa11c
 800646c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006470:	2800      	cmp	r0, #0
 8006472:	bf0c      	ite	eq
 8006474:	4618      	moveq	r0, r3
 8006476:	2000      	movne	r0, #0
 8006478:	bd10      	pop	{r4, pc}
 800647a:	bf00      	nop

0800647c <__locale_charset>:
 800647c:	f240 00f8 	movw	r0, #248	; 0xf8
 8006480:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop

08006488 <__locale_mb_cur_max>:
 8006488:	f240 03f8 	movw	r3, #248	; 0xf8
 800648c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006490:	6a18      	ldr	r0, [r3, #32]
 8006492:	4770      	bx	lr

08006494 <__locale_msgcharset>:
 8006494:	4800      	ldr	r0, [pc, #0]	; (8006498 <__locale_msgcharset+0x4>)
 8006496:	4770      	bx	lr
 8006498:	2000011c 	andcs	r0, r0, ip, lsl r1

0800649c <__locale_cjk_lang>:
 800649c:	2000      	movs	r0, #0
 800649e:	4770      	bx	lr

080064a0 <_localeconv_r>:
 80064a0:	4800      	ldr	r0, [pc, #0]	; (80064a4 <_localeconv_r+0x4>)
 80064a2:	4770      	bx	lr
 80064a4:	2000013c 	andcs	r0, r0, ip, lsr r1

080064a8 <setlocale>:
 80064a8:	f240 0304 	movw	r3, #4
 80064ac:	460a      	mov	r2, r1
 80064ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064b2:	4601      	mov	r1, r0
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	f7ff bfb7 	b.w	8006428 <_setlocale_r>
 80064ba:	bf00      	nop

080064bc <localeconv>:
 80064bc:	4800      	ldr	r0, [pc, #0]	; (80064c0 <localeconv+0x4>)
 80064be:	4770      	bx	lr
 80064c0:	2000013c 	andcs	r0, r0, ip, lsr r1

080064c4 <malloc>:
 80064c4:	f240 0304 	movw	r3, #4
 80064c8:	4601      	mov	r1, r0
 80064ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064ce:	6818      	ldr	r0, [r3, #0]
 80064d0:	f000 b808 	b.w	80064e4 <_malloc_r>

080064d4 <free>:
 80064d4:	f240 0304 	movw	r3, #4
 80064d8:	4601      	mov	r1, r0
 80064da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064de:	6818      	ldr	r0, [r3, #0]
 80064e0:	f001 bff2 	b.w	80084c8 <_free_r>

080064e4 <_malloc_r>:
 80064e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e8:	f101 040b 	add.w	r4, r1, #11
 80064ec:	2c16      	cmp	r4, #22
 80064ee:	b083      	sub	sp, #12
 80064f0:	bf8e      	itee	hi
 80064f2:	f024 0407 	bichi.w	r4, r4, #7
 80064f6:	2300      	movls	r3, #0
 80064f8:	2410      	movls	r4, #16
 80064fa:	4607      	mov	r7, r0
 80064fc:	bf88      	it	hi
 80064fe:	0fe3      	lsrhi	r3, r4, #31
 8006500:	428c      	cmp	r4, r1
 8006502:	bf2c      	ite	cs
 8006504:	4619      	movcs	r1, r3
 8006506:	f043 0101 	orrcc.w	r1, r3, #1
 800650a:	2900      	cmp	r1, #0
 800650c:	f040 80ba 	bne.w	8006684 <_malloc_r+0x1a0>
 8006510:	f000 fb3c 	bl	8006b8c <__malloc_lock>
 8006514:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006518:	d220      	bcs.n	800655c <_malloc_r+0x78>
 800651a:	f240 1674 	movw	r6, #372	; 0x174
 800651e:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8006522:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006526:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 800652a:	68d3      	ldr	r3, [r2, #12]
 800652c:	4293      	cmp	r3, r2
 800652e:	f000 81f7 	beq.w	8006920 <_malloc_r+0x43c>
 8006532:	6859      	ldr	r1, [r3, #4]
 8006534:	f103 0808 	add.w	r8, r3, #8
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	4638      	mov	r0, r7
 800653c:	f021 0403 	bic.w	r4, r1, #3
 8006540:	6899      	ldr	r1, [r3, #8]
 8006542:	4423      	add	r3, r4
 8006544:	685c      	ldr	r4, [r3, #4]
 8006546:	60ca      	str	r2, [r1, #12]
 8006548:	f044 0401 	orr.w	r4, r4, #1
 800654c:	6091      	str	r1, [r2, #8]
 800654e:	605c      	str	r4, [r3, #4]
 8006550:	f000 fb1e 	bl	8006b90 <__malloc_unlock>
 8006554:	4640      	mov	r0, r8
 8006556:	b003      	add	sp, #12
 8006558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800655c:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006560:	bf04      	itt	eq
 8006562:	257e      	moveq	r5, #126	; 0x7e
 8006564:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006568:	f040 8094 	bne.w	8006694 <_malloc_r+0x1b0>
 800656c:	f240 1674 	movw	r6, #372	; 0x174
 8006570:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006574:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006578:	68eb      	ldr	r3, [r5, #12]
 800657a:	429d      	cmp	r5, r3
 800657c:	d106      	bne.n	800658c <_malloc_r+0xa8>
 800657e:	e00d      	b.n	800659c <_malloc_r+0xb8>
 8006580:	2a00      	cmp	r2, #0
 8006582:	f280 8164 	bge.w	800684e <_malloc_r+0x36a>
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	429d      	cmp	r5, r3
 800658a:	d007      	beq.n	800659c <_malloc_r+0xb8>
 800658c:	6859      	ldr	r1, [r3, #4]
 800658e:	f021 0103 	bic.w	r1, r1, #3
 8006592:	1b0a      	subs	r2, r1, r4
 8006594:	2a0f      	cmp	r2, #15
 8006596:	ddf3      	ble.n	8006580 <_malloc_r+0x9c>
 8006598:	f10c 3cff 	add.w	ip, ip, #4294967295
 800659c:	f10c 0c01 	add.w	ip, ip, #1
 80065a0:	f240 1274 	movw	r2, #372	; 0x174
 80065a4:	6933      	ldr	r3, [r6, #16]
 80065a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80065aa:	f102 0e08 	add.w	lr, r2, #8
 80065ae:	4573      	cmp	r3, lr
 80065b0:	bf08      	it	eq
 80065b2:	6851      	ldreq	r1, [r2, #4]
 80065b4:	d023      	beq.n	80065fe <_malloc_r+0x11a>
 80065b6:	6858      	ldr	r0, [r3, #4]
 80065b8:	f020 0003 	bic.w	r0, r0, #3
 80065bc:	1b01      	subs	r1, r0, r4
 80065be:	290f      	cmp	r1, #15
 80065c0:	f300 8192 	bgt.w	80068e8 <_malloc_r+0x404>
 80065c4:	2900      	cmp	r1, #0
 80065c6:	f8c2 e014 	str.w	lr, [r2, #20]
 80065ca:	f8c2 e010 	str.w	lr, [r2, #16]
 80065ce:	da6c      	bge.n	80066aa <_malloc_r+0x1c6>
 80065d0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80065d4:	f080 8161 	bcs.w	800689a <_malloc_r+0x3b6>
 80065d8:	08c0      	lsrs	r0, r0, #3
 80065da:	f04f 0801 	mov.w	r8, #1
 80065de:	6851      	ldr	r1, [r2, #4]
 80065e0:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 80065e4:	1080      	asrs	r0, r0, #2
 80065e6:	fa08 f800 	lsl.w	r8, r8, r0
 80065ea:	ea48 0801 	orr.w	r8, r8, r1
 80065ee:	68a8      	ldr	r0, [r5, #8]
 80065f0:	4641      	mov	r1, r8
 80065f2:	60dd      	str	r5, [r3, #12]
 80065f4:	f8c2 8004 	str.w	r8, [r2, #4]
 80065f8:	6098      	str	r0, [r3, #8]
 80065fa:	60ab      	str	r3, [r5, #8]
 80065fc:	60c3      	str	r3, [r0, #12]
 80065fe:	2201      	movs	r2, #1
 8006600:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006604:	fa02 f303 	lsl.w	r3, r2, r3
 8006608:	428b      	cmp	r3, r1
 800660a:	d85c      	bhi.n	80066c6 <_malloc_r+0x1e2>
 800660c:	4219      	tst	r1, r3
 800660e:	d10b      	bne.n	8006628 <_malloc_r+0x144>
 8006610:	4093      	lsls	r3, r2
 8006612:	f02c 0c03 	bic.w	ip, ip, #3
 8006616:	4219      	tst	r1, r3
 8006618:	f10c 0c04 	add.w	ip, ip, #4
 800661c:	d104      	bne.n	8006628 <_malloc_r+0x144>
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	f10c 0c04 	add.w	ip, ip, #4
 8006624:	4219      	tst	r1, r3
 8006626:	d0fa      	beq.n	800661e <_malloc_r+0x13a>
 8006628:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 800662c:	46e1      	mov	r9, ip
 800662e:	4640      	mov	r0, r8
 8006630:	68c2      	ldr	r2, [r0, #12]
 8006632:	4290      	cmp	r0, r2
 8006634:	d107      	bne.n	8006646 <_malloc_r+0x162>
 8006636:	e16b      	b.n	8006910 <_malloc_r+0x42c>
 8006638:	2900      	cmp	r1, #0
 800663a:	f280 817b 	bge.w	8006934 <_malloc_r+0x450>
 800663e:	68d2      	ldr	r2, [r2, #12]
 8006640:	4290      	cmp	r0, r2
 8006642:	f000 8165 	beq.w	8006910 <_malloc_r+0x42c>
 8006646:	6855      	ldr	r5, [r2, #4]
 8006648:	f025 0503 	bic.w	r5, r5, #3
 800664c:	1b29      	subs	r1, r5, r4
 800664e:	290f      	cmp	r1, #15
 8006650:	ddf2      	ble.n	8006638 <_malloc_r+0x154>
 8006652:	4690      	mov	r8, r2
 8006654:	68d5      	ldr	r5, [r2, #12]
 8006656:	4638      	mov	r0, r7
 8006658:	1913      	adds	r3, r2, r4
 800665a:	f858 7f08 	ldr.w	r7, [r8, #8]!
 800665e:	f044 0c01 	orr.w	ip, r4, #1
 8006662:	f041 0401 	orr.w	r4, r1, #1
 8006666:	f8c2 c004 	str.w	ip, [r2, #4]
 800666a:	60fd      	str	r5, [r7, #12]
 800666c:	60af      	str	r7, [r5, #8]
 800666e:	6173      	str	r3, [r6, #20]
 8006670:	6133      	str	r3, [r6, #16]
 8006672:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006676:	f8c3 e008 	str.w	lr, [r3, #8]
 800667a:	605c      	str	r4, [r3, #4]
 800667c:	5059      	str	r1, [r3, r1]
 800667e:	f000 fa87 	bl	8006b90 <__malloc_unlock>
 8006682:	e767      	b.n	8006554 <_malloc_r+0x70>
 8006684:	f04f 0800 	mov.w	r8, #0
 8006688:	230c      	movs	r3, #12
 800668a:	6003      	str	r3, [r0, #0]
 800668c:	4640      	mov	r0, r8
 800668e:	b003      	add	sp, #12
 8006690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006694:	f1bc 0f04 	cmp.w	ip, #4
 8006698:	f200 80eb 	bhi.w	8006872 <_malloc_r+0x38e>
 800669c:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 80066a0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 80066a4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 80066a8:	e760      	b.n	800656c <_malloc_r+0x88>
 80066aa:	181a      	adds	r2, r3, r0
 80066ac:	f103 0808 	add.w	r8, r3, #8
 80066b0:	4638      	mov	r0, r7
 80066b2:	6853      	ldr	r3, [r2, #4]
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	6053      	str	r3, [r2, #4]
 80066ba:	f000 fa69 	bl	8006b90 <__malloc_unlock>
 80066be:	4640      	mov	r0, r8
 80066c0:	b003      	add	sp, #12
 80066c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c6:	68b5      	ldr	r5, [r6, #8]
 80066c8:	686b      	ldr	r3, [r5, #4]
 80066ca:	f023 0a03 	bic.w	sl, r3, #3
 80066ce:	4554      	cmp	r4, sl
 80066d0:	d804      	bhi.n	80066dc <_malloc_r+0x1f8>
 80066d2:	ebc4 030a 	rsb	r3, r4, sl
 80066d6:	2b0f      	cmp	r3, #15
 80066d8:	f300 80a8 	bgt.w	800682c <_malloc_r+0x348>
 80066dc:	f240 59a0 	movw	r9, #1440	; 0x5a0
 80066e0:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 80066e4:	f2c2 0900 	movt	r9, #8192	; 0x2000
 80066e8:	4638      	mov	r0, r7
 80066ea:	3101      	adds	r1, #1
 80066ec:	eb05 020a 	add.w	r2, r5, sl
 80066f0:	f8d9 3000 	ldr.w	r3, [r9]
 80066f4:	9201      	str	r2, [sp, #4]
 80066f6:	4423      	add	r3, r4
 80066f8:	bf17      	itett	ne
 80066fa:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 80066fe:	f103 0b10 	addeq.w	fp, r3, #16
 8006702:	330f      	addne	r3, #15
 8006704:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006708:	bf18      	it	ne
 800670a:	f023 0b0f 	bicne.w	fp, r3, #15
 800670e:	4659      	mov	r1, fp
 8006710:	f000 ff04 	bl	800751c <_sbrk_r>
 8006714:	9a01      	ldr	r2, [sp, #4]
 8006716:	f1b0 3fff 	cmp.w	r0, #4294967295
 800671a:	4680      	mov	r8, r0
 800671c:	f000 8120 	beq.w	8006960 <_malloc_r+0x47c>
 8006720:	4282      	cmp	r2, r0
 8006722:	f200 811a 	bhi.w	800695a <_malloc_r+0x476>
 8006726:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800672a:	4542      	cmp	r2, r8
 800672c:	445b      	add	r3, fp
 800672e:	f8c9 3004 	str.w	r3, [r9, #4]
 8006732:	f000 8165 	beq.w	8006a00 <_malloc_r+0x51c>
 8006736:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800673a:	f240 1074 	movw	r0, #372	; 0x174
 800673e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006742:	3101      	adds	r1, #1
 8006744:	bf17      	itett	ne
 8006746:	ebc2 0208 	rsbne	r2, r2, r8
 800674a:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 800674e:	189b      	addne	r3, r3, r2
 8006750:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006754:	f018 0307 	ands.w	r3, r8, #7
 8006758:	4638      	mov	r0, r7
 800675a:	bf1f      	itttt	ne
 800675c:	f1c3 0208 	rsbne	r2, r3, #8
 8006760:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006764:	4490      	addne	r8, r2
 8006766:	f103 0208 	addne.w	r2, r3, #8
 800676a:	eb08 030b 	add.w	r3, r8, fp
 800676e:	bf08      	it	eq
 8006770:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006778:	ebc3 0b02 	rsb	fp, r3, r2
 800677c:	4659      	mov	r1, fp
 800677e:	f000 fecd 	bl	800751c <_sbrk_r>
 8006782:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8006786:	f8c6 8008 	str.w	r8, [r6, #8]
 800678a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800678e:	1c43      	adds	r3, r0, #1
 8006790:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006794:	bf15      	itete	ne
 8006796:	ebc8 0100 	rsbne	r1, r8, r0
 800679a:	2101      	moveq	r1, #1
 800679c:	4459      	addne	r1, fp
 800679e:	f04f 0b00 	moveq.w	fp, #0
 80067a2:	bf18      	it	ne
 80067a4:	f041 0101 	orrne.w	r1, r1, #1
 80067a8:	42b5      	cmp	r5, r6
 80067aa:	445b      	add	r3, fp
 80067ac:	f8c8 1004 	str.w	r1, [r8, #4]
 80067b0:	f8c9 3004 	str.w	r3, [r9, #4]
 80067b4:	d018      	beq.n	80067e8 <_malloc_r+0x304>
 80067b6:	f1ba 0f0f 	cmp.w	sl, #15
 80067ba:	f240 8100 	bls.w	80069be <_malloc_r+0x4da>
 80067be:	f1aa 000c 	sub.w	r0, sl, #12
 80067c2:	6869      	ldr	r1, [r5, #4]
 80067c4:	f020 0007 	bic.w	r0, r0, #7
 80067c8:	f04f 0c05 	mov.w	ip, #5
 80067cc:	eb05 0e00 	add.w	lr, r5, r0
 80067d0:	280f      	cmp	r0, #15
 80067d2:	f001 0101 	and.w	r1, r1, #1
 80067d6:	ea40 0101 	orr.w	r1, r0, r1
 80067da:	6069      	str	r1, [r5, #4]
 80067dc:	f8ce c004 	str.w	ip, [lr, #4]
 80067e0:	f8ce c008 	str.w	ip, [lr, #8]
 80067e4:	f200 8118 	bhi.w	8006a18 <_malloc_r+0x534>
 80067e8:	f240 52a0 	movw	r2, #1440	; 0x5a0
 80067ec:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80067f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80067f4:	68b5      	ldr	r5, [r6, #8]
 80067f6:	428b      	cmp	r3, r1
 80067f8:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 80067fc:	bf88      	it	hi
 80067fe:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006800:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8006804:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006808:	428b      	cmp	r3, r1
 800680a:	bf88      	it	hi
 800680c:	6313      	strhi	r3, [r2, #48]	; 0x30
 800680e:	686a      	ldr	r2, [r5, #4]
 8006810:	f022 0203 	bic.w	r2, r2, #3
 8006814:	4294      	cmp	r4, r2
 8006816:	ebc4 0302 	rsb	r3, r4, r2
 800681a:	d801      	bhi.n	8006820 <_malloc_r+0x33c>
 800681c:	2b0f      	cmp	r3, #15
 800681e:	dc05      	bgt.n	800682c <_malloc_r+0x348>
 8006820:	4638      	mov	r0, r7
 8006822:	f04f 0800 	mov.w	r8, #0
 8006826:	f000 f9b3 	bl	8006b90 <__malloc_unlock>
 800682a:	e693      	b.n	8006554 <_malloc_r+0x70>
 800682c:	192a      	adds	r2, r5, r4
 800682e:	f043 0301 	orr.w	r3, r3, #1
 8006832:	4638      	mov	r0, r7
 8006834:	f044 0401 	orr.w	r4, r4, #1
 8006838:	606c      	str	r4, [r5, #4]
 800683a:	f105 0808 	add.w	r8, r5, #8
 800683e:	60b2      	str	r2, [r6, #8]
 8006840:	6053      	str	r3, [r2, #4]
 8006842:	f000 f9a5 	bl	8006b90 <__malloc_unlock>
 8006846:	4640      	mov	r0, r8
 8006848:	b003      	add	sp, #12
 800684a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684e:	4419      	add	r1, r3
 8006850:	68da      	ldr	r2, [r3, #12]
 8006852:	689c      	ldr	r4, [r3, #8]
 8006854:	4638      	mov	r0, r7
 8006856:	684d      	ldr	r5, [r1, #4]
 8006858:	f103 0808 	add.w	r8, r3, #8
 800685c:	60e2      	str	r2, [r4, #12]
 800685e:	f045 0501 	orr.w	r5, r5, #1
 8006862:	6094      	str	r4, [r2, #8]
 8006864:	604d      	str	r5, [r1, #4]
 8006866:	f000 f993 	bl	8006b90 <__malloc_unlock>
 800686a:	4640      	mov	r0, r8
 800686c:	b003      	add	sp, #12
 800686e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006872:	f1bc 0f14 	cmp.w	ip, #20
 8006876:	bf9c      	itt	ls
 8006878:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 800687c:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006880:	f67f ae74 	bls.w	800656c <_malloc_r+0x88>
 8006884:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006888:	f200 808f 	bhi.w	80069aa <_malloc_r+0x4c6>
 800688c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006890:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006894:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006898:	e668      	b.n	800656c <_malloc_r+0x88>
 800689a:	0a42      	lsrs	r2, r0, #9
 800689c:	2a04      	cmp	r2, #4
 800689e:	d958      	bls.n	8006952 <_malloc_r+0x46e>
 80068a0:	2a14      	cmp	r2, #20
 80068a2:	bf9c      	itt	ls
 80068a4:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 80068a8:	004d      	lslls	r5, r1, #1
 80068aa:	d905      	bls.n	80068b8 <_malloc_r+0x3d4>
 80068ac:	2a54      	cmp	r2, #84	; 0x54
 80068ae:	f200 80bc 	bhi.w	8006a2a <_malloc_r+0x546>
 80068b2:	0b01      	lsrs	r1, r0, #12
 80068b4:	316e      	adds	r1, #110	; 0x6e
 80068b6:	004d      	lsls	r5, r1, #1
 80068b8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80068bc:	f240 1874 	movw	r8, #372	; 0x174
 80068c0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80068c4:	68aa      	ldr	r2, [r5, #8]
 80068c6:	42aa      	cmp	r2, r5
 80068c8:	d07f      	beq.n	80069ca <_malloc_r+0x4e6>
 80068ca:	6851      	ldr	r1, [r2, #4]
 80068cc:	f021 0103 	bic.w	r1, r1, #3
 80068d0:	4288      	cmp	r0, r1
 80068d2:	d202      	bcs.n	80068da <_malloc_r+0x3f6>
 80068d4:	6892      	ldr	r2, [r2, #8]
 80068d6:	4295      	cmp	r5, r2
 80068d8:	d1f7      	bne.n	80068ca <_malloc_r+0x3e6>
 80068da:	68d0      	ldr	r0, [r2, #12]
 80068dc:	6871      	ldr	r1, [r6, #4]
 80068de:	60d8      	str	r0, [r3, #12]
 80068e0:	609a      	str	r2, [r3, #8]
 80068e2:	6083      	str	r3, [r0, #8]
 80068e4:	60d3      	str	r3, [r2, #12]
 80068e6:	e68a      	b.n	80065fe <_malloc_r+0x11a>
 80068e8:	191d      	adds	r5, r3, r4
 80068ea:	f041 0601 	orr.w	r6, r1, #1
 80068ee:	f044 0401 	orr.w	r4, r4, #1
 80068f2:	4638      	mov	r0, r7
 80068f4:	605c      	str	r4, [r3, #4]
 80068f6:	f103 0808 	add.w	r8, r3, #8
 80068fa:	6155      	str	r5, [r2, #20]
 80068fc:	6115      	str	r5, [r2, #16]
 80068fe:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006902:	f8c5 e008 	str.w	lr, [r5, #8]
 8006906:	606e      	str	r6, [r5, #4]
 8006908:	5069      	str	r1, [r5, r1]
 800690a:	f000 f941 	bl	8006b90 <__malloc_unlock>
 800690e:	e621      	b.n	8006554 <_malloc_r+0x70>
 8006910:	f109 0901 	add.w	r9, r9, #1
 8006914:	3008      	adds	r0, #8
 8006916:	f019 0f03 	tst.w	r9, #3
 800691a:	f47f ae89 	bne.w	8006630 <_malloc_r+0x14c>
 800691e:	e028      	b.n	8006972 <_malloc_r+0x48e>
 8006920:	f103 0208 	add.w	r2, r3, #8
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	429a      	cmp	r2, r3
 8006928:	bf08      	it	eq
 800692a:	f10c 0c02 	addeq.w	ip, ip, #2
 800692e:	f43f ae37 	beq.w	80065a0 <_malloc_r+0xbc>
 8006932:	e5fe      	b.n	8006532 <_malloc_r+0x4e>
 8006934:	4690      	mov	r8, r2
 8006936:	4415      	add	r5, r2
 8006938:	68d3      	ldr	r3, [r2, #12]
 800693a:	4638      	mov	r0, r7
 800693c:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006940:	6869      	ldr	r1, [r5, #4]
 8006942:	f041 0101 	orr.w	r1, r1, #1
 8006946:	6069      	str	r1, [r5, #4]
 8006948:	60d3      	str	r3, [r2, #12]
 800694a:	609a      	str	r2, [r3, #8]
 800694c:	f000 f920 	bl	8006b90 <__malloc_unlock>
 8006950:	e600      	b.n	8006554 <_malloc_r+0x70>
 8006952:	0981      	lsrs	r1, r0, #6
 8006954:	3138      	adds	r1, #56	; 0x38
 8006956:	004d      	lsls	r5, r1, #1
 8006958:	e7ae      	b.n	80068b8 <_malloc_r+0x3d4>
 800695a:	42b5      	cmp	r5, r6
 800695c:	f43f aee3 	beq.w	8006726 <_malloc_r+0x242>
 8006960:	68b5      	ldr	r5, [r6, #8]
 8006962:	686a      	ldr	r2, [r5, #4]
 8006964:	f022 0203 	bic.w	r2, r2, #3
 8006968:	e754      	b.n	8006814 <_malloc_r+0x330>
 800696a:	f8d8 8000 	ldr.w	r8, [r8]
 800696e:	4590      	cmp	r8, r2
 8006970:	d16d      	bne.n	8006a4e <_malloc_r+0x56a>
 8006972:	f01c 0f03 	tst.w	ip, #3
 8006976:	f1a8 0208 	sub.w	r2, r8, #8
 800697a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800697e:	d1f4      	bne.n	800696a <_malloc_r+0x486>
 8006980:	6872      	ldr	r2, [r6, #4]
 8006982:	ea22 0203 	bic.w	r2, r2, r3
 8006986:	6072      	str	r2, [r6, #4]
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	4293      	cmp	r3, r2
 800698c:	f63f ae9b 	bhi.w	80066c6 <_malloc_r+0x1e2>
 8006990:	2b00      	cmp	r3, #0
 8006992:	f43f ae98 	beq.w	80066c6 <_malloc_r+0x1e2>
 8006996:	421a      	tst	r2, r3
 8006998:	46cc      	mov	ip, r9
 800699a:	f47f ae45 	bne.w	8006628 <_malloc_r+0x144>
 800699e:	005b      	lsls	r3, r3, #1
 80069a0:	f10c 0c04 	add.w	ip, ip, #4
 80069a4:	421a      	tst	r2, r3
 80069a6:	d0fa      	beq.n	800699e <_malloc_r+0x4ba>
 80069a8:	e63e      	b.n	8006628 <_malloc_r+0x144>
 80069aa:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80069ae:	d818      	bhi.n	80069e2 <_malloc_r+0x4fe>
 80069b0:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 80069b4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 80069b8:	ea4f 054c 	mov.w	r5, ip, lsl #1
 80069bc:	e5d6      	b.n	800656c <_malloc_r+0x88>
 80069be:	2301      	movs	r3, #1
 80069c0:	4645      	mov	r5, r8
 80069c2:	f8c8 3004 	str.w	r3, [r8, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	e724      	b.n	8006814 <_malloc_r+0x330>
 80069ca:	f04f 0901 	mov.w	r9, #1
 80069ce:	108d      	asrs	r5, r1, #2
 80069d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80069d4:	4610      	mov	r0, r2
 80069d6:	fa09 f505 	lsl.w	r5, r9, r5
 80069da:	4329      	orrs	r1, r5
 80069dc:	f8c8 1004 	str.w	r1, [r8, #4]
 80069e0:	e77d      	b.n	80068de <_malloc_r+0x3fa>
 80069e2:	f240 5354 	movw	r3, #1364	; 0x554
 80069e6:	459c      	cmp	ip, r3
 80069e8:	bf95      	itete	ls
 80069ea:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 80069ee:	25fc      	movhi	r5, #252	; 0xfc
 80069f0:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 80069f4:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 80069f8:	bf98      	it	ls
 80069fa:	ea4f 054c 	movls.w	r5, ip, lsl #1
 80069fe:	e5b5      	b.n	800656c <_malloc_r+0x88>
 8006a00:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006a04:	2900      	cmp	r1, #0
 8006a06:	f47f ae96 	bne.w	8006736 <_malloc_r+0x252>
 8006a0a:	68b2      	ldr	r2, [r6, #8]
 8006a0c:	eb0b 010a 	add.w	r1, fp, sl
 8006a10:	f041 0101 	orr.w	r1, r1, #1
 8006a14:	6051      	str	r1, [r2, #4]
 8006a16:	e6e7      	b.n	80067e8 <_malloc_r+0x304>
 8006a18:	f105 0108 	add.w	r1, r5, #8
 8006a1c:	4638      	mov	r0, r7
 8006a1e:	9201      	str	r2, [sp, #4]
 8006a20:	f001 fd52 	bl	80084c8 <_free_r>
 8006a24:	9a01      	ldr	r2, [sp, #4]
 8006a26:	6853      	ldr	r3, [r2, #4]
 8006a28:	e6de      	b.n	80067e8 <_malloc_r+0x304>
 8006a2a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006a2e:	d803      	bhi.n	8006a38 <_malloc_r+0x554>
 8006a30:	0bc1      	lsrs	r1, r0, #15
 8006a32:	3177      	adds	r1, #119	; 0x77
 8006a34:	004d      	lsls	r5, r1, #1
 8006a36:	e73f      	b.n	80068b8 <_malloc_r+0x3d4>
 8006a38:	f240 5154 	movw	r1, #1364	; 0x554
 8006a3c:	428a      	cmp	r2, r1
 8006a3e:	bf95      	itete	ls
 8006a40:	0c81      	lsrls	r1, r0, #18
 8006a42:	25fc      	movhi	r5, #252	; 0xfc
 8006a44:	317c      	addls	r1, #124	; 0x7c
 8006a46:	217e      	movhi	r1, #126	; 0x7e
 8006a48:	bf98      	it	ls
 8006a4a:	004d      	lslls	r5, r1, #1
 8006a4c:	e734      	b.n	80068b8 <_malloc_r+0x3d4>
 8006a4e:	6872      	ldr	r2, [r6, #4]
 8006a50:	e79a      	b.n	8006988 <_malloc_r+0x4a4>
 8006a52:	bf00      	nop

08006a54 <memchr>:
 8006a54:	0783      	lsls	r3, r0, #30
 8006a56:	b2c9      	uxtb	r1, r1
 8006a58:	b470      	push	{r4, r5, r6}
 8006a5a:	d03f      	beq.n	8006adc <memchr+0x88>
 8006a5c:	1e54      	subs	r4, r2, #1
 8006a5e:	b32a      	cbz	r2, 8006aac <memchr+0x58>
 8006a60:	7803      	ldrb	r3, [r0, #0]
 8006a62:	428b      	cmp	r3, r1
 8006a64:	d023      	beq.n	8006aae <memchr+0x5a>
 8006a66:	1c43      	adds	r3, r0, #1
 8006a68:	e004      	b.n	8006a74 <memchr+0x20>
 8006a6a:	b1fc      	cbz	r4, 8006aac <memchr+0x58>
 8006a6c:	7805      	ldrb	r5, [r0, #0]
 8006a6e:	4614      	mov	r4, r2
 8006a70:	428d      	cmp	r5, r1
 8006a72:	d01c      	beq.n	8006aae <memchr+0x5a>
 8006a74:	f013 0f03 	tst.w	r3, #3
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f104 32ff 	add.w	r2, r4, #4294967295
 8006a7e:	f103 0301 	add.w	r3, r3, #1
 8006a82:	d1f2      	bne.n	8006a6a <memchr+0x16>
 8006a84:	2c03      	cmp	r4, #3
 8006a86:	d814      	bhi.n	8006ab2 <memchr+0x5e>
 8006a88:	1e65      	subs	r5, r4, #1
 8006a8a:	b34c      	cbz	r4, 8006ae0 <memchr+0x8c>
 8006a8c:	7803      	ldrb	r3, [r0, #0]
 8006a8e:	428b      	cmp	r3, r1
 8006a90:	d00d      	beq.n	8006aae <memchr+0x5a>
 8006a92:	1c42      	adds	r2, r0, #1
 8006a94:	2300      	movs	r3, #0
 8006a96:	e002      	b.n	8006a9e <memchr+0x4a>
 8006a98:	7804      	ldrb	r4, [r0, #0]
 8006a9a:	428c      	cmp	r4, r1
 8006a9c:	d007      	beq.n	8006aae <memchr+0x5a>
 8006a9e:	42ab      	cmp	r3, r5
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	f103 0301 	add.w	r3, r3, #1
 8006aa6:	f102 0201 	add.w	r2, r2, #1
 8006aaa:	d1f5      	bne.n	8006a98 <memchr+0x44>
 8006aac:	2000      	movs	r0, #0
 8006aae:	bc70      	pop	{r4, r5, r6}
 8006ab0:	4770      	bx	lr
 8006ab2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006abc:	4618      	mov	r0, r3
 8006abe:	3304      	adds	r3, #4
 8006ac0:	6802      	ldr	r2, [r0, #0]
 8006ac2:	4072      	eors	r2, r6
 8006ac4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006ac8:	ea25 0202 	bic.w	r2, r5, r2
 8006acc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006ad0:	d1da      	bne.n	8006a88 <memchr+0x34>
 8006ad2:	3c04      	subs	r4, #4
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	2c03      	cmp	r4, #3
 8006ad8:	d8f0      	bhi.n	8006abc <memchr+0x68>
 8006ada:	e7d5      	b.n	8006a88 <memchr+0x34>
 8006adc:	4614      	mov	r4, r2
 8006ade:	e7d1      	b.n	8006a84 <memchr+0x30>
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	e7e4      	b.n	8006aae <memchr+0x5a>

08006ae4 <memcpy>:
 8006ae4:	2a0f      	cmp	r2, #15
 8006ae6:	b4f0      	push	{r4, r5, r6, r7}
 8006ae8:	d945      	bls.n	8006b76 <memcpy+0x92>
 8006aea:	ea40 0301 	orr.w	r3, r0, r1
 8006aee:	079b      	lsls	r3, r3, #30
 8006af0:	d145      	bne.n	8006b7e <memcpy+0x9a>
 8006af2:	f1a2 0710 	sub.w	r7, r2, #16
 8006af6:	460c      	mov	r4, r1
 8006af8:	4603      	mov	r3, r0
 8006afa:	093f      	lsrs	r7, r7, #4
 8006afc:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006b00:	3610      	adds	r6, #16
 8006b02:	6825      	ldr	r5, [r4, #0]
 8006b04:	3310      	adds	r3, #16
 8006b06:	3410      	adds	r4, #16
 8006b08:	f843 5c10 	str.w	r5, [r3, #-16]
 8006b0c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006b10:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006b14:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006b18:	f843 5c08 	str.w	r5, [r3, #-8]
 8006b1c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006b20:	f843 5c04 	str.w	r5, [r3, #-4]
 8006b24:	42b3      	cmp	r3, r6
 8006b26:	d1ec      	bne.n	8006b02 <memcpy+0x1e>
 8006b28:	1c7b      	adds	r3, r7, #1
 8006b2a:	f002 0c0f 	and.w	ip, r2, #15
 8006b2e:	f1bc 0f03 	cmp.w	ip, #3
 8006b32:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006b36:	4419      	add	r1, r3
 8006b38:	4403      	add	r3, r0
 8006b3a:	d922      	bls.n	8006b82 <memcpy+0x9e>
 8006b3c:	460e      	mov	r6, r1
 8006b3e:	461d      	mov	r5, r3
 8006b40:	4664      	mov	r4, ip
 8006b42:	f856 7b04 	ldr.w	r7, [r6], #4
 8006b46:	3c04      	subs	r4, #4
 8006b48:	2c03      	cmp	r4, #3
 8006b4a:	f845 7b04 	str.w	r7, [r5], #4
 8006b4e:	d8f8      	bhi.n	8006b42 <memcpy+0x5e>
 8006b50:	f1ac 0404 	sub.w	r4, ip, #4
 8006b54:	f002 0203 	and.w	r2, r2, #3
 8006b58:	f024 0403 	bic.w	r4, r4, #3
 8006b5c:	3404      	adds	r4, #4
 8006b5e:	4423      	add	r3, r4
 8006b60:	4421      	add	r1, r4
 8006b62:	b132      	cbz	r2, 8006b72 <memcpy+0x8e>
 8006b64:	440a      	add	r2, r1
 8006b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b6a:	4291      	cmp	r1, r2
 8006b6c:	f803 4b01 	strb.w	r4, [r3], #1
 8006b70:	d1f9      	bne.n	8006b66 <memcpy+0x82>
 8006b72:	bcf0      	pop	{r4, r5, r6, r7}
 8006b74:	4770      	bx	lr
 8006b76:	4603      	mov	r3, r0
 8006b78:	2a00      	cmp	r2, #0
 8006b7a:	d1f3      	bne.n	8006b64 <memcpy+0x80>
 8006b7c:	e7f9      	b.n	8006b72 <memcpy+0x8e>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	e7f0      	b.n	8006b64 <memcpy+0x80>
 8006b82:	4662      	mov	r2, ip
 8006b84:	2a00      	cmp	r2, #0
 8006b86:	d1ed      	bne.n	8006b64 <memcpy+0x80>
 8006b88:	e7f3      	b.n	8006b72 <memcpy+0x8e>
 8006b8a:	bf00      	nop

08006b8c <__malloc_lock>:
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop

08006b90 <__malloc_unlock>:
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop

08006b94 <_Balloc>:
 8006b94:	b570      	push	{r4, r5, r6, lr}
 8006b96:	4606      	mov	r6, r0
 8006b98:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006b9a:	460d      	mov	r5, r1
 8006b9c:	b164      	cbz	r4, 8006bb8 <_Balloc+0x24>
 8006b9e:	68e2      	ldr	r2, [r4, #12]
 8006ba0:	b19a      	cbz	r2, 8006bca <_Balloc+0x36>
 8006ba2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006ba6:	b1e3      	cbz	r3, 8006be2 <_Balloc+0x4e>
 8006ba8:	6819      	ldr	r1, [r3, #0]
 8006baa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	611a      	str	r2, [r3, #16]
 8006bb4:	60da      	str	r2, [r3, #12]
 8006bb6:	bd70      	pop	{r4, r5, r6, pc}
 8006bb8:	2010      	movs	r0, #16
 8006bba:	f7ff fc83 	bl	80064c4 <malloc>
 8006bbe:	6270      	str	r0, [r6, #36]	; 0x24
 8006bc0:	6044      	str	r4, [r0, #4]
 8006bc2:	6084      	str	r4, [r0, #8]
 8006bc4:	6004      	str	r4, [r0, #0]
 8006bc6:	60c4      	str	r4, [r0, #12]
 8006bc8:	4604      	mov	r4, r0
 8006bca:	2221      	movs	r2, #33	; 0x21
 8006bcc:	4630      	mov	r0, r6
 8006bce:	2104      	movs	r1, #4
 8006bd0:	f001 fbf6 	bl	80083c0 <_calloc_r>
 8006bd4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006bd6:	60e0      	str	r0, [r4, #12]
 8006bd8:	68da      	ldr	r2, [r3, #12]
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	d1e1      	bne.n	8006ba2 <_Balloc+0xe>
 8006bde:	2000      	movs	r0, #0
 8006be0:	bd70      	pop	{r4, r5, r6, pc}
 8006be2:	2301      	movs	r3, #1
 8006be4:	4630      	mov	r0, r6
 8006be6:	4619      	mov	r1, r3
 8006be8:	fa03 f405 	lsl.w	r4, r3, r5
 8006bec:	1d62      	adds	r2, r4, #5
 8006bee:	0092      	lsls	r2, r2, #2
 8006bf0:	f001 fbe6 	bl	80083c0 <_calloc_r>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d0f1      	beq.n	8006bde <_Balloc+0x4a>
 8006bfa:	6045      	str	r5, [r0, #4]
 8006bfc:	6084      	str	r4, [r0, #8]
 8006bfe:	e7d6      	b.n	8006bae <_Balloc+0x1a>

08006c00 <_Bfree>:
 8006c00:	b530      	push	{r4, r5, lr}
 8006c02:	4604      	mov	r4, r0
 8006c04:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006c06:	b083      	sub	sp, #12
 8006c08:	b155      	cbz	r5, 8006c20 <_Bfree+0x20>
 8006c0a:	b139      	cbz	r1, 8006c1c <_Bfree+0x1c>
 8006c0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c0e:	684a      	ldr	r2, [r1, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006c16:	6008      	str	r0, [r1, #0]
 8006c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006c1c:	b003      	add	sp, #12
 8006c1e:	bd30      	pop	{r4, r5, pc}
 8006c20:	2010      	movs	r0, #16
 8006c22:	9101      	str	r1, [sp, #4]
 8006c24:	f7ff fc4e 	bl	80064c4 <malloc>
 8006c28:	9901      	ldr	r1, [sp, #4]
 8006c2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006c2c:	6045      	str	r5, [r0, #4]
 8006c2e:	6085      	str	r5, [r0, #8]
 8006c30:	6005      	str	r5, [r0, #0]
 8006c32:	60c5      	str	r5, [r0, #12]
 8006c34:	e7e9      	b.n	8006c0a <_Bfree+0xa>
 8006c36:	bf00      	nop

08006c38 <__multadd>:
 8006c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c3c:	4688      	mov	r8, r1
 8006c3e:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8006c42:	b082      	sub	sp, #8
 8006c44:	4681      	mov	r9, r0
 8006c46:	f101 0514 	add.w	r5, r1, #20
 8006c4a:	2400      	movs	r4, #0
 8006c4c:	682f      	ldr	r7, [r5, #0]
 8006c4e:	3401      	adds	r4, #1
 8006c50:	45a2      	cmp	sl, r4
 8006c52:	b2be      	uxth	r6, r7
 8006c54:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006c58:	fb02 3606 	mla	r6, r2, r6, r3
 8006c5c:	fb02 f307 	mul.w	r3, r2, r7
 8006c60:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8006c64:	b2b6      	uxth	r6, r6
 8006c66:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8006c6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006c6e:	f845 6b04 	str.w	r6, [r5], #4
 8006c72:	dceb      	bgt.n	8006c4c <__multadd+0x14>
 8006c74:	b153      	cbz	r3, 8006c8c <__multadd+0x54>
 8006c76:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006c7a:	4592      	cmp	sl, r2
 8006c7c:	da0a      	bge.n	8006c94 <__multadd+0x5c>
 8006c7e:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 8006c82:	f10a 0201 	add.w	r2, sl, #1
 8006c86:	614b      	str	r3, [r1, #20]
 8006c88:	f8c8 2010 	str.w	r2, [r8, #16]
 8006c8c:	4640      	mov	r0, r8
 8006c8e:	b002      	add	sp, #8
 8006c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c98:	4648      	mov	r0, r9
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	3101      	adds	r1, #1
 8006c9e:	f7ff ff79 	bl	8006b94 <_Balloc>
 8006ca2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006ca6:	f108 010c 	add.w	r1, r8, #12
 8006caa:	3202      	adds	r2, #2
 8006cac:	0092      	lsls	r2, r2, #2
 8006cae:	4604      	mov	r4, r0
 8006cb0:	300c      	adds	r0, #12
 8006cb2:	f7ff ff17 	bl	8006ae4 <memcpy>
 8006cb6:	4641      	mov	r1, r8
 8006cb8:	4648      	mov	r0, r9
 8006cba:	46a0      	mov	r8, r4
 8006cbc:	f7ff ffa0 	bl	8006c00 <_Bfree>
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	e7dc      	b.n	8006c7e <__multadd+0x46>

08006cc4 <__s2b>:
 8006cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc8:	4699      	mov	r9, r3
 8006cca:	f648 6339 	movw	r3, #36409	; 0x8e39
 8006cce:	f109 0508 	add.w	r5, r9, #8
 8006cd2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	4607      	mov	r7, r0
 8006cda:	4690      	mov	r8, r2
 8006cdc:	fb83 1305 	smull	r1, r3, r3, r5
 8006ce0:	17ed      	asrs	r5, r5, #31
 8006ce2:	9e08      	ldr	r6, [sp, #32]
 8006ce4:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	dd35      	ble.n	8006d58 <__s2b+0x94>
 8006cec:	2501      	movs	r5, #1
 8006cee:	2100      	movs	r1, #0
 8006cf0:	006d      	lsls	r5, r5, #1
 8006cf2:	3101      	adds	r1, #1
 8006cf4:	42ab      	cmp	r3, r5
 8006cf6:	dcfb      	bgt.n	8006cf0 <__s2b+0x2c>
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f7ff ff4b 	bl	8006b94 <_Balloc>
 8006cfe:	f1b8 0f09 	cmp.w	r8, #9
 8006d02:	f04f 0301 	mov.w	r3, #1
 8006d06:	bfdc      	itt	le
 8006d08:	340a      	addle	r4, #10
 8006d0a:	f04f 0809 	movle.w	r8, #9
 8006d0e:	6146      	str	r6, [r0, #20]
 8006d10:	6103      	str	r3, [r0, #16]
 8006d12:	dd10      	ble.n	8006d36 <__s2b+0x72>
 8006d14:	f104 0609 	add.w	r6, r4, #9
 8006d18:	4444      	add	r4, r8
 8006d1a:	4635      	mov	r5, r6
 8006d1c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d20:	4601      	mov	r1, r0
 8006d22:	220a      	movs	r2, #10
 8006d24:	4638      	mov	r0, r7
 8006d26:	3b30      	subs	r3, #48	; 0x30
 8006d28:	f7ff ff86 	bl	8006c38 <__multadd>
 8006d2c:	42a5      	cmp	r5, r4
 8006d2e:	d1f5      	bne.n	8006d1c <__s2b+0x58>
 8006d30:	eb06 0408 	add.w	r4, r6, r8
 8006d34:	3c08      	subs	r4, #8
 8006d36:	45c1      	cmp	r9, r8
 8006d38:	dd0c      	ble.n	8006d54 <__s2b+0x90>
 8006d3a:	ebc8 0809 	rsb	r8, r8, r9
 8006d3e:	44a0      	add	r8, r4
 8006d40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d44:	4601      	mov	r1, r0
 8006d46:	220a      	movs	r2, #10
 8006d48:	4638      	mov	r0, r7
 8006d4a:	3b30      	subs	r3, #48	; 0x30
 8006d4c:	f7ff ff74 	bl	8006c38 <__multadd>
 8006d50:	4544      	cmp	r4, r8
 8006d52:	d1f5      	bne.n	8006d40 <__s2b+0x7c>
 8006d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d58:	2100      	movs	r1, #0
 8006d5a:	e7cd      	b.n	8006cf8 <__s2b+0x34>

08006d5c <__hi0bits>:
 8006d5c:	0c03      	lsrs	r3, r0, #16
 8006d5e:	bf06      	itte	eq
 8006d60:	0400      	lsleq	r0, r0, #16
 8006d62:	2310      	moveq	r3, #16
 8006d64:	2300      	movne	r3, #0
 8006d66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006d6a:	bf04      	itt	eq
 8006d6c:	0200      	lsleq	r0, r0, #8
 8006d6e:	3308      	addeq	r3, #8
 8006d70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006d74:	bf04      	itt	eq
 8006d76:	0100      	lsleq	r0, r0, #4
 8006d78:	3304      	addeq	r3, #4
 8006d7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006d7e:	bf04      	itt	eq
 8006d80:	0080      	lsleq	r0, r0, #2
 8006d82:	3302      	addeq	r3, #2
 8006d84:	2800      	cmp	r0, #0
 8006d86:	db05      	blt.n	8006d94 <__hi0bits+0x38>
 8006d88:	0042      	lsls	r2, r0, #1
 8006d8a:	d401      	bmi.n	8006d90 <__hi0bits+0x34>
 8006d8c:	2020      	movs	r0, #32
 8006d8e:	4770      	bx	lr
 8006d90:	1c58      	adds	r0, r3, #1
 8006d92:	4770      	bx	lr
 8006d94:	4618      	mov	r0, r3
 8006d96:	4770      	bx	lr

08006d98 <__lo0bits>:
 8006d98:	6803      	ldr	r3, [r0, #0]
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	f013 0007 	ands.w	r0, r3, #7
 8006da0:	d009      	beq.n	8006db6 <__lo0bits+0x1e>
 8006da2:	07d9      	lsls	r1, r3, #31
 8006da4:	d421      	bmi.n	8006dea <__lo0bits+0x52>
 8006da6:	0798      	lsls	r0, r3, #30
 8006da8:	bf4b      	itete	mi
 8006daa:	085b      	lsrmi	r3, r3, #1
 8006dac:	089b      	lsrpl	r3, r3, #2
 8006dae:	2001      	movmi	r0, #1
 8006db0:	2002      	movpl	r0, #2
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	4770      	bx	lr
 8006db6:	b299      	uxth	r1, r3
 8006db8:	b909      	cbnz	r1, 8006dbe <__lo0bits+0x26>
 8006dba:	0c1b      	lsrs	r3, r3, #16
 8006dbc:	2010      	movs	r0, #16
 8006dbe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006dc2:	bf04      	itt	eq
 8006dc4:	0a1b      	lsreq	r3, r3, #8
 8006dc6:	3008      	addeq	r0, #8
 8006dc8:	0719      	lsls	r1, r3, #28
 8006dca:	bf04      	itt	eq
 8006dcc:	091b      	lsreq	r3, r3, #4
 8006dce:	3004      	addeq	r0, #4
 8006dd0:	0799      	lsls	r1, r3, #30
 8006dd2:	bf04      	itt	eq
 8006dd4:	089b      	lsreq	r3, r3, #2
 8006dd6:	3002      	addeq	r0, #2
 8006dd8:	07d9      	lsls	r1, r3, #31
 8006dda:	d404      	bmi.n	8006de6 <__lo0bits+0x4e>
 8006ddc:	085b      	lsrs	r3, r3, #1
 8006dde:	d101      	bne.n	8006de4 <__lo0bits+0x4c>
 8006de0:	2020      	movs	r0, #32
 8006de2:	4770      	bx	lr
 8006de4:	3001      	adds	r0, #1
 8006de6:	6013      	str	r3, [r2, #0]
 8006de8:	4770      	bx	lr
 8006dea:	2000      	movs	r0, #0
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop

08006df0 <__i2b>:
 8006df0:	b510      	push	{r4, lr}
 8006df2:	460c      	mov	r4, r1
 8006df4:	2101      	movs	r1, #1
 8006df6:	f7ff fecd 	bl	8006b94 <_Balloc>
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	6144      	str	r4, [r0, #20]
 8006dfe:	6102      	str	r2, [r0, #16]
 8006e00:	bd10      	pop	{r4, pc}
 8006e02:	bf00      	nop

08006e04 <__multiply>:
 8006e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e08:	460c      	mov	r4, r1
 8006e0a:	690e      	ldr	r6, [r1, #16]
 8006e0c:	b085      	sub	sp, #20
 8006e0e:	6915      	ldr	r5, [r2, #16]
 8006e10:	4693      	mov	fp, r2
 8006e12:	42ae      	cmp	r6, r5
 8006e14:	da04      	bge.n	8006e20 <__multiply+0x1c>
 8006e16:	4632      	mov	r2, r6
 8006e18:	465c      	mov	r4, fp
 8006e1a:	462e      	mov	r6, r5
 8006e1c:	468b      	mov	fp, r1
 8006e1e:	4615      	mov	r5, r2
 8006e20:	68a3      	ldr	r3, [r4, #8]
 8006e22:	eb06 0905 	add.w	r9, r6, r5
 8006e26:	6861      	ldr	r1, [r4, #4]
 8006e28:	4599      	cmp	r9, r3
 8006e2a:	bfc8      	it	gt
 8006e2c:	3101      	addgt	r1, #1
 8006e2e:	f7ff feb1 	bl	8006b94 <_Balloc>
 8006e32:	f100 0a14 	add.w	sl, r0, #20
 8006e36:	9002      	str	r0, [sp, #8]
 8006e38:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 8006e3c:	9101      	str	r1, [sp, #4]
 8006e3e:	458a      	cmp	sl, r1
 8006e40:	d206      	bcs.n	8006e50 <__multiply+0x4c>
 8006e42:	9a01      	ldr	r2, [sp, #4]
 8006e44:	4653      	mov	r3, sl
 8006e46:	2000      	movs	r0, #0
 8006e48:	f843 0b04 	str.w	r0, [r3], #4
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d8fb      	bhi.n	8006e48 <__multiply+0x44>
 8006e50:	f10b 0b14 	add.w	fp, fp, #20
 8006e54:	3414      	adds	r4, #20
 8006e56:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8006e5a:	9400      	str	r4, [sp, #0]
 8006e5c:	45ab      	cmp	fp, r5
 8006e5e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006e62:	bf3c      	itt	cc
 8006e64:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8006e68:	46a9      	movcc	r9, r5
 8006e6a:	d254      	bcs.n	8006f16 <__multiply+0x112>
 8006e6c:	f85b 3b04 	ldr.w	r3, [fp], #4
 8006e70:	b29c      	uxth	r4, r3
 8006e72:	2c00      	cmp	r4, #0
 8006e74:	d064      	beq.n	8006f40 <__multiply+0x13c>
 8006e76:	9900      	ldr	r1, [sp, #0]
 8006e78:	4652      	mov	r2, sl
 8006e7a:	2500      	movs	r5, #0
 8006e7c:	46a4      	mov	ip, r4
 8006e7e:	e000      	b.n	8006e82 <__multiply+0x7e>
 8006e80:	461a      	mov	r2, r3
 8006e82:	f851 4b04 	ldr.w	r4, [r1], #4
 8006e86:	4613      	mov	r3, r2
 8006e88:	6817      	ldr	r7, [r2, #0]
 8006e8a:	428e      	cmp	r6, r1
 8006e8c:	fa1f f884 	uxth.w	r8, r4
 8006e90:	ea4f 4414 	mov.w	r4, r4, lsr #16
 8006e94:	b2b8      	uxth	r0, r7
 8006e96:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006e9a:	fb0c 0808 	mla	r8, ip, r8, r0
 8006e9e:	fb0c 7004 	mla	r0, ip, r4, r7
 8006ea2:	4445      	add	r5, r8
 8006ea4:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 8006ea8:	b2ad      	uxth	r5, r5
 8006eaa:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 8006eae:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8006eb2:	f843 4b04 	str.w	r4, [r3], #4
 8006eb6:	d8e3      	bhi.n	8006e80 <__multiply+0x7c>
 8006eb8:	6055      	str	r5, [r2, #4]
 8006eba:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 8006ebe:	0c24      	lsrs	r4, r4, #16
 8006ec0:	d023      	beq.n	8006f0a <__multiply+0x106>
 8006ec2:	f8da 1000 	ldr.w	r1, [sl]
 8006ec6:	4650      	mov	r0, sl
 8006ec8:	9b00      	ldr	r3, [sp, #0]
 8006eca:	2700      	movs	r7, #0
 8006ecc:	460d      	mov	r5, r1
 8006ece:	e000      	b.n	8006ed2 <__multiply+0xce>
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f8b3 c000 	ldrh.w	ip, [r3]
 8006ed6:	0c2d      	lsrs	r5, r5, #16
 8006ed8:	4602      	mov	r2, r0
 8006eda:	b289      	uxth	r1, r1
 8006edc:	fb04 550c 	mla	r5, r4, ip, r5
 8006ee0:	442f      	add	r7, r5
 8006ee2:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8006ee6:	f842 1b04 	str.w	r1, [r2], #4
 8006eea:	6841      	ldr	r1, [r0, #4]
 8006eec:	f853 cb04 	ldr.w	ip, [r3], #4
 8006ef0:	460d      	mov	r5, r1
 8006ef2:	b289      	uxth	r1, r1
 8006ef4:	429e      	cmp	r6, r3
 8006ef6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006efa:	fb04 110c 	mla	r1, r4, ip, r1
 8006efe:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8006f02:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8006f06:	d8e3      	bhi.n	8006ed0 <__multiply+0xcc>
 8006f08:	6041      	str	r1, [r0, #4]
 8006f0a:	45d9      	cmp	r9, fp
 8006f0c:	f10a 0a04 	add.w	sl, sl, #4
 8006f10:	d8ac      	bhi.n	8006e6c <__multiply+0x68>
 8006f12:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006f16:	f1b9 0f00 	cmp.w	r9, #0
 8006f1a:	dd0a      	ble.n	8006f32 <__multiply+0x12e>
 8006f1c:	9b01      	ldr	r3, [sp, #4]
 8006f1e:	3b04      	subs	r3, #4
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	b11a      	cbz	r2, 8006f2c <__multiply+0x128>
 8006f24:	e005      	b.n	8006f32 <__multiply+0x12e>
 8006f26:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f2a:	b912      	cbnz	r2, 8006f32 <__multiply+0x12e>
 8006f2c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f30:	d1f9      	bne.n	8006f26 <__multiply+0x122>
 8006f32:	9902      	ldr	r1, [sp, #8]
 8006f34:	4608      	mov	r0, r1
 8006f36:	f8c1 9010 	str.w	r9, [r1, #16]
 8006f3a:	b005      	add	sp, #20
 8006f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f40:	461c      	mov	r4, r3
 8006f42:	e7bc      	b.n	8006ebe <__multiply+0xba>

08006f44 <__pow5mult>:
 8006f44:	f012 0303 	ands.w	r3, r2, #3
 8006f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f4c:	4614      	mov	r4, r2
 8006f4e:	b083      	sub	sp, #12
 8006f50:	4607      	mov	r7, r0
 8006f52:	460e      	mov	r6, r1
 8006f54:	d12b      	bne.n	8006fae <__pow5mult+0x6a>
 8006f56:	10a4      	asrs	r4, r4, #2
 8006f58:	d01c      	beq.n	8006f94 <__pow5mult+0x50>
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d032      	beq.n	8006fc6 <__pow5mult+0x82>
 8006f60:	689d      	ldr	r5, [r3, #8]
 8006f62:	2d00      	cmp	r5, #0
 8006f64:	d03a      	beq.n	8006fdc <__pow5mult+0x98>
 8006f66:	f04f 0900 	mov.w	r9, #0
 8006f6a:	e004      	b.n	8006f76 <__pow5mult+0x32>
 8006f6c:	1064      	asrs	r4, r4, #1
 8006f6e:	d011      	beq.n	8006f94 <__pow5mult+0x50>
 8006f70:	6828      	ldr	r0, [r5, #0]
 8006f72:	b198      	cbz	r0, 8006f9c <__pow5mult+0x58>
 8006f74:	4605      	mov	r5, r0
 8006f76:	07e0      	lsls	r0, r4, #31
 8006f78:	d5f8      	bpl.n	8006f6c <__pow5mult+0x28>
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	462a      	mov	r2, r5
 8006f7e:	4638      	mov	r0, r7
 8006f80:	f7ff ff40 	bl	8006e04 <__multiply>
 8006f84:	4631      	mov	r1, r6
 8006f86:	4680      	mov	r8, r0
 8006f88:	4638      	mov	r0, r7
 8006f8a:	f7ff fe39 	bl	8006c00 <_Bfree>
 8006f8e:	1064      	asrs	r4, r4, #1
 8006f90:	4646      	mov	r6, r8
 8006f92:	d1ed      	bne.n	8006f70 <__pow5mult+0x2c>
 8006f94:	4630      	mov	r0, r6
 8006f96:	b003      	add	sp, #12
 8006f98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	462a      	mov	r2, r5
 8006fa2:	f7ff ff2f 	bl	8006e04 <__multiply>
 8006fa6:	6028      	str	r0, [r5, #0]
 8006fa8:	f8c0 9000 	str.w	r9, [r0]
 8006fac:	e7e2      	b.n	8006f74 <__pow5mult+0x30>
 8006fae:	f649 7270 	movw	r2, #40816	; 0x9f70
 8006fb2:	1e5d      	subs	r5, r3, #1
 8006fb4:	f6c0 0200 	movt	r2, #2048	; 0x800
 8006fb8:	2300      	movs	r3, #0
 8006fba:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8006fbe:	f7ff fe3b 	bl	8006c38 <__multadd>
 8006fc2:	4606      	mov	r6, r0
 8006fc4:	e7c7      	b.n	8006f56 <__pow5mult+0x12>
 8006fc6:	2010      	movs	r0, #16
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	f7ff fa7b 	bl	80064c4 <malloc>
 8006fce:	9b01      	ldr	r3, [sp, #4]
 8006fd0:	6278      	str	r0, [r7, #36]	; 0x24
 8006fd2:	6043      	str	r3, [r0, #4]
 8006fd4:	6083      	str	r3, [r0, #8]
 8006fd6:	6003      	str	r3, [r0, #0]
 8006fd8:	60c3      	str	r3, [r0, #12]
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2101      	movs	r1, #1
 8006fde:	4638      	mov	r0, r7
 8006fe0:	9301      	str	r3, [sp, #4]
 8006fe2:	f7ff fdd7 	bl	8006b94 <_Balloc>
 8006fe6:	9b01      	ldr	r3, [sp, #4]
 8006fe8:	f240 2271 	movw	r2, #625	; 0x271
 8006fec:	2101      	movs	r1, #1
 8006fee:	6142      	str	r2, [r0, #20]
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	6101      	str	r1, [r0, #16]
 8006ff6:	6098      	str	r0, [r3, #8]
 8006ff8:	6002      	str	r2, [r0, #0]
 8006ffa:	e7b4      	b.n	8006f66 <__pow5mult+0x22>

08006ffc <__lshift>:
 8006ffc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007000:	4693      	mov	fp, r2
 8007002:	690a      	ldr	r2, [r1, #16]
 8007004:	460f      	mov	r7, r1
 8007006:	ea4f 156b 	mov.w	r5, fp, asr #5
 800700a:	688b      	ldr	r3, [r1, #8]
 800700c:	eb05 0902 	add.w	r9, r5, r2
 8007010:	4680      	mov	r8, r0
 8007012:	f109 0601 	add.w	r6, r9, #1
 8007016:	6849      	ldr	r1, [r1, #4]
 8007018:	429e      	cmp	r6, r3
 800701a:	dd03      	ble.n	8007024 <__lshift+0x28>
 800701c:	005b      	lsls	r3, r3, #1
 800701e:	3101      	adds	r1, #1
 8007020:	429e      	cmp	r6, r3
 8007022:	dcfb      	bgt.n	800701c <__lshift+0x20>
 8007024:	4640      	mov	r0, r8
 8007026:	f7ff fdb5 	bl	8006b94 <_Balloc>
 800702a:	2d00      	cmp	r5, #0
 800702c:	4682      	mov	sl, r0
 800702e:	f100 0414 	add.w	r4, r0, #20
 8007032:	dd09      	ble.n	8007048 <__lshift+0x4c>
 8007034:	2300      	movs	r3, #0
 8007036:	4622      	mov	r2, r4
 8007038:	4619      	mov	r1, r3
 800703a:	3301      	adds	r3, #1
 800703c:	f842 1b04 	str.w	r1, [r2], #4
 8007040:	42ab      	cmp	r3, r5
 8007042:	d1fa      	bne.n	800703a <__lshift+0x3e>
 8007044:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007048:	693a      	ldr	r2, [r7, #16]
 800704a:	f01b 0b1f 	ands.w	fp, fp, #31
 800704e:	f107 0314 	add.w	r3, r7, #20
 8007052:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007056:	d01f      	beq.n	8007098 <__lshift+0x9c>
 8007058:	f1cb 0e20 	rsb	lr, fp, #32
 800705c:	2000      	movs	r0, #0
 800705e:	e000      	b.n	8007062 <__lshift+0x66>
 8007060:	462c      	mov	r4, r5
 8007062:	6819      	ldr	r1, [r3, #0]
 8007064:	4625      	mov	r5, r4
 8007066:	fa01 f10b 	lsl.w	r1, r1, fp
 800706a:	4308      	orrs	r0, r1
 800706c:	f845 0b04 	str.w	r0, [r5], #4
 8007070:	f853 0b04 	ldr.w	r0, [r3], #4
 8007074:	4293      	cmp	r3, r2
 8007076:	fa20 f00e 	lsr.w	r0, r0, lr
 800707a:	d3f1      	bcc.n	8007060 <__lshift+0x64>
 800707c:	6060      	str	r0, [r4, #4]
 800707e:	b108      	cbz	r0, 8007084 <__lshift+0x88>
 8007080:	f109 0602 	add.w	r6, r9, #2
 8007084:	4640      	mov	r0, r8
 8007086:	3e01      	subs	r6, #1
 8007088:	4639      	mov	r1, r7
 800708a:	f8ca 6010 	str.w	r6, [sl, #16]
 800708e:	f7ff fdb7 	bl	8006c00 <_Bfree>
 8007092:	4650      	mov	r0, sl
 8007094:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007098:	f853 1b04 	ldr.w	r1, [r3], #4
 800709c:	429a      	cmp	r2, r3
 800709e:	f844 1b04 	str.w	r1, [r4], #4
 80070a2:	d9ef      	bls.n	8007084 <__lshift+0x88>
 80070a4:	f853 1b04 	ldr.w	r1, [r3], #4
 80070a8:	429a      	cmp	r2, r3
 80070aa:	f844 1b04 	str.w	r1, [r4], #4
 80070ae:	d8f3      	bhi.n	8007098 <__lshift+0x9c>
 80070b0:	e7e8      	b.n	8007084 <__lshift+0x88>
 80070b2:	bf00      	nop

080070b4 <__mcmp>:
 80070b4:	6902      	ldr	r2, [r0, #16]
 80070b6:	690b      	ldr	r3, [r1, #16]
 80070b8:	b410      	push	{r4}
 80070ba:	1ad2      	subs	r2, r2, r3
 80070bc:	bf18      	it	ne
 80070be:	4610      	movne	r0, r2
 80070c0:	d112      	bne.n	80070e8 <__mcmp+0x34>
 80070c2:	009a      	lsls	r2, r3, #2
 80070c4:	3014      	adds	r0, #20
 80070c6:	3114      	adds	r1, #20
 80070c8:	1883      	adds	r3, r0, r2
 80070ca:	4411      	add	r1, r2
 80070cc:	e001      	b.n	80070d2 <__mcmp+0x1e>
 80070ce:	4298      	cmp	r0, r3
 80070d0:	d20d      	bcs.n	80070ee <__mcmp+0x3a>
 80070d2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80070d6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80070da:	42a2      	cmp	r2, r4
 80070dc:	d0f7      	beq.n	80070ce <__mcmp+0x1a>
 80070de:	4294      	cmp	r4, r2
 80070e0:	bf94      	ite	ls
 80070e2:	2001      	movls	r0, #1
 80070e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80070e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	2000      	movs	r0, #0
 80070f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop

080070f8 <__mdiff>:
 80070f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070fc:	4688      	mov	r8, r1
 80070fe:	4605      	mov	r5, r0
 8007100:	4611      	mov	r1, r2
 8007102:	4640      	mov	r0, r8
 8007104:	4614      	mov	r4, r2
 8007106:	f7ff ffd5 	bl	80070b4 <__mcmp>
 800710a:	1e06      	subs	r6, r0, #0
 800710c:	d05f      	beq.n	80071ce <__mdiff+0xd6>
 800710e:	bfbc      	itt	lt
 8007110:	4643      	movlt	r3, r8
 8007112:	46a0      	movlt	r8, r4
 8007114:	4628      	mov	r0, r5
 8007116:	bfb8      	it	lt
 8007118:	461c      	movlt	r4, r3
 800711a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800711e:	bfac      	ite	ge
 8007120:	2600      	movge	r6, #0
 8007122:	2601      	movlt	r6, #1
 8007124:	f7ff fd36 	bl	8006b94 <_Balloc>
 8007128:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800712c:	f104 0914 	add.w	r9, r4, #20
 8007130:	6922      	ldr	r2, [r4, #16]
 8007132:	f108 0814 	add.w	r8, r8, #20
 8007136:	4644      	mov	r4, r8
 8007138:	464d      	mov	r5, r9
 800713a:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800713e:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8007142:	2200      	movs	r2, #0
 8007144:	4682      	mov	sl, r0
 8007146:	f100 0314 	add.w	r3, r0, #20
 800714a:	60c6      	str	r6, [r0, #12]
 800714c:	f854 7b04 	ldr.w	r7, [r4], #4
 8007150:	f855 0b04 	ldr.w	r0, [r5], #4
 8007154:	4621      	mov	r1, r4
 8007156:	b2be      	uxth	r6, r7
 8007158:	45a9      	cmp	r9, r5
 800715a:	4432      	add	r2, r6
 800715c:	fa1f fb80 	uxth.w	fp, r0
 8007160:	ebcb 0602 	rsb	r6, fp, r2
 8007164:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007168:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800716c:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007170:	b2b6      	uxth	r6, r6
 8007172:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8007176:	ea4f 4222 	mov.w	r2, r2, asr #16
 800717a:	f843 6b04 	str.w	r6, [r3], #4
 800717e:	d8e5      	bhi.n	800714c <__mdiff+0x54>
 8007180:	45a0      	cmp	r8, r4
 8007182:	461d      	mov	r5, r3
 8007184:	d916      	bls.n	80071b4 <__mdiff+0xbc>
 8007186:	f851 0b04 	ldr.w	r0, [r1], #4
 800718a:	4588      	cmp	r8, r1
 800718c:	b286      	uxth	r6, r0
 800718e:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8007192:	4432      	add	r2, r6
 8007194:	eb00 4022 	add.w	r0, r0, r2, asr #16
 8007198:	b292      	uxth	r2, r2
 800719a:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 800719e:	ea4f 4220 	mov.w	r2, r0, asr #16
 80071a2:	f843 6b04 	str.w	r6, [r3], #4
 80071a6:	d8ee      	bhi.n	8007186 <__mdiff+0x8e>
 80071a8:	43e3      	mvns	r3, r4
 80071aa:	4443      	add	r3, r8
 80071ac:	f023 0303 	bic.w	r3, r3, #3
 80071b0:	3304      	adds	r3, #4
 80071b2:	442b      	add	r3, r5
 80071b4:	3b04      	subs	r3, #4
 80071b6:	b92e      	cbnz	r6, 80071c4 <__mdiff+0xcc>
 80071b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80071bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80071c0:	2a00      	cmp	r2, #0
 80071c2:	d0f9      	beq.n	80071b8 <__mdiff+0xc0>
 80071c4:	4650      	mov	r0, sl
 80071c6:	f8ca c010 	str.w	ip, [sl, #16]
 80071ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ce:	4628      	mov	r0, r5
 80071d0:	4631      	mov	r1, r6
 80071d2:	f7ff fcdf 	bl	8006b94 <_Balloc>
 80071d6:	2201      	movs	r2, #1
 80071d8:	4603      	mov	r3, r0
 80071da:	615e      	str	r6, [r3, #20]
 80071dc:	611a      	str	r2, [r3, #16]
 80071de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e2:	bf00      	nop

080071e4 <__ulp>:
 80071e4:	2300      	movs	r3, #0
 80071e6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80071ea:	400b      	ands	r3, r1
 80071ec:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	dd02      	ble.n	80071fa <__ulp+0x16>
 80071f4:	4619      	mov	r1, r3
 80071f6:	2000      	movs	r0, #0
 80071f8:	4770      	bx	lr
 80071fa:	425b      	negs	r3, r3
 80071fc:	151b      	asrs	r3, r3, #20
 80071fe:	2b13      	cmp	r3, #19
 8007200:	dd0b      	ble.n	800721a <__ulp+0x36>
 8007202:	2b32      	cmp	r3, #50	; 0x32
 8007204:	f04f 0100 	mov.w	r1, #0
 8007208:	bfdb      	ittet	le
 800720a:	2201      	movle	r2, #1
 800720c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007210:	2301      	movgt	r3, #1
 8007212:	fa02 f303 	lslle.w	r3, r2, r3
 8007216:	4618      	mov	r0, r3
 8007218:	4770      	bx	lr
 800721a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800721e:	2000      	movs	r0, #0
 8007220:	fa42 f103 	asr.w	r1, r2, r3
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop

08007228 <__b2d>:
 8007228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722a:	f100 0614 	add.w	r6, r0, #20
 800722e:	6904      	ldr	r4, [r0, #16]
 8007230:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8007234:	1f27      	subs	r7, r4, #4
 8007236:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800723a:	4628      	mov	r0, r5
 800723c:	f7ff fd8e 	bl	8006d5c <__hi0bits>
 8007240:	280a      	cmp	r0, #10
 8007242:	f1c0 0320 	rsb	r3, r0, #32
 8007246:	600b      	str	r3, [r1, #0]
 8007248:	dc18      	bgt.n	800727c <__b2d+0x54>
 800724a:	42be      	cmp	r6, r7
 800724c:	f1c0 010b 	rsb	r1, r0, #11
 8007250:	fa25 fc01 	lsr.w	ip, r5, r1
 8007254:	f100 0015 	add.w	r0, r0, #21
 8007258:	bf34      	ite	cc
 800725a:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800725e:	2100      	movcs	r1, #0
 8007260:	fa05 f500 	lsl.w	r5, r5, r0
 8007264:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007268:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800726c:	bf38      	it	cc
 800726e:	fa24 f101 	lsrcc.w	r1, r4, r1
 8007272:	ea41 0205 	orr.w	r2, r1, r5
 8007276:	4619      	mov	r1, r3
 8007278:	4610      	mov	r0, r2
 800727a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800727c:	42be      	cmp	r6, r7
 800727e:	bf36      	itet	cc
 8007280:	f1a4 0708 	subcc.w	r7, r4, #8
 8007284:	2100      	movcs	r1, #0
 8007286:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 800728a:	f1b0 040b 	subs.w	r4, r0, #11
 800728e:	d019      	beq.n	80072c4 <__b2d+0x9c>
 8007290:	40a5      	lsls	r5, r4
 8007292:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 8007296:	42b7      	cmp	r7, r6
 8007298:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800729c:	fa21 fc00 	lsr.w	ip, r1, r0
 80072a0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80072a4:	ea45 030c 	orr.w	r3, r5, ip
 80072a8:	bf8c      	ite	hi
 80072aa:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 80072ae:	2000      	movls	r0, #0
 80072b0:	fa01 f104 	lsl.w	r1, r1, r4
 80072b4:	bf88      	it	hi
 80072b6:	fa25 f000 	lsrhi.w	r0, r5, r0
 80072ba:	ea40 0201 	orr.w	r2, r0, r1
 80072be:	4619      	mov	r1, r3
 80072c0:	4610      	mov	r0, r2
 80072c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072c4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80072c8:	460a      	mov	r2, r1
 80072ca:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80072ce:	4610      	mov	r0, r2
 80072d0:	4619      	mov	r1, r3
 80072d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072d4 <__d2b>:
 80072d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072d8:	b082      	sub	sp, #8
 80072da:	2101      	movs	r1, #1
 80072dc:	461d      	mov	r5, r3
 80072de:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80072e2:	4614      	mov	r4, r2
 80072e4:	9f08      	ldr	r7, [sp, #32]
 80072e6:	f7ff fc55 	bl	8006b94 <_Balloc>
 80072ea:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80072ee:	4684      	mov	ip, r0
 80072f0:	b10e      	cbz	r6, 80072f6 <__d2b+0x22>
 80072f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	b324      	cbz	r4, 8007344 <__d2b+0x70>
 80072fa:	a802      	add	r0, sp, #8
 80072fc:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007300:	4668      	mov	r0, sp
 8007302:	f7ff fd49 	bl	8006d98 <__lo0bits>
 8007306:	2800      	cmp	r0, #0
 8007308:	d134      	bne.n	8007374 <__d2b+0xa0>
 800730a:	9b00      	ldr	r3, [sp, #0]
 800730c:	9901      	ldr	r1, [sp, #4]
 800730e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007312:	f8cc 1018 	str.w	r1, [ip, #24]
 8007316:	2900      	cmp	r1, #0
 8007318:	bf0c      	ite	eq
 800731a:	2101      	moveq	r1, #1
 800731c:	2102      	movne	r1, #2
 800731e:	f8cc 1010 	str.w	r1, [ip, #16]
 8007322:	b9de      	cbnz	r6, 800735c <__d2b+0x88>
 8007324:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007328:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800732c:	6038      	str	r0, [r7, #0]
 800732e:	6918      	ldr	r0, [r3, #16]
 8007330:	f7ff fd14 	bl	8006d5c <__hi0bits>
 8007334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007336:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800733a:	6018      	str	r0, [r3, #0]
 800733c:	4660      	mov	r0, ip
 800733e:	b002      	add	sp, #8
 8007340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007344:	a801      	add	r0, sp, #4
 8007346:	f7ff fd27 	bl	8006d98 <__lo0bits>
 800734a:	9b01      	ldr	r3, [sp, #4]
 800734c:	2101      	movs	r1, #1
 800734e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007352:	3020      	adds	r0, #32
 8007354:	f8cc 1010 	str.w	r1, [ip, #16]
 8007358:	2e00      	cmp	r6, #0
 800735a:	d0e3      	beq.n	8007324 <__d2b+0x50>
 800735c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800735e:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 8007362:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 8007366:	4440      	add	r0, r8
 8007368:	6038      	str	r0, [r7, #0]
 800736a:	4660      	mov	r0, ip
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	b002      	add	sp, #8
 8007370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007374:	9b01      	ldr	r3, [sp, #4]
 8007376:	f1c0 0420 	rsb	r4, r0, #32
 800737a:	9a00      	ldr	r2, [sp, #0]
 800737c:	fa03 f404 	lsl.w	r4, r3, r4
 8007380:	40c3      	lsrs	r3, r0
 8007382:	4322      	orrs	r2, r4
 8007384:	4619      	mov	r1, r3
 8007386:	9301      	str	r3, [sp, #4]
 8007388:	f8cc 2014 	str.w	r2, [ip, #20]
 800738c:	e7c1      	b.n	8007312 <__d2b+0x3e>
 800738e:	bf00      	nop

08007390 <__ratio>:
 8007390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007394:	b083      	sub	sp, #12
 8007396:	4688      	mov	r8, r1
 8007398:	4669      	mov	r1, sp
 800739a:	4606      	mov	r6, r0
 800739c:	f7ff ff44 	bl	8007228 <__b2d>
 80073a0:	460d      	mov	r5, r1
 80073a2:	4604      	mov	r4, r0
 80073a4:	a901      	add	r1, sp, #4
 80073a6:	4640      	mov	r0, r8
 80073a8:	f7ff ff3e 	bl	8007228 <__b2d>
 80073ac:	f8d8 e010 	ldr.w	lr, [r8, #16]
 80073b0:	462f      	mov	r7, r5
 80073b2:	4602      	mov	r2, r0
 80073b4:	6930      	ldr	r0, [r6, #16]
 80073b6:	460b      	mov	r3, r1
 80073b8:	4689      	mov	r9, r1
 80073ba:	ebce 0e00 	rsb	lr, lr, r0
 80073be:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80073c2:	ebc1 0c00 	rsb	ip, r1, r0
 80073c6:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80073ca:	2900      	cmp	r1, #0
 80073cc:	bfc9      	itett	gt
 80073ce:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 80073d2:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 80073d6:	4624      	movgt	r4, r4
 80073d8:	463d      	movgt	r5, r7
 80073da:	bfdc      	itt	le
 80073dc:	4612      	movle	r2, r2
 80073de:	464b      	movle	r3, r9
 80073e0:	4620      	mov	r0, r4
 80073e2:	4629      	mov	r1, r5
 80073e4:	f002 f884 	bl	80094f0 <__aeabi_ddiv>
 80073e8:	b003      	add	sp, #12
 80073ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073ee:	bf00      	nop

080073f0 <_mprec_log10>:
 80073f0:	2817      	cmp	r0, #23
 80073f2:	b510      	push	{r4, lr}
 80073f4:	4604      	mov	r4, r0
 80073f6:	dd0c      	ble.n	8007412 <_mprec_log10+0x22>
 80073f8:	2100      	movs	r1, #0
 80073fa:	2000      	movs	r0, #0
 80073fc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007400:	2300      	movs	r3, #0
 8007402:	2200      	movs	r2, #0
 8007404:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007408:	f001 ff48 	bl	800929c <__aeabi_dmul>
 800740c:	3c01      	subs	r4, #1
 800740e:	d1f7      	bne.n	8007400 <_mprec_log10+0x10>
 8007410:	bd10      	pop	{r4, pc}
 8007412:	f649 7370 	movw	r3, #40816	; 0x9f70
 8007416:	f6c0 0300 	movt	r3, #2048	; 0x800
 800741a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800741e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007422:	bd10      	pop	{r4, pc}

08007424 <__copybits>:
 8007424:	b470      	push	{r4, r5, r6}
 8007426:	3901      	subs	r1, #1
 8007428:	6915      	ldr	r5, [r2, #16]
 800742a:	f102 0314 	add.w	r3, r2, #20
 800742e:	114e      	asrs	r6, r1, #5
 8007430:	3601      	adds	r6, #1
 8007432:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007436:	42ab      	cmp	r3, r5
 8007438:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800743c:	d20c      	bcs.n	8007458 <__copybits+0x34>
 800743e:	4601      	mov	r1, r0
 8007440:	f853 4b04 	ldr.w	r4, [r3], #4
 8007444:	429d      	cmp	r5, r3
 8007446:	f841 4b04 	str.w	r4, [r1], #4
 800744a:	d8f9      	bhi.n	8007440 <__copybits+0x1c>
 800744c:	1aab      	subs	r3, r5, r2
 800744e:	3b15      	subs	r3, #21
 8007450:	f023 0303 	bic.w	r3, r3, #3
 8007454:	3304      	adds	r3, #4
 8007456:	4418      	add	r0, r3
 8007458:	4286      	cmp	r6, r0
 800745a:	d904      	bls.n	8007466 <__copybits+0x42>
 800745c:	2300      	movs	r3, #0
 800745e:	f840 3b04 	str.w	r3, [r0], #4
 8007462:	4286      	cmp	r6, r0
 8007464:	d8fb      	bhi.n	800745e <__copybits+0x3a>
 8007466:	bc70      	pop	{r4, r5, r6}
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop

0800746c <__any_on>:
 800746c:	6903      	ldr	r3, [r0, #16]
 800746e:	114a      	asrs	r2, r1, #5
 8007470:	b410      	push	{r4}
 8007472:	4293      	cmp	r3, r2
 8007474:	f100 0414 	add.w	r4, r0, #20
 8007478:	bfb8      	it	lt
 800747a:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 800747e:	db13      	blt.n	80074a8 <__any_on+0x3c>
 8007480:	dd10      	ble.n	80074a4 <__any_on+0x38>
 8007482:	f011 011f 	ands.w	r1, r1, #31
 8007486:	d00d      	beq.n	80074a4 <__any_on+0x38>
 8007488:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800748c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007490:	fa20 f201 	lsr.w	r2, r0, r1
 8007494:	fa02 f101 	lsl.w	r1, r2, r1
 8007498:	4281      	cmp	r1, r0
 800749a:	d005      	beq.n	80074a8 <__any_on+0x3c>
 800749c:	2001      	movs	r0, #1
 800749e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074a2:	4770      	bx	lr
 80074a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074a8:	429c      	cmp	r4, r3
 80074aa:	d20a      	bcs.n	80074c2 <__any_on+0x56>
 80074ac:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80074b0:	3b04      	subs	r3, #4
 80074b2:	b122      	cbz	r2, 80074be <__any_on+0x52>
 80074b4:	e7f2      	b.n	800749c <__any_on+0x30>
 80074b6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80074ba:	2a00      	cmp	r2, #0
 80074bc:	d1ee      	bne.n	800749c <__any_on+0x30>
 80074be:	429c      	cmp	r4, r3
 80074c0:	d3f9      	bcc.n	80074b6 <__any_on+0x4a>
 80074c2:	2000      	movs	r0, #0
 80074c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop

080074cc <__fpclassifyd>:
 80074cc:	ea50 0301 	orrs.w	r3, r0, r1
 80074d0:	d101      	bne.n	80074d6 <__fpclassifyd+0xa>
 80074d2:	2002      	movs	r0, #2
 80074d4:	4770      	bx	lr
 80074d6:	f1d0 0301 	rsbs	r3, r0, #1
 80074da:	bf38      	it	cc
 80074dc:	2300      	movcc	r3, #0
 80074de:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80074e2:	bf08      	it	eq
 80074e4:	2800      	cmpeq	r0, #0
 80074e6:	d0f4      	beq.n	80074d2 <__fpclassifyd+0x6>
 80074e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80074ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80074f0:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 80074f4:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80074f8:	4290      	cmp	r0, r2
 80074fa:	d801      	bhi.n	8007500 <__fpclassifyd+0x34>
 80074fc:	2004      	movs	r0, #4
 80074fe:	4770      	bx	lr
 8007500:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007504:	d201      	bcs.n	800750a <__fpclassifyd+0x3e>
 8007506:	2003      	movs	r0, #3
 8007508:	4770      	bx	lr
 800750a:	2000      	movs	r0, #0
 800750c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8007510:	4281      	cmp	r1, r0
 8007512:	bf14      	ite	ne
 8007514:	2000      	movne	r0, #0
 8007516:	f003 0001 	andeq.w	r0, r3, #1
 800751a:	4770      	bx	lr

0800751c <_sbrk_r>:
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	f240 54d4 	movw	r4, #1492	; 0x5d4
 8007522:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007526:	4605      	mov	r5, r0
 8007528:	4608      	mov	r0, r1
 800752a:	2300      	movs	r3, #0
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	f7fc fa4b 	bl	80039c8 <_sbrk>
 8007532:	1c43      	adds	r3, r0, #1
 8007534:	d000      	beq.n	8007538 <_sbrk_r+0x1c>
 8007536:	bd38      	pop	{r3, r4, r5, pc}
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d0fb      	beq.n	8007536 <_sbrk_r+0x1a>
 800753e:	602b      	str	r3, [r5, #0]
 8007540:	bd38      	pop	{r3, r4, r5, pc}
 8007542:	bf00      	nop

08007544 <strcmp>:
 8007544:	ea40 0c01 	orr.w	ip, r0, r1
 8007548:	f01c 0f07 	tst.w	ip, #7
 800754c:	d127      	bne.n	800759e <strcmp+0x5a>
 800754e:	f1bd 0d10 	subs.w	sp, sp, #16
 8007552:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007556:	e9cd 6700 	strd	r6, r7, [sp]
 800755a:	f06f 0600 	mvn.w	r6, #0
 800755e:	f04f 0700 	mov.w	r7, #0
 8007562:	bf00      	nop
 8007564:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007568:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800756c:	42a2      	cmp	r2, r4
 800756e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007572:	ea2c 0c02 	bic.w	ip, ip, r2
 8007576:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800757a:	bf08      	it	eq
 800757c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007580:	f040 80e5 	bne.w	800774e <strcmp+0x20a>
 8007584:	42ab      	cmp	r3, r5
 8007586:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800758a:	ea2c 0c03 	bic.w	ip, ip, r3
 800758e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007592:	bf08      	it	eq
 8007594:	f1bc 0f00 	cmpeq.w	ip, #0
 8007598:	f040 80d6 	bne.w	8007748 <strcmp+0x204>
 800759c:	e7e2      	b.n	8007564 <strcmp+0x20>
 800759e:	f010 0c03 	ands.w	ip, r0, #3
 80075a2:	d021      	beq.n	80075e8 <strcmp+0xa4>
 80075a4:	f020 0003 	bic.w	r0, r0, #3
 80075a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80075ac:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 80075b0:	d008      	beq.n	80075c4 <strcmp+0x80>
 80075b2:	d20f      	bcs.n	80075d4 <strcmp+0x90>
 80075b4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80075b8:	fa5f f392 	uxtb.w	r3, r2, ror #8
 80075bc:	ebb3 0c0c 	subs.w	ip, r3, ip
 80075c0:	d110      	bne.n	80075e4 <strcmp+0xa0>
 80075c2:	b17b      	cbz	r3, 80075e4 <strcmp+0xa0>
 80075c4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80075c8:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 80075cc:	ebb3 0c0c 	subs.w	ip, r3, ip
 80075d0:	d108      	bne.n	80075e4 <strcmp+0xa0>
 80075d2:	b13b      	cbz	r3, 80075e4 <strcmp+0xa0>
 80075d4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80075d8:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 80075dc:	ebb3 0c0c 	subs.w	ip, r3, ip
 80075e0:	d100      	bne.n	80075e4 <strcmp+0xa0>
 80075e2:	b90b      	cbnz	r3, 80075e8 <strcmp+0xa4>
 80075e4:	4660      	mov	r0, ip
 80075e6:	4770      	bx	lr
 80075e8:	f1bd 0d10 	subs.w	sp, sp, #16
 80075ec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80075f0:	e9cd 6700 	strd	r6, r7, [sp]
 80075f4:	f06f 0600 	mvn.w	r6, #0
 80075f8:	f04f 0700 	mov.w	r7, #0
 80075fc:	f011 0c03 	ands.w	ip, r1, #3
 8007600:	d133      	bne.n	800766a <strcmp+0x126>
 8007602:	f010 0f04 	tst.w	r0, #4
 8007606:	d00f      	beq.n	8007628 <strcmp+0xe4>
 8007608:	f850 2b04 	ldr.w	r2, [r0], #4
 800760c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007610:	42a2      	cmp	r2, r4
 8007612:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007616:	ea2c 0c02 	bic.w	ip, ip, r2
 800761a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800761e:	bf08      	it	eq
 8007620:	f1bc 0f00 	cmpeq.w	ip, #0
 8007624:	f040 8093 	bne.w	800774e <strcmp+0x20a>
 8007628:	f011 0f04 	tst.w	r1, #4
 800762c:	d099      	beq.n	8007562 <strcmp+0x1e>
 800762e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007632:	bf00      	nop
 8007634:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007638:	42aa      	cmp	r2, r5
 800763a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800763e:	ea2c 0c02 	bic.w	ip, ip, r2
 8007642:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007646:	bf08      	it	eq
 8007648:	f1bc 0f00 	cmpeq.w	ip, #0
 800764c:	d179      	bne.n	8007742 <strcmp+0x1fe>
 800764e:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007652:	42a3      	cmp	r3, r4
 8007654:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007658:	ea2c 0c03 	bic.w	ip, ip, r3
 800765c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007660:	bf08      	it	eq
 8007662:	f1bc 0f00 	cmpeq.w	ip, #0
 8007666:	d169      	bne.n	800773c <strcmp+0x1f8>
 8007668:	e7e4      	b.n	8007634 <strcmp+0xf0>
 800766a:	f021 0103 	bic.w	r1, r1, #3
 800766e:	f1bc 0f02 	cmp.w	ip, #2
 8007672:	d020      	beq.n	80076b6 <strcmp+0x172>
 8007674:	da3f      	bge.n	80076f6 <strcmp+0x1b2>
 8007676:	f851 5b04 	ldr.w	r5, [r1], #4
 800767a:	bf00      	nop
 800767c:	f850 3b04 	ldr.w	r3, [r0], #4
 8007680:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007684:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007688:	ea2c 0c03 	bic.w	ip, ip, r3
 800768c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007690:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 8007694:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007698:	bf08      	it	eq
 800769a:	42aa      	cmpeq	r2, r5
 800769c:	d151      	bne.n	8007742 <strcmp+0x1fe>
 800769e:	f851 5b04 	ldr.w	r5, [r1], #4
 80076a2:	f1bc 0f00 	cmp.w	ip, #0
 80076a6:	ea82 0303 	eor.w	r3, r2, r3
 80076aa:	ea4f 6205 	mov.w	r2, r5, lsl #24
 80076ae:	bf08      	it	eq
 80076b0:	4293      	cmpeq	r3, r2
 80076b2:	d140      	bne.n	8007736 <strcmp+0x1f2>
 80076b4:	e7e2      	b.n	800767c <strcmp+0x138>
 80076b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80076ba:	bf00      	nop
 80076bc:	f850 3b04 	ldr.w	r3, [r0], #4
 80076c0:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80076c4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80076c8:	ea2c 0c03 	bic.w	ip, ip, r3
 80076cc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80076d0:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 80076d4:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 80076d8:	bf08      	it	eq
 80076da:	42aa      	cmpeq	r2, r5
 80076dc:	d131      	bne.n	8007742 <strcmp+0x1fe>
 80076de:	f851 5b04 	ldr.w	r5, [r1], #4
 80076e2:	f1bc 0f00 	cmp.w	ip, #0
 80076e6:	ea82 0303 	eor.w	r3, r2, r3
 80076ea:	ea4f 4205 	mov.w	r2, r5, lsl #16
 80076ee:	bf08      	it	eq
 80076f0:	4293      	cmpeq	r3, r2
 80076f2:	d120      	bne.n	8007736 <strcmp+0x1f2>
 80076f4:	e7e2      	b.n	80076bc <strcmp+0x178>
 80076f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80076fa:	bf00      	nop
 80076fc:	f850 3b04 	ldr.w	r3, [r0], #4
 8007700:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007704:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007708:	ea2c 0c03 	bic.w	ip, ip, r3
 800770c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007710:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007714:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007718:	bf08      	it	eq
 800771a:	42aa      	cmpeq	r2, r5
 800771c:	d111      	bne.n	8007742 <strcmp+0x1fe>
 800771e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007722:	f1bc 0f00 	cmp.w	ip, #0
 8007726:	ea82 0303 	eor.w	r3, r2, r3
 800772a:	ea4f 2205 	mov.w	r2, r5, lsl #8
 800772e:	bf08      	it	eq
 8007730:	4293      	cmpeq	r3, r2
 8007732:	d100      	bne.n	8007736 <strcmp+0x1f2>
 8007734:	e7e2      	b.n	80076fc <strcmp+0x1b8>
 8007736:	ba19      	rev	r1, r3
 8007738:	ba12      	rev	r2, r2
 800773a:	e00a      	b.n	8007752 <strcmp+0x20e>
 800773c:	ba19      	rev	r1, r3
 800773e:	ba22      	rev	r2, r4
 8007740:	e007      	b.n	8007752 <strcmp+0x20e>
 8007742:	ba11      	rev	r1, r2
 8007744:	ba2a      	rev	r2, r5
 8007746:	e004      	b.n	8007752 <strcmp+0x20e>
 8007748:	ba19      	rev	r1, r3
 800774a:	ba2a      	rev	r2, r5
 800774c:	e001      	b.n	8007752 <strcmp+0x20e>
 800774e:	ba11      	rev	r1, r2
 8007750:	ba22      	rev	r2, r4
 8007752:	fa9c f08c 	rev.w	r0, ip
 8007756:	e9dd 6700 	ldrd	r6, r7, [sp]
 800775a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800775e:	f11d 0d10 	adds.w	sp, sp, #16
 8007762:	b138      	cbz	r0, 8007774 <strcmp+0x230>
 8007764:	fab0 f080 	clz	r0, r0
 8007768:	f1c0 0018 	rsb	r0, r0, #24
 800776c:	fa21 f100 	lsr.w	r1, r1, r0
 8007770:	fa22 f200 	lsr.w	r2, r2, r0
 8007774:	2001      	movs	r0, #1
 8007776:	4291      	cmp	r1, r2
 8007778:	bf98      	it	ls
 800777a:	4180      	sbcls	r0, r0
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop

08007780 <strlen>:
 8007780:	f020 0103 	bic.w	r1, r0, #3
 8007784:	f010 0003 	ands.w	r0, r0, #3
 8007788:	f1c0 0000 	rsb	r0, r0, #0
 800778c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007790:	f100 0c04 	add.w	ip, r0, #4
 8007794:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007798:	f06f 0200 	mvn.w	r2, #0
 800779c:	bf1c      	itt	ne
 800779e:	fa22 f20c 	lsrne.w	r2, r2, ip
 80077a2:	4313      	orrne	r3, r2
 80077a4:	f04f 0c01 	mov.w	ip, #1
 80077a8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80077ac:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80077b0:	eba3 020c 	sub.w	r2, r3, ip
 80077b4:	ea22 0203 	bic.w	r2, r2, r3
 80077b8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80077bc:	bf04      	itt	eq
 80077be:	f851 3b04 	ldreq.w	r3, [r1], #4
 80077c2:	3004      	addeq	r0, #4
 80077c4:	d0f4      	beq.n	80077b0 <strlen+0x30>
 80077c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077ca:	bf1f      	itttt	ne
 80077cc:	3001      	addne	r0, #1
 80077ce:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80077d2:	3001      	addne	r0, #1
 80077d4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80077d8:	bf18      	it	ne
 80077da:	3001      	addne	r0, #1
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop

080077e0 <__ssprint_r>:
 80077e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e4:	4692      	mov	sl, r2
 80077e6:	6894      	ldr	r4, [r2, #8]
 80077e8:	b083      	sub	sp, #12
 80077ea:	4680      	mov	r8, r0
 80077ec:	460d      	mov	r5, r1
 80077ee:	6816      	ldr	r6, [r2, #0]
 80077f0:	2c00      	cmp	r4, #0
 80077f2:	d071      	beq.n	80078d8 <__ssprint_r+0xf8>
 80077f4:	f04f 0b00 	mov.w	fp, #0
 80077f8:	6808      	ldr	r0, [r1, #0]
 80077fa:	688b      	ldr	r3, [r1, #8]
 80077fc:	465c      	mov	r4, fp
 80077fe:	2c00      	cmp	r4, #0
 8007800:	d045      	beq.n	800788e <__ssprint_r+0xae>
 8007802:	429c      	cmp	r4, r3
 8007804:	461f      	mov	r7, r3
 8007806:	d348      	bcc.n	800789a <__ssprint_r+0xba>
 8007808:	89ab      	ldrh	r3, [r5, #12]
 800780a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800780e:	bf08      	it	eq
 8007810:	46b9      	moveq	r9, r7
 8007812:	d02c      	beq.n	800786e <__ssprint_r+0x8e>
 8007814:	696f      	ldr	r7, [r5, #20]
 8007816:	1c62      	adds	r2, r4, #1
 8007818:	6929      	ldr	r1, [r5, #16]
 800781a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 800781e:	1a47      	subs	r7, r0, r1
 8007820:	443a      	add	r2, r7
 8007822:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007826:	ea4f 0969 	mov.w	r9, r9, asr #1
 800782a:	4591      	cmp	r9, r2
 800782c:	bf34      	ite	cc
 800782e:	4691      	movcc	r9, r2
 8007830:	464a      	movcs	r2, r9
 8007832:	055b      	lsls	r3, r3, #21
 8007834:	d534      	bpl.n	80078a0 <__ssprint_r+0xc0>
 8007836:	4611      	mov	r1, r2
 8007838:	4640      	mov	r0, r8
 800783a:	f7fe fe53 	bl	80064e4 <_malloc_r>
 800783e:	2800      	cmp	r0, #0
 8007840:	d038      	beq.n	80078b4 <__ssprint_r+0xd4>
 8007842:	6929      	ldr	r1, [r5, #16]
 8007844:	463a      	mov	r2, r7
 8007846:	9001      	str	r0, [sp, #4]
 8007848:	f7ff f94c 	bl	8006ae4 <memcpy>
 800784c:	89aa      	ldrh	r2, [r5, #12]
 800784e:	9b01      	ldr	r3, [sp, #4]
 8007850:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007854:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007858:	81aa      	strh	r2, [r5, #12]
 800785a:	19d8      	adds	r0, r3, r7
 800785c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007860:	ebc7 0709 	rsb	r7, r7, r9
 8007864:	46a1      	mov	r9, r4
 8007866:	60af      	str	r7, [r5, #8]
 8007868:	4627      	mov	r7, r4
 800786a:	612b      	str	r3, [r5, #16]
 800786c:	6028      	str	r0, [r5, #0]
 800786e:	464a      	mov	r2, r9
 8007870:	4659      	mov	r1, fp
 8007872:	f000 fef5 	bl	8008660 <memmove>
 8007876:	f8da 2008 	ldr.w	r2, [sl, #8]
 800787a:	68ab      	ldr	r3, [r5, #8]
 800787c:	6828      	ldr	r0, [r5, #0]
 800787e:	1b14      	subs	r4, r2, r4
 8007880:	1bdb      	subs	r3, r3, r7
 8007882:	60ab      	str	r3, [r5, #8]
 8007884:	4448      	add	r0, r9
 8007886:	6028      	str	r0, [r5, #0]
 8007888:	f8ca 4008 	str.w	r4, [sl, #8]
 800788c:	b324      	cbz	r4, 80078d8 <__ssprint_r+0xf8>
 800788e:	f8d6 b000 	ldr.w	fp, [r6]
 8007892:	3608      	adds	r6, #8
 8007894:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007898:	e7b1      	b.n	80077fe <__ssprint_r+0x1e>
 800789a:	4627      	mov	r7, r4
 800789c:	46a1      	mov	r9, r4
 800789e:	e7e6      	b.n	800786e <__ssprint_r+0x8e>
 80078a0:	4640      	mov	r0, r8
 80078a2:	f000 ff95 	bl	80087d0 <_realloc_r>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d1d6      	bne.n	800785a <__ssprint_r+0x7a>
 80078ac:	4640      	mov	r0, r8
 80078ae:	6929      	ldr	r1, [r5, #16]
 80078b0:	f000 fe0a 	bl	80084c8 <_free_r>
 80078b4:	89aa      	ldrh	r2, [r5, #12]
 80078b6:	f04f 34ff 	mov.w	r4, #4294967295
 80078ba:	230c      	movs	r3, #12
 80078bc:	4620      	mov	r0, r4
 80078be:	f8c8 3000 	str.w	r3, [r8]
 80078c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078c6:	2300      	movs	r3, #0
 80078c8:	81aa      	strh	r2, [r5, #12]
 80078ca:	f8ca 3008 	str.w	r3, [sl, #8]
 80078ce:	f8ca 3004 	str.w	r3, [sl, #4]
 80078d2:	b003      	add	sp, #12
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d8:	4620      	mov	r0, r4
 80078da:	f8ca 4004 	str.w	r4, [sl, #4]
 80078de:	b003      	add	sp, #12
 80078e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080078e4 <_svfiprintf_r>:
 80078e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e8:	b0b3      	sub	sp, #204	; 0xcc
 80078ea:	4692      	mov	sl, r2
 80078ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80078ee:	898b      	ldrh	r3, [r1, #12]
 80078f0:	9108      	str	r1, [sp, #32]
 80078f2:	061a      	lsls	r2, r3, #24
 80078f4:	9005      	str	r0, [sp, #20]
 80078f6:	d503      	bpl.n	8007900 <_svfiprintf_r+0x1c>
 80078f8:	690b      	ldr	r3, [r1, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f000 8522 	beq.w	8008344 <_svfiprintf_r+0xa60>
 8007900:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007904:	f24a 0598 	movw	r5, #41112	; 0xa098
 8007908:	4646      	mov	r6, r8
 800790a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800790e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007912:	2300      	movs	r3, #0
 8007914:	950d      	str	r5, [sp, #52]	; 0x34
 8007916:	f105 0710 	add.w	r7, r5, #16
 800791a:	930e      	str	r3, [sp, #56]	; 0x38
 800791c:	ebc4 0508 	rsb	r5, r4, r8
 8007920:	9401      	str	r4, [sp, #4]
 8007922:	930a      	str	r3, [sp, #40]	; 0x28
 8007924:	9511      	str	r5, [sp, #68]	; 0x44
 8007926:	9317      	str	r3, [sp, #92]	; 0x5c
 8007928:	9316      	str	r3, [sp, #88]	; 0x58
 800792a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800792e:	f89a 3000 	ldrb.w	r3, [sl]
 8007932:	2b00      	cmp	r3, #0
 8007934:	bf18      	it	ne
 8007936:	2b25      	cmpne	r3, #37	; 0x25
 8007938:	f000 83ca 	beq.w	80080d0 <_svfiprintf_r+0x7ec>
 800793c:	f10a 0201 	add.w	r2, sl, #1
 8007940:	4614      	mov	r4, r2
 8007942:	3201      	adds	r2, #1
 8007944:	7823      	ldrb	r3, [r4, #0]
 8007946:	2b25      	cmp	r3, #37	; 0x25
 8007948:	bf18      	it	ne
 800794a:	2b00      	cmpne	r3, #0
 800794c:	d1f8      	bne.n	8007940 <_svfiprintf_r+0x5c>
 800794e:	ebb4 050a 	subs.w	r5, r4, sl
 8007952:	d010      	beq.n	8007976 <_svfiprintf_r+0x92>
 8007954:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007956:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007958:	3301      	adds	r3, #1
 800795a:	f8c6 a000 	str.w	sl, [r6]
 800795e:	2b07      	cmp	r3, #7
 8007960:	6075      	str	r5, [r6, #4]
 8007962:	442a      	add	r2, r5
 8007964:	9316      	str	r3, [sp, #88]	; 0x58
 8007966:	9217      	str	r2, [sp, #92]	; 0x5c
 8007968:	bfd8      	it	le
 800796a:	3608      	addle	r6, #8
 800796c:	f300 8436 	bgt.w	80081dc <_svfiprintf_r+0x8f8>
 8007970:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007972:	4428      	add	r0, r5
 8007974:	900a      	str	r0, [sp, #40]	; 0x28
 8007976:	7823      	ldrb	r3, [r4, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 83bc 	beq.w	80080f6 <_svfiprintf_r+0x812>
 800797e:	2300      	movs	r3, #0
 8007980:	f104 0a01 	add.w	sl, r4, #1
 8007984:	4619      	mov	r1, r3
 8007986:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800798a:	4608      	mov	r0, r1
 800798c:	9304      	str	r3, [sp, #16]
 800798e:	9302      	str	r3, [sp, #8]
 8007990:	7863      	ldrb	r3, [r4, #1]
 8007992:	f04f 34ff 	mov.w	r4, #4294967295
 8007996:	9403      	str	r4, [sp, #12]
 8007998:	f10a 0a01 	add.w	sl, sl, #1
 800799c:	f1a3 0220 	sub.w	r2, r3, #32
 80079a0:	2a58      	cmp	r2, #88	; 0x58
 80079a2:	f200 82b5 	bhi.w	8007f10 <_svfiprintf_r+0x62c>
 80079a6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80079aa:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 80079ae:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 80079b2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079b6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079ba:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079be:	02850059 	addeq	r0, r5, #89	; 0x59
 80079c2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 80079c6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 80079ca:	01f70205 	mvnseq	r0, r5, lsl #4
 80079ce:	01f701f7 	ldrsheq	r0, [r7, #23]!
 80079d2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 80079d6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 80079da:	01f701f7 	ldrsheq	r0, [r7, #23]!
 80079de:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079e2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079e6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079ea:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079ee:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079f2:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 80079f6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079fa:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 80079fe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a02:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a06:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007a0a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a12:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007a16:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a1a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007a1e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a22:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a26:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a2a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a2e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007a32:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007a36:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a3a:	01b001a9 	lsrseq	r0, r9, #3
 8007a3e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a42:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007a46:	01310185 	teqeq	r1, r5, lsl #3
 8007a4a:	017e0142 	cmneq	lr, r2, asr #2
 8007a4e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007a52:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007a56:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007a5a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007a5e:	1d23      	adds	r3, r4, #4
 8007a60:	6820      	ldr	r0, [r4, #0]
 8007a62:	2800      	cmp	r0, #0
 8007a64:	f280 8400 	bge.w	8008268 <_svfiprintf_r+0x984>
 8007a68:	4240      	negs	r0, r0
 8007a6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a6c:	9d02      	ldr	r5, [sp, #8]
 8007a6e:	f045 0504 	orr.w	r5, r5, #4
 8007a72:	9502      	str	r5, [sp, #8]
 8007a74:	f89a 3000 	ldrb.w	r3, [sl]
 8007a78:	e78e      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007a7a:	9d02      	ldr	r5, [sp, #8]
 8007a7c:	9004      	str	r0, [sp, #16]
 8007a7e:	06aa      	lsls	r2, r5, #26
 8007a80:	f140 81c8 	bpl.w	8007e14 <_svfiprintf_r+0x530>
 8007a84:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007a86:	2301      	movs	r3, #1
 8007a88:	1de2      	adds	r2, r4, #7
 8007a8a:	f022 0207 	bic.w	r2, r2, #7
 8007a8e:	f102 0508 	add.w	r5, r2, #8
 8007a92:	950b      	str	r5, [sp, #44]	; 0x2c
 8007a94:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007a98:	f04f 0c00 	mov.w	ip, #0
 8007a9c:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007aa0:	9a03      	ldr	r2, [sp, #12]
 8007aa2:	2a00      	cmp	r2, #0
 8007aa4:	bfa2      	ittt	ge
 8007aa6:	9802      	ldrge	r0, [sp, #8]
 8007aa8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007aac:	9002      	strge	r0, [sp, #8]
 8007aae:	ea54 0105 	orrs.w	r1, r4, r5
 8007ab2:	9803      	ldr	r0, [sp, #12]
 8007ab4:	bf0c      	ite	eq
 8007ab6:	2200      	moveq	r2, #0
 8007ab8:	2201      	movne	r2, #1
 8007aba:	2800      	cmp	r0, #0
 8007abc:	bf18      	it	ne
 8007abe:	f042 0201 	orrne.w	r2, r2, #1
 8007ac2:	2a00      	cmp	r2, #0
 8007ac4:	f000 8306 	beq.w	80080d4 <_svfiprintf_r+0x7f0>
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	f000 83ab 	beq.w	8008224 <_svfiprintf_r+0x940>
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007ad4:	d179      	bne.n	8007bca <_svfiprintf_r+0x2e6>
 8007ad6:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007ada:	f004 010f 	and.w	r1, r4, #15
 8007ade:	0923      	lsrs	r3, r4, #4
 8007ae0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007ae4:	0928      	lsrs	r0, r5, #4
 8007ae6:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007aea:	461c      	mov	r4, r3
 8007aec:	4605      	mov	r5, r0
 8007aee:	4691      	mov	r9, r2
 8007af0:	ea54 0005 	orrs.w	r0, r4, r5
 8007af4:	f102 32ff 	add.w	r2, r2, #4294967295
 8007af8:	f889 1000 	strb.w	r1, [r9]
 8007afc:	d1ed      	bne.n	8007ada <_svfiprintf_r+0x1f6>
 8007afe:	ebc9 0308 	rsb	r3, r9, r8
 8007b02:	9306      	str	r3, [sp, #24]
 8007b04:	9c06      	ldr	r4, [sp, #24]
 8007b06:	9d03      	ldr	r5, [sp, #12]
 8007b08:	42ac      	cmp	r4, r5
 8007b0a:	bfb8      	it	lt
 8007b0c:	462c      	movlt	r4, r5
 8007b0e:	f1bc 0f00 	cmp.w	ip, #0
 8007b12:	d000      	beq.n	8007b16 <_svfiprintf_r+0x232>
 8007b14:	3401      	adds	r4, #1
 8007b16:	9b02      	ldr	r3, [sp, #8]
 8007b18:	9d02      	ldr	r5, [sp, #8]
 8007b1a:	f013 0302 	ands.w	r3, r3, #2
 8007b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b20:	bf18      	it	ne
 8007b22:	3402      	addne	r4, #2
 8007b24:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007b28:	950c      	str	r5, [sp, #48]	; 0x30
 8007b2a:	f040 8201 	bne.w	8007f30 <_svfiprintf_r+0x64c>
 8007b2e:	9804      	ldr	r0, [sp, #16]
 8007b30:	1b05      	subs	r5, r0, r4
 8007b32:	2d00      	cmp	r5, #0
 8007b34:	f340 81fc 	ble.w	8007f30 <_svfiprintf_r+0x64c>
 8007b38:	2d10      	cmp	r5, #16
 8007b3a:	f24a 0398 	movw	r3, #41112	; 0xa098
 8007b3e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007b40:	f340 840d 	ble.w	800835e <_svfiprintf_r+0xa7a>
 8007b44:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007b48:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007b4c:	9410      	str	r4, [sp, #64]	; 0x40
 8007b4e:	f04f 0b10 	mov.w	fp, #16
 8007b52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007b54:	9307      	str	r3, [sp, #28]
 8007b56:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b5a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007b5c:	e002      	b.n	8007b64 <_svfiprintf_r+0x280>
 8007b5e:	3d10      	subs	r5, #16
 8007b60:	2d10      	cmp	r5, #16
 8007b62:	dd17      	ble.n	8007b94 <_svfiprintf_r+0x2b0>
 8007b64:	3201      	adds	r2, #1
 8007b66:	3110      	adds	r1, #16
 8007b68:	2a07      	cmp	r2, #7
 8007b6a:	e886 0810 	stmia.w	r6, {r4, fp}
 8007b6e:	9216      	str	r2, [sp, #88]	; 0x58
 8007b70:	f106 0608 	add.w	r6, r6, #8
 8007b74:	9117      	str	r1, [sp, #92]	; 0x5c
 8007b76:	ddf2      	ble.n	8007b5e <_svfiprintf_r+0x27a>
 8007b78:	9805      	ldr	r0, [sp, #20]
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	aa15      	add	r2, sp, #84	; 0x54
 8007b7e:	4646      	mov	r6, r8
 8007b80:	f7ff fe2e 	bl	80077e0 <__ssprint_r>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	f040 82bd 	bne.w	8008104 <_svfiprintf_r+0x820>
 8007b8a:	3d10      	subs	r5, #16
 8007b8c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007b8e:	2d10      	cmp	r5, #16
 8007b90:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007b92:	dce7      	bgt.n	8007b64 <_svfiprintf_r+0x280>
 8007b94:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007b98:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007b9a:	3201      	adds	r2, #1
 8007b9c:	9b07      	ldr	r3, [sp, #28]
 8007b9e:	2a07      	cmp	r2, #7
 8007ba0:	4429      	add	r1, r5
 8007ba2:	9216      	str	r2, [sp, #88]	; 0x58
 8007ba4:	e886 0028 	stmia.w	r6, {r3, r5}
 8007ba8:	bfd8      	it	le
 8007baa:	3608      	addle	r6, #8
 8007bac:	9117      	str	r1, [sp, #92]	; 0x5c
 8007bae:	f340 81c1 	ble.w	8007f34 <_svfiprintf_r+0x650>
 8007bb2:	9805      	ldr	r0, [sp, #20]
 8007bb4:	aa15      	add	r2, sp, #84	; 0x54
 8007bb6:	9908      	ldr	r1, [sp, #32]
 8007bb8:	f7ff fe12 	bl	80077e0 <__ssprint_r>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	f040 82a1 	bne.w	8008104 <_svfiprintf_r+0x820>
 8007bc2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007bc4:	4646      	mov	r6, r8
 8007bc6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007bc8:	e1b4      	b.n	8007f34 <_svfiprintf_r+0x650>
 8007bca:	08e3      	lsrs	r3, r4, #3
 8007bcc:	08e9      	lsrs	r1, r5, #3
 8007bce:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8007bd2:	4691      	mov	r9, r2
 8007bd4:	460d      	mov	r5, r1
 8007bd6:	f004 0207 	and.w	r2, r4, #7
 8007bda:	461c      	mov	r4, r3
 8007bdc:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8007be0:	ea54 0105 	orrs.w	r1, r4, r5
 8007be4:	f109 32ff 	add.w	r2, r9, #4294967295
 8007be8:	f889 3000 	strb.w	r3, [r9]
 8007bec:	d1ed      	bne.n	8007bca <_svfiprintf_r+0x2e6>
 8007bee:	9c02      	ldr	r4, [sp, #8]
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	07e0      	lsls	r0, r4, #31
 8007bf4:	f140 8347 	bpl.w	8008286 <_svfiprintf_r+0x9a2>
 8007bf8:	2b30      	cmp	r3, #48	; 0x30
 8007bfa:	d080      	beq.n	8007afe <_svfiprintf_r+0x21a>
 8007bfc:	2330      	movs	r3, #48	; 0x30
 8007bfe:	ebc2 0408 	rsb	r4, r2, r8
 8007c02:	4691      	mov	r9, r2
 8007c04:	9406      	str	r4, [sp, #24]
 8007c06:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007c0a:	e77b      	b.n	8007b04 <_svfiprintf_r+0x220>
 8007c0c:	9d02      	ldr	r5, [sp, #8]
 8007c0e:	9004      	str	r0, [sp, #16]
 8007c10:	f015 0320 	ands.w	r3, r5, #32
 8007c14:	f000 813c 	beq.w	8007e90 <_svfiprintf_r+0x5ac>
 8007c18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	1de2      	adds	r2, r4, #7
 8007c1e:	f022 0207 	bic.w	r2, r2, #7
 8007c22:	f102 0508 	add.w	r5, r2, #8
 8007c26:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c28:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007c2c:	e734      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c30:	9d02      	ldr	r5, [sp, #8]
 8007c32:	9004      	str	r0, [sp, #16]
 8007c34:	f045 0502 	orr.w	r5, r5, #2
 8007c38:	9502      	str	r5, [sp, #8]
 8007c3a:	1d1d      	adds	r5, r3, #4
 8007c3c:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c3e:	f24a 1544 	movw	r5, #41284	; 0xa144
 8007c42:	681c      	ldr	r4, [r3, #0]
 8007c44:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007c48:	2330      	movs	r3, #48	; 0x30
 8007c4a:	950e      	str	r5, [sp, #56]	; 0x38
 8007c4c:	2500      	movs	r5, #0
 8007c4e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007c52:	2378      	movs	r3, #120	; 0x78
 8007c54:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007c58:	2302      	movs	r3, #2
 8007c5a:	e71d      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007c5c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007c5e:	9004      	str	r0, [sp, #16]
 8007c60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007c62:	f8d4 9000 	ldr.w	r9, [r4]
 8007c66:	2400      	movs	r4, #0
 8007c68:	1d05      	adds	r5, r0, #4
 8007c6a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8007c6e:	f1b9 0f00 	cmp.w	r9, #0
 8007c72:	f000 8379 	beq.w	8008368 <_svfiprintf_r+0xa84>
 8007c76:	9803      	ldr	r0, [sp, #12]
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	4648      	mov	r0, r9
 8007c7c:	f2c0 834b 	blt.w	8008316 <_svfiprintf_r+0xa32>
 8007c80:	4621      	mov	r1, r4
 8007c82:	9a03      	ldr	r2, [sp, #12]
 8007c84:	f7fe fee6 	bl	8006a54 <memchr>
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	f000 837a 	beq.w	8008382 <_svfiprintf_r+0xa9e>
 8007c8e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c90:	ebc9 0000 	rsb	r0, r9, r0
 8007c94:	9d03      	ldr	r5, [sp, #12]
 8007c96:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007c9a:	42a8      	cmp	r0, r5
 8007c9c:	bfb8      	it	lt
 8007c9e:	4605      	movlt	r5, r0
 8007ca0:	9403      	str	r4, [sp, #12]
 8007ca2:	9506      	str	r5, [sp, #24]
 8007ca4:	e72e      	b.n	8007b04 <_svfiprintf_r+0x220>
 8007ca6:	9c02      	ldr	r4, [sp, #8]
 8007ca8:	f044 0420 	orr.w	r4, r4, #32
 8007cac:	9402      	str	r4, [sp, #8]
 8007cae:	f89a 3000 	ldrb.w	r3, [sl]
 8007cb2:	e671      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007cb4:	9c02      	ldr	r4, [sp, #8]
 8007cb6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007cba:	06a0      	lsls	r0, r4, #26
 8007cbc:	f100 831e 	bmi.w	80082fc <_svfiprintf_r+0xa18>
 8007cc0:	9c02      	ldr	r4, [sp, #8]
 8007cc2:	06e1      	lsls	r1, r4, #27
 8007cc4:	f140 8330 	bpl.w	8008328 <_svfiprintf_r+0xa44>
 8007cc8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007cca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ccc:	3504      	adds	r5, #4
 8007cce:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007cd2:	950b      	str	r5, [sp, #44]	; 0x2c
 8007cd4:	601c      	str	r4, [r3, #0]
 8007cd6:	e62a      	b.n	800792e <_svfiprintf_r+0x4a>
 8007cd8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cdc:	4652      	mov	r2, sl
 8007cde:	2b6c      	cmp	r3, #108	; 0x6c
 8007ce0:	bf05      	ittet	eq
 8007ce2:	f10a 0a01 	addeq.w	sl, sl, #1
 8007ce6:	9c02      	ldreq	r4, [sp, #8]
 8007ce8:	9d02      	ldrne	r5, [sp, #8]
 8007cea:	f044 0420 	orreq.w	r4, r4, #32
 8007cee:	bf0b      	itete	eq
 8007cf0:	7853      	ldrbeq	r3, [r2, #1]
 8007cf2:	f045 0510 	orrne.w	r5, r5, #16
 8007cf6:	9402      	streq	r4, [sp, #8]
 8007cf8:	9502      	strne	r5, [sp, #8]
 8007cfa:	e64d      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007cfc:	9d02      	ldr	r5, [sp, #8]
 8007cfe:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8007d02:	9502      	str	r5, [sp, #8]
 8007d04:	f89a 3000 	ldrb.w	r3, [sl]
 8007d08:	e646      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007d0a:	9d02      	ldr	r5, [sp, #8]
 8007d0c:	9004      	str	r0, [sp, #16]
 8007d0e:	06ab      	lsls	r3, r5, #26
 8007d10:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007d14:	d52f      	bpl.n	8007d76 <_svfiprintf_r+0x492>
 8007d16:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007d18:	1de3      	adds	r3, r4, #7
 8007d1a:	f023 0307 	bic.w	r3, r3, #7
 8007d1e:	f103 0508 	add.w	r5, r3, #8
 8007d22:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d28:	4614      	mov	r4, r2
 8007d2a:	461d      	mov	r5, r3
 8007d2c:	2a00      	cmp	r2, #0
 8007d2e:	f173 0000 	sbcs.w	r0, r3, #0
 8007d32:	f2c0 82c8 	blt.w	80082c6 <_svfiprintf_r+0x9e2>
 8007d36:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e6b0      	b.n	8007aa0 <_svfiprintf_r+0x1bc>
 8007d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d40:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8007d44:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007d46:	2401      	movs	r4, #1
 8007d48:	2200      	movs	r2, #0
 8007d4a:	9004      	str	r0, [sp, #16]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3504      	adds	r5, #4
 8007d50:	9406      	str	r4, [sp, #24]
 8007d52:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d54:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8007d58:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007d5c:	2500      	movs	r5, #0
 8007d5e:	9503      	str	r5, [sp, #12]
 8007d60:	e6d9      	b.n	8007b16 <_svfiprintf_r+0x232>
 8007d62:	9c02      	ldr	r4, [sp, #8]
 8007d64:	9004      	str	r0, [sp, #16]
 8007d66:	f044 0410 	orr.w	r4, r4, #16
 8007d6a:	9402      	str	r4, [sp, #8]
 8007d6c:	9d02      	ldr	r5, [sp, #8]
 8007d6e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007d72:	06ab      	lsls	r3, r5, #26
 8007d74:	d4cf      	bmi.n	8007d16 <_svfiprintf_r+0x432>
 8007d76:	9c02      	ldr	r4, [sp, #8]
 8007d78:	06e5      	lsls	r5, r4, #27
 8007d7a:	f100 8297 	bmi.w	80082ac <_svfiprintf_r+0x9c8>
 8007d7e:	9c02      	ldr	r4, [sp, #8]
 8007d80:	0664      	lsls	r4, r4, #25
 8007d82:	f140 8293 	bpl.w	80082ac <_svfiprintf_r+0x9c8>
 8007d86:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007d88:	3004      	adds	r0, #4
 8007d8a:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8007d8e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d90:	4622      	mov	r2, r4
 8007d92:	17e5      	asrs	r5, r4, #31
 8007d94:	462b      	mov	r3, r5
 8007d96:	e7c9      	b.n	8007d2c <_svfiprintf_r+0x448>
 8007d98:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007da2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8007da6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8007daa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007dae:	2a09      	cmp	r2, #9
 8007db0:	d9f5      	bls.n	8007d9e <_svfiprintf_r+0x4ba>
 8007db2:	e5f3      	b.n	800799c <_svfiprintf_r+0xb8>
 8007db4:	9c02      	ldr	r4, [sp, #8]
 8007db6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8007dba:	9402      	str	r4, [sp, #8]
 8007dbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007dc0:	e5ea      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8007dc6:	f10a 0501 	add.w	r5, sl, #1
 8007dca:	2b2a      	cmp	r3, #42	; 0x2a
 8007dcc:	f000 82e1 	beq.w	8008392 <_svfiprintf_r+0xaae>
 8007dd0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007dd4:	2a09      	cmp	r2, #9
 8007dd6:	bf82      	ittt	hi
 8007dd8:	2400      	movhi	r4, #0
 8007dda:	46aa      	movhi	sl, r5
 8007ddc:	9403      	strhi	r4, [sp, #12]
 8007dde:	f63f addd 	bhi.w	800799c <_svfiprintf_r+0xb8>
 8007de2:	2400      	movs	r4, #0
 8007de4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007de8:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007dec:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8007df0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007df4:	2a09      	cmp	r2, #9
 8007df6:	d9f5      	bls.n	8007de4 <_svfiprintf_r+0x500>
 8007df8:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8007dfc:	46aa      	mov	sl, r5
 8007dfe:	9403      	str	r4, [sp, #12]
 8007e00:	e5cc      	b.n	800799c <_svfiprintf_r+0xb8>
 8007e02:	9c02      	ldr	r4, [sp, #8]
 8007e04:	9004      	str	r0, [sp, #16]
 8007e06:	f044 0410 	orr.w	r4, r4, #16
 8007e0a:	9402      	str	r4, [sp, #8]
 8007e0c:	9d02      	ldr	r5, [sp, #8]
 8007e0e:	06aa      	lsls	r2, r5, #26
 8007e10:	f53f ae38 	bmi.w	8007a84 <_svfiprintf_r+0x1a0>
 8007e14:	9c02      	ldr	r4, [sp, #8]
 8007e16:	06e3      	lsls	r3, r4, #27
 8007e18:	f100 8267 	bmi.w	80082ea <_svfiprintf_r+0xa06>
 8007e1c:	9c02      	ldr	r4, [sp, #8]
 8007e1e:	0665      	lsls	r5, r4, #25
 8007e20:	f140 8263 	bpl.w	80082ea <_svfiprintf_r+0xa06>
 8007e24:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007e26:	2500      	movs	r5, #0
 8007e28:	2301      	movs	r3, #1
 8007e2a:	3004      	adds	r0, #4
 8007e2c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007e30:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e32:	e631      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007e34:	9d02      	ldr	r5, [sp, #8]
 8007e36:	f24a 1430 	movw	r4, #41264	; 0xa130
 8007e3a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007e3e:	940e      	str	r4, [sp, #56]	; 0x38
 8007e40:	06ac      	lsls	r4, r5, #26
 8007e42:	9004      	str	r0, [sp, #16]
 8007e44:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007e48:	d543      	bpl.n	8007ed2 <_svfiprintf_r+0x5ee>
 8007e4a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007e4c:	1de2      	adds	r2, r4, #7
 8007e4e:	f022 0207 	bic.w	r2, r2, #7
 8007e52:	f102 0508 	add.w	r5, r2, #8
 8007e56:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e58:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007e5c:	9802      	ldr	r0, [sp, #8]
 8007e5e:	07c2      	lsls	r2, r0, #31
 8007e60:	d554      	bpl.n	8007f0c <_svfiprintf_r+0x628>
 8007e62:	ea54 0105 	orrs.w	r1, r4, r5
 8007e66:	d051      	beq.n	8007f0c <_svfiprintf_r+0x628>
 8007e68:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007e6c:	f040 0002 	orr.w	r0, r0, #2
 8007e70:	2330      	movs	r3, #48	; 0x30
 8007e72:	9002      	str	r0, [sp, #8]
 8007e74:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007e78:	2302      	movs	r3, #2
 8007e7a:	e60d      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007e7c:	9c02      	ldr	r4, [sp, #8]
 8007e7e:	9004      	str	r0, [sp, #16]
 8007e80:	f044 0410 	orr.w	r4, r4, #16
 8007e84:	9402      	str	r4, [sp, #8]
 8007e86:	9d02      	ldr	r5, [sp, #8]
 8007e88:	f015 0320 	ands.w	r3, r5, #32
 8007e8c:	f47f aec4 	bne.w	8007c18 <_svfiprintf_r+0x334>
 8007e90:	9c02      	ldr	r4, [sp, #8]
 8007e92:	f014 0210 	ands.w	r2, r4, #16
 8007e96:	f040 8220 	bne.w	80082da <_svfiprintf_r+0x9f6>
 8007e9a:	9c02      	ldr	r4, [sp, #8]
 8007e9c:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8007ea0:	f000 821b 	beq.w	80082da <_svfiprintf_r+0x9f6>
 8007ea4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	2500      	movs	r5, #0
 8007eaa:	3004      	adds	r0, #4
 8007eac:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007eb0:	900b      	str	r0, [sp, #44]	; 0x2c
 8007eb2:	e5f1      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8007eb8:	212b      	movs	r1, #43	; 0x2b
 8007eba:	e56d      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007ebc:	9d02      	ldr	r5, [sp, #8]
 8007ebe:	f24a 1444 	movw	r4, #41284	; 0xa144
 8007ec2:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007ec6:	940e      	str	r4, [sp, #56]	; 0x38
 8007ec8:	06ac      	lsls	r4, r5, #26
 8007eca:	9004      	str	r0, [sp, #16]
 8007ecc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007ed0:	d4bb      	bmi.n	8007e4a <_svfiprintf_r+0x566>
 8007ed2:	9c02      	ldr	r4, [sp, #8]
 8007ed4:	06e0      	lsls	r0, r4, #27
 8007ed6:	f100 81e2 	bmi.w	800829e <_svfiprintf_r+0x9ba>
 8007eda:	9c02      	ldr	r4, [sp, #8]
 8007edc:	0661      	lsls	r1, r4, #25
 8007ede:	f140 81de 	bpl.w	800829e <_svfiprintf_r+0x9ba>
 8007ee2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007ee4:	2500      	movs	r5, #0
 8007ee6:	3004      	adds	r0, #4
 8007ee8:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007eec:	900b      	str	r0, [sp, #44]	; 0x2c
 8007eee:	e7b5      	b.n	8007e5c <_svfiprintf_r+0x578>
 8007ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef4:	2900      	cmp	r1, #0
 8007ef6:	f47f ad4f 	bne.w	8007998 <_svfiprintf_r+0xb4>
 8007efa:	2120      	movs	r1, #32
 8007efc:	e54c      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007efe:	9d02      	ldr	r5, [sp, #8]
 8007f00:	f045 0501 	orr.w	r5, r5, #1
 8007f04:	9502      	str	r5, [sp, #8]
 8007f06:	f89a 3000 	ldrb.w	r3, [sl]
 8007f0a:	e545      	b.n	8007998 <_svfiprintf_r+0xb4>
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e5c3      	b.n	8007a98 <_svfiprintf_r+0x1b4>
 8007f10:	9004      	str	r0, [sp, #16]
 8007f12:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 80ed 	beq.w	80080f6 <_svfiprintf_r+0x812>
 8007f1c:	2401      	movs	r4, #1
 8007f1e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007f22:	9406      	str	r4, [sp, #24]
 8007f24:	2300      	movs	r3, #0
 8007f26:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8007f2a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007f2e:	e715      	b.n	8007d5c <_svfiprintf_r+0x478>
 8007f30:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007f32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007f34:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8007f38:	b173      	cbz	r3, 8007f58 <_svfiprintf_r+0x674>
 8007f3a:	3201      	adds	r2, #1
 8007f3c:	3101      	adds	r1, #1
 8007f3e:	2a07      	cmp	r2, #7
 8007f40:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 8007f44:	f04f 0301 	mov.w	r3, #1
 8007f48:	9216      	str	r2, [sp, #88]	; 0x58
 8007f4a:	e886 0009 	stmia.w	r6, {r0, r3}
 8007f4e:	bfd8      	it	le
 8007f50:	3608      	addle	r6, #8
 8007f52:	9117      	str	r1, [sp, #92]	; 0x5c
 8007f54:	f300 8157 	bgt.w	8008206 <_svfiprintf_r+0x922>
 8007f58:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007f5a:	b16d      	cbz	r5, 8007f78 <_svfiprintf_r+0x694>
 8007f5c:	3201      	adds	r2, #1
 8007f5e:	3102      	adds	r1, #2
 8007f60:	2a07      	cmp	r2, #7
 8007f62:	a814      	add	r0, sp, #80	; 0x50
 8007f64:	f04f 0302 	mov.w	r3, #2
 8007f68:	9216      	str	r2, [sp, #88]	; 0x58
 8007f6a:	e886 0009 	stmia.w	r6, {r0, r3}
 8007f6e:	bfd8      	it	le
 8007f70:	3608      	addle	r6, #8
 8007f72:	9117      	str	r1, [sp, #92]	; 0x5c
 8007f74:	f300 813c 	bgt.w	80081f0 <_svfiprintf_r+0x90c>
 8007f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f7a:	2b80      	cmp	r3, #128	; 0x80
 8007f7c:	f000 80cd 	beq.w	800811a <_svfiprintf_r+0x836>
 8007f80:	9803      	ldr	r0, [sp, #12]
 8007f82:	9b06      	ldr	r3, [sp, #24]
 8007f84:	1ac5      	subs	r5, r0, r3
 8007f86:	2d00      	cmp	r5, #0
 8007f88:	dd44      	ble.n	8008014 <_svfiprintf_r+0x730>
 8007f8a:	4ba5      	ldr	r3, [pc, #660]	; (8008220 <_svfiprintf_r+0x93c>)
 8007f8c:	2d10      	cmp	r5, #16
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	dd2b      	ble.n	8007fea <_svfiprintf_r+0x706>
 8007f92:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f96:	f04f 0b10 	mov.w	fp, #16
 8007f9a:	9409      	str	r4, [sp, #36]	; 0x24
 8007f9c:	46a9      	mov	r9, r5
 8007f9e:	9c05      	ldr	r4, [sp, #20]
 8007fa0:	9d08      	ldr	r5, [sp, #32]
 8007fa2:	e004      	b.n	8007fae <_svfiprintf_r+0x6ca>
 8007fa4:	f1a9 0910 	sub.w	r9, r9, #16
 8007fa8:	f1b9 0f10 	cmp.w	r9, #16
 8007fac:	dd19      	ble.n	8007fe2 <_svfiprintf_r+0x6fe>
 8007fae:	3201      	adds	r2, #1
 8007fb0:	3110      	adds	r1, #16
 8007fb2:	2a07      	cmp	r2, #7
 8007fb4:	e886 0880 	stmia.w	r6, {r7, fp}
 8007fb8:	9216      	str	r2, [sp, #88]	; 0x58
 8007fba:	f106 0608 	add.w	r6, r6, #8
 8007fbe:	9117      	str	r1, [sp, #92]	; 0x5c
 8007fc0:	ddf0      	ble.n	8007fa4 <_svfiprintf_r+0x6c0>
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	4629      	mov	r1, r5
 8007fc6:	aa15      	add	r2, sp, #84	; 0x54
 8007fc8:	4646      	mov	r6, r8
 8007fca:	f7ff fc09 	bl	80077e0 <__ssprint_r>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	f040 8098 	bne.w	8008104 <_svfiprintf_r+0x820>
 8007fd4:	f1a9 0910 	sub.w	r9, r9, #16
 8007fd8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007fda:	f1b9 0f10 	cmp.w	r9, #16
 8007fde:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007fe0:	dce5      	bgt.n	8007fae <_svfiprintf_r+0x6ca>
 8007fe2:	464d      	mov	r5, r9
 8007fe4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007fe6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007fea:	3201      	adds	r2, #1
 8007fec:	9b07      	ldr	r3, [sp, #28]
 8007fee:	2a07      	cmp	r2, #7
 8007ff0:	4429      	add	r1, r5
 8007ff2:	9216      	str	r2, [sp, #88]	; 0x58
 8007ff4:	e886 0028 	stmia.w	r6, {r3, r5}
 8007ff8:	bfd8      	it	le
 8007ffa:	3608      	addle	r6, #8
 8007ffc:	9117      	str	r1, [sp, #92]	; 0x5c
 8007ffe:	dd09      	ble.n	8008014 <_svfiprintf_r+0x730>
 8008000:	9805      	ldr	r0, [sp, #20]
 8008002:	aa15      	add	r2, sp, #84	; 0x54
 8008004:	9908      	ldr	r1, [sp, #32]
 8008006:	f7ff fbeb 	bl	80077e0 <__ssprint_r>
 800800a:	2800      	cmp	r0, #0
 800800c:	d17a      	bne.n	8008104 <_svfiprintf_r+0x820>
 800800e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008010:	4646      	mov	r6, r8
 8008012:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008014:	3201      	adds	r2, #1
 8008016:	9d06      	ldr	r5, [sp, #24]
 8008018:	2a07      	cmp	r2, #7
 800801a:	9216      	str	r2, [sp, #88]	; 0x58
 800801c:	4429      	add	r1, r5
 800801e:	f8c6 9000 	str.w	r9, [r6]
 8008022:	9117      	str	r1, [sp, #92]	; 0x5c
 8008024:	bfd8      	it	le
 8008026:	f106 0308 	addle.w	r3, r6, #8
 800802a:	6075      	str	r5, [r6, #4]
 800802c:	f300 80c0 	bgt.w	80081b0 <_svfiprintf_r+0x8cc>
 8008030:	9d02      	ldr	r5, [sp, #8]
 8008032:	076a      	lsls	r2, r5, #29
 8008034:	d538      	bpl.n	80080a8 <_svfiprintf_r+0x7c4>
 8008036:	9804      	ldr	r0, [sp, #16]
 8008038:	1b05      	subs	r5, r0, r4
 800803a:	2d00      	cmp	r5, #0
 800803c:	dd34      	ble.n	80080a8 <_svfiprintf_r+0x7c4>
 800803e:	2d10      	cmp	r5, #16
 8008040:	f24a 0098 	movw	r0, #41112	; 0xa098
 8008044:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008048:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800804a:	9007      	str	r0, [sp, #28]
 800804c:	dd22      	ble.n	8008094 <_svfiprintf_r+0x7b0>
 800804e:	9402      	str	r4, [sp, #8]
 8008050:	2610      	movs	r6, #16
 8008052:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008056:	f8dd b020 	ldr.w	fp, [sp, #32]
 800805a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800805c:	e002      	b.n	8008064 <_svfiprintf_r+0x780>
 800805e:	3d10      	subs	r5, #16
 8008060:	2d10      	cmp	r5, #16
 8008062:	dd16      	ble.n	8008092 <_svfiprintf_r+0x7ae>
 8008064:	3201      	adds	r2, #1
 8008066:	3110      	adds	r1, #16
 8008068:	2a07      	cmp	r2, #7
 800806a:	e883 0050 	stmia.w	r3, {r4, r6}
 800806e:	9216      	str	r2, [sp, #88]	; 0x58
 8008070:	f103 0308 	add.w	r3, r3, #8
 8008074:	9117      	str	r1, [sp, #92]	; 0x5c
 8008076:	ddf2      	ble.n	800805e <_svfiprintf_r+0x77a>
 8008078:	4648      	mov	r0, r9
 800807a:	4659      	mov	r1, fp
 800807c:	aa15      	add	r2, sp, #84	; 0x54
 800807e:	f7ff fbaf 	bl	80077e0 <__ssprint_r>
 8008082:	4643      	mov	r3, r8
 8008084:	2800      	cmp	r0, #0
 8008086:	d13d      	bne.n	8008104 <_svfiprintf_r+0x820>
 8008088:	3d10      	subs	r5, #16
 800808a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800808c:	2d10      	cmp	r5, #16
 800808e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008090:	dce8      	bgt.n	8008064 <_svfiprintf_r+0x780>
 8008092:	9c02      	ldr	r4, [sp, #8]
 8008094:	3201      	adds	r2, #1
 8008096:	9807      	ldr	r0, [sp, #28]
 8008098:	2a07      	cmp	r2, #7
 800809a:	4429      	add	r1, r5
 800809c:	9216      	str	r2, [sp, #88]	; 0x58
 800809e:	9117      	str	r1, [sp, #92]	; 0x5c
 80080a0:	e883 0021 	stmia.w	r3, {r0, r5}
 80080a4:	f300 80e5 	bgt.w	8008272 <_svfiprintf_r+0x98e>
 80080a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80080aa:	9804      	ldr	r0, [sp, #16]
 80080ac:	4284      	cmp	r4, r0
 80080ae:	bfac      	ite	ge
 80080b0:	192d      	addge	r5, r5, r4
 80080b2:	182d      	addlt	r5, r5, r0
 80080b4:	950a      	str	r5, [sp, #40]	; 0x28
 80080b6:	2900      	cmp	r1, #0
 80080b8:	f040 8084 	bne.w	80081c4 <_svfiprintf_r+0x8e0>
 80080bc:	2300      	movs	r3, #0
 80080be:	9316      	str	r3, [sp, #88]	; 0x58
 80080c0:	f89a 3000 	ldrb.w	r3, [sl]
 80080c4:	4646      	mov	r6, r8
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	bf18      	it	ne
 80080ca:	2b25      	cmpne	r3, #37	; 0x25
 80080cc:	f47f ac36 	bne.w	800793c <_svfiprintf_r+0x58>
 80080d0:	4654      	mov	r4, sl
 80080d2:	e450      	b.n	8007976 <_svfiprintf_r+0x92>
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d17e      	bne.n	80081d6 <_svfiprintf_r+0x8f2>
 80080d8:	9c02      	ldr	r4, [sp, #8]
 80080da:	07e1      	lsls	r1, r4, #31
 80080dc:	bf5c      	itt	pl
 80080de:	9306      	strpl	r3, [sp, #24]
 80080e0:	46c1      	movpl	r9, r8
 80080e2:	f57f ad0f 	bpl.w	8007b04 <_svfiprintf_r+0x220>
 80080e6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80080e8:	2330      	movs	r3, #48	; 0x30
 80080ea:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80080ee:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 80080f2:	9506      	str	r5, [sp, #24]
 80080f4:	e506      	b.n	8007b04 <_svfiprintf_r+0x220>
 80080f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080f8:	b123      	cbz	r3, 8008104 <_svfiprintf_r+0x820>
 80080fa:	9805      	ldr	r0, [sp, #20]
 80080fc:	aa15      	add	r2, sp, #84	; 0x54
 80080fe:	9908      	ldr	r1, [sp, #32]
 8008100:	f7ff fb6e 	bl	80077e0 <__ssprint_r>
 8008104:	9c08      	ldr	r4, [sp, #32]
 8008106:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800810e:	bf18      	it	ne
 8008110:	f04f 30ff 	movne.w	r0, #4294967295
 8008114:	b033      	add	sp, #204	; 0xcc
 8008116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811a:	9804      	ldr	r0, [sp, #16]
 800811c:	1b05      	subs	r5, r0, r4
 800811e:	2d00      	cmp	r5, #0
 8008120:	f77f af2e 	ble.w	8007f80 <_svfiprintf_r+0x69c>
 8008124:	4b3e      	ldr	r3, [pc, #248]	; (8008220 <_svfiprintf_r+0x93c>)
 8008126:	2d10      	cmp	r5, #16
 8008128:	9307      	str	r3, [sp, #28]
 800812a:	dd2a      	ble.n	8008182 <_svfiprintf_r+0x89e>
 800812c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008130:	f04f 0b10 	mov.w	fp, #16
 8008134:	940c      	str	r4, [sp, #48]	; 0x30
 8008136:	46a9      	mov	r9, r5
 8008138:	9c05      	ldr	r4, [sp, #20]
 800813a:	9d08      	ldr	r5, [sp, #32]
 800813c:	e004      	b.n	8008148 <_svfiprintf_r+0x864>
 800813e:	f1a9 0910 	sub.w	r9, r9, #16
 8008142:	f1b9 0f10 	cmp.w	r9, #16
 8008146:	dd18      	ble.n	800817a <_svfiprintf_r+0x896>
 8008148:	3201      	adds	r2, #1
 800814a:	3110      	adds	r1, #16
 800814c:	2a07      	cmp	r2, #7
 800814e:	e886 0880 	stmia.w	r6, {r7, fp}
 8008152:	9216      	str	r2, [sp, #88]	; 0x58
 8008154:	f106 0608 	add.w	r6, r6, #8
 8008158:	9117      	str	r1, [sp, #92]	; 0x5c
 800815a:	ddf0      	ble.n	800813e <_svfiprintf_r+0x85a>
 800815c:	4620      	mov	r0, r4
 800815e:	4629      	mov	r1, r5
 8008160:	aa15      	add	r2, sp, #84	; 0x54
 8008162:	4646      	mov	r6, r8
 8008164:	f7ff fb3c 	bl	80077e0 <__ssprint_r>
 8008168:	2800      	cmp	r0, #0
 800816a:	d1cb      	bne.n	8008104 <_svfiprintf_r+0x820>
 800816c:	f1a9 0910 	sub.w	r9, r9, #16
 8008170:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008172:	f1b9 0f10 	cmp.w	r9, #16
 8008176:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008178:	dce6      	bgt.n	8008148 <_svfiprintf_r+0x864>
 800817a:	464d      	mov	r5, r9
 800817c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800817e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008182:	3201      	adds	r2, #1
 8008184:	9b07      	ldr	r3, [sp, #28]
 8008186:	2a07      	cmp	r2, #7
 8008188:	4429      	add	r1, r5
 800818a:	9216      	str	r2, [sp, #88]	; 0x58
 800818c:	e886 0028 	stmia.w	r6, {r3, r5}
 8008190:	bfd8      	it	le
 8008192:	3608      	addle	r6, #8
 8008194:	9117      	str	r1, [sp, #92]	; 0x5c
 8008196:	f77f aef3 	ble.w	8007f80 <_svfiprintf_r+0x69c>
 800819a:	9805      	ldr	r0, [sp, #20]
 800819c:	aa15      	add	r2, sp, #84	; 0x54
 800819e:	9908      	ldr	r1, [sp, #32]
 80081a0:	f7ff fb1e 	bl	80077e0 <__ssprint_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d1ad      	bne.n	8008104 <_svfiprintf_r+0x820>
 80081a8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081aa:	4646      	mov	r6, r8
 80081ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081ae:	e6e7      	b.n	8007f80 <_svfiprintf_r+0x69c>
 80081b0:	9805      	ldr	r0, [sp, #20]
 80081b2:	aa15      	add	r2, sp, #84	; 0x54
 80081b4:	9908      	ldr	r1, [sp, #32]
 80081b6:	f7ff fb13 	bl	80077e0 <__ssprint_r>
 80081ba:	2800      	cmp	r0, #0
 80081bc:	d1a2      	bne.n	8008104 <_svfiprintf_r+0x820>
 80081be:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081c0:	4643      	mov	r3, r8
 80081c2:	e735      	b.n	8008030 <_svfiprintf_r+0x74c>
 80081c4:	9805      	ldr	r0, [sp, #20]
 80081c6:	aa15      	add	r2, sp, #84	; 0x54
 80081c8:	9908      	ldr	r1, [sp, #32]
 80081ca:	f7ff fb09 	bl	80077e0 <__ssprint_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f af74 	beq.w	80080bc <_svfiprintf_r+0x7d8>
 80081d4:	e796      	b.n	8008104 <_svfiprintf_r+0x820>
 80081d6:	9206      	str	r2, [sp, #24]
 80081d8:	46c1      	mov	r9, r8
 80081da:	e493      	b.n	8007b04 <_svfiprintf_r+0x220>
 80081dc:	9805      	ldr	r0, [sp, #20]
 80081de:	aa15      	add	r2, sp, #84	; 0x54
 80081e0:	9908      	ldr	r1, [sp, #32]
 80081e2:	f7ff fafd 	bl	80077e0 <__ssprint_r>
 80081e6:	2800      	cmp	r0, #0
 80081e8:	d18c      	bne.n	8008104 <_svfiprintf_r+0x820>
 80081ea:	4646      	mov	r6, r8
 80081ec:	f7ff bbc0 	b.w	8007970 <_svfiprintf_r+0x8c>
 80081f0:	9805      	ldr	r0, [sp, #20]
 80081f2:	aa15      	add	r2, sp, #84	; 0x54
 80081f4:	9908      	ldr	r1, [sp, #32]
 80081f6:	f7ff faf3 	bl	80077e0 <__ssprint_r>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d182      	bne.n	8008104 <_svfiprintf_r+0x820>
 80081fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008200:	4646      	mov	r6, r8
 8008202:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008204:	e6b8      	b.n	8007f78 <_svfiprintf_r+0x694>
 8008206:	9805      	ldr	r0, [sp, #20]
 8008208:	aa15      	add	r2, sp, #84	; 0x54
 800820a:	9908      	ldr	r1, [sp, #32]
 800820c:	f7ff fae8 	bl	80077e0 <__ssprint_r>
 8008210:	2800      	cmp	r0, #0
 8008212:	f47f af77 	bne.w	8008104 <_svfiprintf_r+0x820>
 8008216:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008218:	4646      	mov	r6, r8
 800821a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800821c:	e69c      	b.n	8007f58 <_svfiprintf_r+0x674>
 800821e:	bf00      	nop
 8008220:	0800a0a8 	stmdaeq	r0, {r3, r5, r7, sp, pc}
 8008224:	2d00      	cmp	r5, #0
 8008226:	bf08      	it	eq
 8008228:	2c0a      	cmpeq	r4, #10
 800822a:	d330      	bcc.n	800828e <_svfiprintf_r+0x9aa>
 800822c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008230:	46e1      	mov	r9, ip
 8008232:	9606      	str	r6, [sp, #24]
 8008234:	4620      	mov	r0, r4
 8008236:	4629      	mov	r1, r5
 8008238:	220a      	movs	r2, #10
 800823a:	2300      	movs	r3, #0
 800823c:	f001 fb10 	bl	8009860 <__aeabi_uldivmod>
 8008240:	465e      	mov	r6, fp
 8008242:	4620      	mov	r0, r4
 8008244:	4629      	mov	r1, r5
 8008246:	2300      	movs	r3, #0
 8008248:	f10b 3bff 	add.w	fp, fp, #4294967295
 800824c:	3230      	adds	r2, #48	; 0x30
 800824e:	7032      	strb	r2, [r6, #0]
 8008250:	220a      	movs	r2, #10
 8008252:	f001 fb05 	bl	8009860 <__aeabi_uldivmod>
 8008256:	4604      	mov	r4, r0
 8008258:	460d      	mov	r5, r1
 800825a:	ea54 0005 	orrs.w	r0, r4, r5
 800825e:	d1e9      	bne.n	8008234 <_svfiprintf_r+0x950>
 8008260:	46cc      	mov	ip, r9
 8008262:	46b1      	mov	r9, r6
 8008264:	9e06      	ldr	r6, [sp, #24]
 8008266:	e44a      	b.n	8007afe <_svfiprintf_r+0x21a>
 8008268:	930b      	str	r3, [sp, #44]	; 0x2c
 800826a:	f89a 3000 	ldrb.w	r3, [sl]
 800826e:	f7ff bb93 	b.w	8007998 <_svfiprintf_r+0xb4>
 8008272:	9805      	ldr	r0, [sp, #20]
 8008274:	aa15      	add	r2, sp, #84	; 0x54
 8008276:	9908      	ldr	r1, [sp, #32]
 8008278:	f7ff fab2 	bl	80077e0 <__ssprint_r>
 800827c:	2800      	cmp	r0, #0
 800827e:	f47f af41 	bne.w	8008104 <_svfiprintf_r+0x820>
 8008282:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008284:	e710      	b.n	80080a8 <_svfiprintf_r+0x7c4>
 8008286:	ebc9 0508 	rsb	r5, r9, r8
 800828a:	9506      	str	r5, [sp, #24]
 800828c:	e43a      	b.n	8007b04 <_svfiprintf_r+0x220>
 800828e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008290:	3430      	adds	r4, #48	; 0x30
 8008292:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 8008296:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 800829a:	9506      	str	r5, [sp, #24]
 800829c:	e432      	b.n	8007b04 <_svfiprintf_r+0x220>
 800829e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082a0:	3504      	adds	r5, #4
 80082a2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80082a6:	950b      	str	r5, [sp, #44]	; 0x2c
 80082a8:	2500      	movs	r5, #0
 80082aa:	e5d7      	b.n	8007e5c <_svfiprintf_r+0x578>
 80082ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082ae:	3504      	adds	r5, #4
 80082b0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80082b4:	950b      	str	r5, [sp, #44]	; 0x2c
 80082b6:	4622      	mov	r2, r4
 80082b8:	17e5      	asrs	r5, r4, #31
 80082ba:	462b      	mov	r3, r5
 80082bc:	2a00      	cmp	r2, #0
 80082be:	f173 0000 	sbcs.w	r0, r3, #0
 80082c2:	f6bf ad38 	bge.w	8007d36 <_svfiprintf_r+0x452>
 80082c6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80082ca:	4264      	negs	r4, r4
 80082cc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80082d0:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80082d4:	2301      	movs	r3, #1
 80082d6:	f7ff bbe3 	b.w	8007aa0 <_svfiprintf_r+0x1bc>
 80082da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082dc:	3504      	adds	r5, #4
 80082de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80082e2:	950b      	str	r5, [sp, #44]	; 0x2c
 80082e4:	2500      	movs	r5, #0
 80082e6:	f7ff bbd7 	b.w	8007a98 <_svfiprintf_r+0x1b4>
 80082ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082ec:	2301      	movs	r3, #1
 80082ee:	3504      	adds	r5, #4
 80082f0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80082f4:	950b      	str	r5, [sp, #44]	; 0x2c
 80082f6:	2500      	movs	r5, #0
 80082f8:	f7ff bbce 	b.w	8007a98 <_svfiprintf_r+0x1b4>
 80082fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008300:	6829      	ldr	r1, [r5, #0]
 8008302:	4622      	mov	r2, r4
 8008304:	17e5      	asrs	r5, r4, #31
 8008306:	462b      	mov	r3, r5
 8008308:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800830a:	e9c1 2300 	strd	r2, r3, [r1]
 800830e:	3504      	adds	r5, #4
 8008310:	950b      	str	r5, [sp, #44]	; 0x2c
 8008312:	f7ff bb0c 	b.w	800792e <_svfiprintf_r+0x4a>
 8008316:	950b      	str	r5, [sp, #44]	; 0x2c
 8008318:	9403      	str	r4, [sp, #12]
 800831a:	f7ff fa31 	bl	8007780 <strlen>
 800831e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008322:	9006      	str	r0, [sp, #24]
 8008324:	f7ff bbee 	b.w	8007b04 <_svfiprintf_r+0x220>
 8008328:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800832a:	9d02      	ldr	r5, [sp, #8]
 800832c:	3404      	adds	r4, #4
 800832e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008332:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008336:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008338:	940b      	str	r4, [sp, #44]	; 0x2c
 800833a:	bf14      	ite	ne
 800833c:	801d      	strhne	r5, [r3, #0]
 800833e:	601d      	streq	r5, [r3, #0]
 8008340:	f7ff baf5 	b.w	800792e <_svfiprintf_r+0x4a>
 8008344:	2140      	movs	r1, #64	; 0x40
 8008346:	f7fe f8cd 	bl	80064e4 <_malloc_r>
 800834a:	9c08      	ldr	r4, [sp, #32]
 800834c:	6020      	str	r0, [r4, #0]
 800834e:	6120      	str	r0, [r4, #16]
 8008350:	2800      	cmp	r0, #0
 8008352:	d02f      	beq.n	80083b4 <_svfiprintf_r+0xad0>
 8008354:	9c08      	ldr	r4, [sp, #32]
 8008356:	2340      	movs	r3, #64	; 0x40
 8008358:	6163      	str	r3, [r4, #20]
 800835a:	f7ff bad1 	b.w	8007900 <_svfiprintf_r+0x1c>
 800835e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008362:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008364:	9307      	str	r3, [sp, #28]
 8008366:	e418      	b.n	8007b9a <_svfiprintf_r+0x2b6>
 8008368:	9c03      	ldr	r4, [sp, #12]
 800836a:	f24a 1958 	movw	r9, #41304	; 0xa158
 800836e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008370:	f6c0 0900 	movt	r9, #2048	; 0x800
 8008374:	2c06      	cmp	r4, #6
 8008376:	bf28      	it	cs
 8008378:	2406      	movcs	r4, #6
 800837a:	9406      	str	r4, [sp, #24]
 800837c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008380:	e4ec      	b.n	8007d5c <_svfiprintf_r+0x478>
 8008382:	9c03      	ldr	r4, [sp, #12]
 8008384:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008388:	950b      	str	r5, [sp, #44]	; 0x2c
 800838a:	9406      	str	r4, [sp, #24]
 800838c:	9003      	str	r0, [sp, #12]
 800838e:	f7ff bbb9 	b.w	8007b04 <_svfiprintf_r+0x220>
 8008392:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008394:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008398:	46aa      	mov	sl, r5
 800839a:	6824      	ldr	r4, [r4, #0]
 800839c:	9403      	str	r4, [sp, #12]
 800839e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80083a0:	1d22      	adds	r2, r4, #4
 80083a2:	9c03      	ldr	r4, [sp, #12]
 80083a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80083a6:	2c00      	cmp	r4, #0
 80083a8:	bfbc      	itt	lt
 80083aa:	f04f 35ff 	movlt.w	r5, #4294967295
 80083ae:	9503      	strlt	r5, [sp, #12]
 80083b0:	f7ff baf2 	b.w	8007998 <_svfiprintf_r+0xb4>
 80083b4:	9d05      	ldr	r5, [sp, #20]
 80083b6:	230c      	movs	r3, #12
 80083b8:	f04f 30ff 	mov.w	r0, #4294967295
 80083bc:	602b      	str	r3, [r5, #0]
 80083be:	e6a9      	b.n	8008114 <_svfiprintf_r+0x830>

080083c0 <_calloc_r>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	fb02 f101 	mul.w	r1, r2, r1
 80083c6:	f7fe f88d 	bl	80064e4 <_malloc_r>
 80083ca:	4604      	mov	r4, r0
 80083cc:	b170      	cbz	r0, 80083ec <_calloc_r+0x2c>
 80083ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80083d2:	f022 0203 	bic.w	r2, r2, #3
 80083d6:	3a04      	subs	r2, #4
 80083d8:	2a24      	cmp	r2, #36	; 0x24
 80083da:	d81d      	bhi.n	8008418 <_calloc_r+0x58>
 80083dc:	2a13      	cmp	r2, #19
 80083de:	bf98      	it	ls
 80083e0:	4603      	movls	r3, r0
 80083e2:	d805      	bhi.n	80083f0 <_calloc_r+0x30>
 80083e4:	2200      	movs	r2, #0
 80083e6:	601a      	str	r2, [r3, #0]
 80083e8:	605a      	str	r2, [r3, #4]
 80083ea:	609a      	str	r2, [r3, #8]
 80083ec:	4620      	mov	r0, r4
 80083ee:	bd10      	pop	{r4, pc}
 80083f0:	2a1b      	cmp	r2, #27
 80083f2:	f04f 0100 	mov.w	r1, #0
 80083f6:	bf98      	it	ls
 80083f8:	f100 0308 	addls.w	r3, r0, #8
 80083fc:	6001      	str	r1, [r0, #0]
 80083fe:	6041      	str	r1, [r0, #4]
 8008400:	d9f0      	bls.n	80083e4 <_calloc_r+0x24>
 8008402:	2a24      	cmp	r2, #36	; 0x24
 8008404:	6081      	str	r1, [r0, #8]
 8008406:	60c1      	str	r1, [r0, #12]
 8008408:	bf11      	iteee	ne
 800840a:	f100 0310 	addne.w	r3, r0, #16
 800840e:	6101      	streq	r1, [r0, #16]
 8008410:	f100 0318 	addeq.w	r3, r0, #24
 8008414:	6141      	streq	r1, [r0, #20]
 8008416:	e7e5      	b.n	80083e4 <_calloc_r+0x24>
 8008418:	2100      	movs	r1, #0
 800841a:	f000 f989 	bl	8008730 <memset>
 800841e:	4620      	mov	r0, r4
 8008420:	bd10      	pop	{r4, pc}
 8008422:	bf00      	nop

08008424 <_malloc_trim_r>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	f240 1474 	movw	r4, #372	; 0x174
 800842a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800842e:	460f      	mov	r7, r1
 8008430:	4605      	mov	r5, r0
 8008432:	f7fe fbab 	bl	8006b8c <__malloc_lock>
 8008436:	68a3      	ldr	r3, [r4, #8]
 8008438:	685e      	ldr	r6, [r3, #4]
 800843a:	f026 0603 	bic.w	r6, r6, #3
 800843e:	1bf7      	subs	r7, r6, r7
 8008440:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8008444:	0b3f      	lsrs	r7, r7, #12
 8008446:	3f01      	subs	r7, #1
 8008448:	033f      	lsls	r7, r7, #12
 800844a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800844e:	db07      	blt.n	8008460 <_malloc_trim_r+0x3c>
 8008450:	4628      	mov	r0, r5
 8008452:	2100      	movs	r1, #0
 8008454:	f7ff f862 	bl	800751c <_sbrk_r>
 8008458:	68a3      	ldr	r3, [r4, #8]
 800845a:	4433      	add	r3, r6
 800845c:	4298      	cmp	r0, r3
 800845e:	d004      	beq.n	800846a <_malloc_trim_r+0x46>
 8008460:	4628      	mov	r0, r5
 8008462:	f7fe fb95 	bl	8006b90 <__malloc_unlock>
 8008466:	2000      	movs	r0, #0
 8008468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800846a:	4628      	mov	r0, r5
 800846c:	4279      	negs	r1, r7
 800846e:	f7ff f855 	bl	800751c <_sbrk_r>
 8008472:	3001      	adds	r0, #1
 8008474:	d010      	beq.n	8008498 <_malloc_trim_r+0x74>
 8008476:	f240 53a4 	movw	r3, #1444	; 0x5a4
 800847a:	68a1      	ldr	r1, [r4, #8]
 800847c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008480:	1bf6      	subs	r6, r6, r7
 8008482:	4628      	mov	r0, r5
 8008484:	f046 0601 	orr.w	r6, r6, #1
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	604e      	str	r6, [r1, #4]
 800848c:	1bd7      	subs	r7, r2, r7
 800848e:	601f      	str	r7, [r3, #0]
 8008490:	f7fe fb7e 	bl	8006b90 <__malloc_unlock>
 8008494:	2001      	movs	r0, #1
 8008496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008498:	4628      	mov	r0, r5
 800849a:	2100      	movs	r1, #0
 800849c:	f7ff f83e 	bl	800751c <_sbrk_r>
 80084a0:	68a3      	ldr	r3, [r4, #8]
 80084a2:	1ac2      	subs	r2, r0, r3
 80084a4:	2a0f      	cmp	r2, #15
 80084a6:	dddb      	ble.n	8008460 <_malloc_trim_r+0x3c>
 80084a8:	f240 547c 	movw	r4, #1404	; 0x57c
 80084ac:	f240 51a4 	movw	r1, #1444	; 0x5a4
 80084b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80084b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80084b8:	f042 0201 	orr.w	r2, r2, #1
 80084bc:	605a      	str	r2, [r3, #4]
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	1ac0      	subs	r0, r0, r3
 80084c2:	6008      	str	r0, [r1, #0]
 80084c4:	e7cc      	b.n	8008460 <_malloc_trim_r+0x3c>
 80084c6:	bf00      	nop

080084c8 <_free_r>:
 80084c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084cc:	460e      	mov	r6, r1
 80084ce:	4680      	mov	r8, r0
 80084d0:	2900      	cmp	r1, #0
 80084d2:	d05e      	beq.n	8008592 <_free_r+0xca>
 80084d4:	f7fe fb5a 	bl	8006b8c <__malloc_lock>
 80084d8:	f240 1574 	movw	r5, #372	; 0x174
 80084dc:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80084e0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80084e4:	f1a6 0408 	sub.w	r4, r6, #8
 80084e8:	f021 0301 	bic.w	r3, r1, #1
 80084ec:	68af      	ldr	r7, [r5, #8]
 80084ee:	18e2      	adds	r2, r4, r3
 80084f0:	4297      	cmp	r7, r2
 80084f2:	6850      	ldr	r0, [r2, #4]
 80084f4:	f020 0003 	bic.w	r0, r0, #3
 80084f8:	d061      	beq.n	80085be <_free_r+0xf6>
 80084fa:	f011 0101 	ands.w	r1, r1, #1
 80084fe:	6050      	str	r0, [r2, #4]
 8008500:	bf18      	it	ne
 8008502:	2100      	movne	r1, #0
 8008504:	d10f      	bne.n	8008526 <_free_r+0x5e>
 8008506:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800850a:	f105 0c08 	add.w	ip, r5, #8
 800850e:	1ba4      	subs	r4, r4, r6
 8008510:	4433      	add	r3, r6
 8008512:	68a6      	ldr	r6, [r4, #8]
 8008514:	4566      	cmp	r6, ip
 8008516:	bf0f      	iteee	eq
 8008518:	2101      	moveq	r1, #1
 800851a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 800851e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 8008522:	f8cc 6008 	strne.w	r6, [ip, #8]
 8008526:	1816      	adds	r6, r2, r0
 8008528:	6876      	ldr	r6, [r6, #4]
 800852a:	07f6      	lsls	r6, r6, #31
 800852c:	d408      	bmi.n	8008540 <_free_r+0x78>
 800852e:	4403      	add	r3, r0
 8008530:	6890      	ldr	r0, [r2, #8]
 8008532:	b911      	cbnz	r1, 800853a <_free_r+0x72>
 8008534:	4e49      	ldr	r6, [pc, #292]	; (800865c <_free_r+0x194>)
 8008536:	42b0      	cmp	r0, r6
 8008538:	d060      	beq.n	80085fc <_free_r+0x134>
 800853a:	68d2      	ldr	r2, [r2, #12]
 800853c:	60c2      	str	r2, [r0, #12]
 800853e:	6090      	str	r0, [r2, #8]
 8008540:	f043 0201 	orr.w	r2, r3, #1
 8008544:	6062      	str	r2, [r4, #4]
 8008546:	50e3      	str	r3, [r4, r3]
 8008548:	b9f1      	cbnz	r1, 8008588 <_free_r+0xc0>
 800854a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800854e:	d322      	bcc.n	8008596 <_free_r+0xce>
 8008550:	0a5a      	lsrs	r2, r3, #9
 8008552:	2a04      	cmp	r2, #4
 8008554:	d85b      	bhi.n	800860e <_free_r+0x146>
 8008556:	0998      	lsrs	r0, r3, #6
 8008558:	3038      	adds	r0, #56	; 0x38
 800855a:	0041      	lsls	r1, r0, #1
 800855c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008560:	f240 1174 	movw	r1, #372	; 0x174
 8008564:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008568:	68aa      	ldr	r2, [r5, #8]
 800856a:	42aa      	cmp	r2, r5
 800856c:	d05b      	beq.n	8008626 <_free_r+0x15e>
 800856e:	6851      	ldr	r1, [r2, #4]
 8008570:	f021 0103 	bic.w	r1, r1, #3
 8008574:	428b      	cmp	r3, r1
 8008576:	d202      	bcs.n	800857e <_free_r+0xb6>
 8008578:	6892      	ldr	r2, [r2, #8]
 800857a:	4295      	cmp	r5, r2
 800857c:	d1f7      	bne.n	800856e <_free_r+0xa6>
 800857e:	68d3      	ldr	r3, [r2, #12]
 8008580:	60e3      	str	r3, [r4, #12]
 8008582:	60a2      	str	r2, [r4, #8]
 8008584:	609c      	str	r4, [r3, #8]
 8008586:	60d4      	str	r4, [r2, #12]
 8008588:	4640      	mov	r0, r8
 800858a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800858e:	f7fe baff 	b.w	8006b90 <__malloc_unlock>
 8008592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008596:	08db      	lsrs	r3, r3, #3
 8008598:	2101      	movs	r1, #1
 800859a:	6868      	ldr	r0, [r5, #4]
 800859c:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80085a0:	109b      	asrs	r3, r3, #2
 80085a2:	fa01 f303 	lsl.w	r3, r1, r3
 80085a6:	6891      	ldr	r1, [r2, #8]
 80085a8:	4318      	orrs	r0, r3
 80085aa:	60e2      	str	r2, [r4, #12]
 80085ac:	6068      	str	r0, [r5, #4]
 80085ae:	4640      	mov	r0, r8
 80085b0:	60a1      	str	r1, [r4, #8]
 80085b2:	6094      	str	r4, [r2, #8]
 80085b4:	60cc      	str	r4, [r1, #12]
 80085b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ba:	f7fe bae9 	b.w	8006b90 <__malloc_unlock>
 80085be:	07cf      	lsls	r7, r1, #31
 80085c0:	4418      	add	r0, r3
 80085c2:	d407      	bmi.n	80085d4 <_free_r+0x10c>
 80085c4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80085c8:	1ae4      	subs	r4, r4, r3
 80085ca:	4418      	add	r0, r3
 80085cc:	68a2      	ldr	r2, [r4, #8]
 80085ce:	68e3      	ldr	r3, [r4, #12]
 80085d0:	60d3      	str	r3, [r2, #12]
 80085d2:	609a      	str	r2, [r3, #8]
 80085d4:	f240 5280 	movw	r2, #1408	; 0x580
 80085d8:	f040 0301 	orr.w	r3, r0, #1
 80085dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80085e0:	6063      	str	r3, [r4, #4]
 80085e2:	60ac      	str	r4, [r5, #8]
 80085e4:	6813      	ldr	r3, [r2, #0]
 80085e6:	4298      	cmp	r0, r3
 80085e8:	d3ce      	bcc.n	8008588 <_free_r+0xc0>
 80085ea:	f240 53a0 	movw	r3, #1440	; 0x5a0
 80085ee:	4640      	mov	r0, r8
 80085f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80085f4:	6819      	ldr	r1, [r3, #0]
 80085f6:	f7ff ff15 	bl	8008424 <_malloc_trim_r>
 80085fa:	e7c5      	b.n	8008588 <_free_r+0xc0>
 80085fc:	616c      	str	r4, [r5, #20]
 80085fe:	f043 0201 	orr.w	r2, r3, #1
 8008602:	612c      	str	r4, [r5, #16]
 8008604:	60e0      	str	r0, [r4, #12]
 8008606:	60a0      	str	r0, [r4, #8]
 8008608:	6062      	str	r2, [r4, #4]
 800860a:	50e3      	str	r3, [r4, r3]
 800860c:	e7bc      	b.n	8008588 <_free_r+0xc0>
 800860e:	2a14      	cmp	r2, #20
 8008610:	bf9c      	itt	ls
 8008612:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008616:	0041      	lslls	r1, r0, #1
 8008618:	d9a0      	bls.n	800855c <_free_r+0x94>
 800861a:	2a54      	cmp	r2, #84	; 0x54
 800861c:	d80c      	bhi.n	8008638 <_free_r+0x170>
 800861e:	0b18      	lsrs	r0, r3, #12
 8008620:	306e      	adds	r0, #110	; 0x6e
 8008622:	0041      	lsls	r1, r0, #1
 8008624:	e79a      	b.n	800855c <_free_r+0x94>
 8008626:	2601      	movs	r6, #1
 8008628:	684d      	ldr	r5, [r1, #4]
 800862a:	1080      	asrs	r0, r0, #2
 800862c:	4613      	mov	r3, r2
 800862e:	fa06 f000 	lsl.w	r0, r6, r0
 8008632:	4305      	orrs	r5, r0
 8008634:	604d      	str	r5, [r1, #4]
 8008636:	e7a3      	b.n	8008580 <_free_r+0xb8>
 8008638:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800863c:	d803      	bhi.n	8008646 <_free_r+0x17e>
 800863e:	0bd8      	lsrs	r0, r3, #15
 8008640:	3077      	adds	r0, #119	; 0x77
 8008642:	0041      	lsls	r1, r0, #1
 8008644:	e78a      	b.n	800855c <_free_r+0x94>
 8008646:	f240 5154 	movw	r1, #1364	; 0x554
 800864a:	428a      	cmp	r2, r1
 800864c:	bf95      	itete	ls
 800864e:	0c98      	lsrls	r0, r3, #18
 8008650:	21fc      	movhi	r1, #252	; 0xfc
 8008652:	307c      	addls	r0, #124	; 0x7c
 8008654:	207e      	movhi	r0, #126	; 0x7e
 8008656:	bf98      	it	ls
 8008658:	0041      	lslls	r1, r0, #1
 800865a:	e77f      	b.n	800855c <_free_r+0x94>
 800865c:	2000017c 	andcs	r0, r0, ip, ror r1

08008660 <memmove>:
 8008660:	4288      	cmp	r0, r1
 8008662:	b4f0      	push	{r4, r5, r6, r7}
 8008664:	d910      	bls.n	8008688 <memmove+0x28>
 8008666:	188c      	adds	r4, r1, r2
 8008668:	42a0      	cmp	r0, r4
 800866a:	d20d      	bcs.n	8008688 <memmove+0x28>
 800866c:	1885      	adds	r5, r0, r2
 800866e:	1e53      	subs	r3, r2, #1
 8008670:	b142      	cbz	r2, 8008684 <memmove+0x24>
 8008672:	4621      	mov	r1, r4
 8008674:	462a      	mov	r2, r5
 8008676:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800867a:	3b01      	subs	r3, #1
 800867c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008680:	1c5c      	adds	r4, r3, #1
 8008682:	d1f8      	bne.n	8008676 <memmove+0x16>
 8008684:	bcf0      	pop	{r4, r5, r6, r7}
 8008686:	4770      	bx	lr
 8008688:	2a0f      	cmp	r2, #15
 800868a:	d946      	bls.n	800871a <memmove+0xba>
 800868c:	ea40 0301 	orr.w	r3, r0, r1
 8008690:	079b      	lsls	r3, r3, #30
 8008692:	d146      	bne.n	8008722 <memmove+0xc2>
 8008694:	f1a2 0710 	sub.w	r7, r2, #16
 8008698:	460c      	mov	r4, r1
 800869a:	4603      	mov	r3, r0
 800869c:	093f      	lsrs	r7, r7, #4
 800869e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 80086a2:	3610      	adds	r6, #16
 80086a4:	6825      	ldr	r5, [r4, #0]
 80086a6:	3310      	adds	r3, #16
 80086a8:	3410      	adds	r4, #16
 80086aa:	f843 5c10 	str.w	r5, [r3, #-16]
 80086ae:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 80086b2:	f843 5c0c 	str.w	r5, [r3, #-12]
 80086b6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80086ba:	f843 5c08 	str.w	r5, [r3, #-8]
 80086be:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80086c2:	f843 5c04 	str.w	r5, [r3, #-4]
 80086c6:	42b3      	cmp	r3, r6
 80086c8:	d1ec      	bne.n	80086a4 <memmove+0x44>
 80086ca:	1c7b      	adds	r3, r7, #1
 80086cc:	f002 0c0f 	and.w	ip, r2, #15
 80086d0:	f1bc 0f03 	cmp.w	ip, #3
 80086d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80086d8:	4419      	add	r1, r3
 80086da:	4403      	add	r3, r0
 80086dc:	d923      	bls.n	8008726 <memmove+0xc6>
 80086de:	460e      	mov	r6, r1
 80086e0:	461d      	mov	r5, r3
 80086e2:	4664      	mov	r4, ip
 80086e4:	f856 7b04 	ldr.w	r7, [r6], #4
 80086e8:	3c04      	subs	r4, #4
 80086ea:	2c03      	cmp	r4, #3
 80086ec:	f845 7b04 	str.w	r7, [r5], #4
 80086f0:	d8f8      	bhi.n	80086e4 <memmove+0x84>
 80086f2:	f1ac 0404 	sub.w	r4, ip, #4
 80086f6:	f002 0203 	and.w	r2, r2, #3
 80086fa:	f024 0403 	bic.w	r4, r4, #3
 80086fe:	3404      	adds	r4, #4
 8008700:	4423      	add	r3, r4
 8008702:	4421      	add	r1, r4
 8008704:	2a00      	cmp	r2, #0
 8008706:	d0bd      	beq.n	8008684 <memmove+0x24>
 8008708:	441a      	add	r2, r3
 800870a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870e:	f803 4b01 	strb.w	r4, [r3], #1
 8008712:	4293      	cmp	r3, r2
 8008714:	d1f9      	bne.n	800870a <memmove+0xaa>
 8008716:	bcf0      	pop	{r4, r5, r6, r7}
 8008718:	4770      	bx	lr
 800871a:	4603      	mov	r3, r0
 800871c:	2a00      	cmp	r2, #0
 800871e:	d1f3      	bne.n	8008708 <memmove+0xa8>
 8008720:	e7b0      	b.n	8008684 <memmove+0x24>
 8008722:	4603      	mov	r3, r0
 8008724:	e7f0      	b.n	8008708 <memmove+0xa8>
 8008726:	4662      	mov	r2, ip
 8008728:	2a00      	cmp	r2, #0
 800872a:	d1ed      	bne.n	8008708 <memmove+0xa8>
 800872c:	e7aa      	b.n	8008684 <memmove+0x24>
 800872e:	bf00      	nop

08008730 <memset>:
 8008730:	0783      	lsls	r3, r0, #30
 8008732:	b4f0      	push	{r4, r5, r6, r7}
 8008734:	d048      	beq.n	80087c8 <memset+0x98>
 8008736:	1e54      	subs	r4, r2, #1
 8008738:	2a00      	cmp	r2, #0
 800873a:	d043      	beq.n	80087c4 <memset+0x94>
 800873c:	b2cd      	uxtb	r5, r1
 800873e:	4603      	mov	r3, r0
 8008740:	e002      	b.n	8008748 <memset+0x18>
 8008742:	2c00      	cmp	r4, #0
 8008744:	d03e      	beq.n	80087c4 <memset+0x94>
 8008746:	4614      	mov	r4, r2
 8008748:	f803 5b01 	strb.w	r5, [r3], #1
 800874c:	f013 0f03 	tst.w	r3, #3
 8008750:	f104 32ff 	add.w	r2, r4, #4294967295
 8008754:	d1f5      	bne.n	8008742 <memset+0x12>
 8008756:	2c03      	cmp	r4, #3
 8008758:	d92d      	bls.n	80087b6 <memset+0x86>
 800875a:	b2cd      	uxtb	r5, r1
 800875c:	2c0f      	cmp	r4, #15
 800875e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008762:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008766:	d918      	bls.n	800879a <memset+0x6a>
 8008768:	f1a4 0710 	sub.w	r7, r4, #16
 800876c:	f103 0610 	add.w	r6, r3, #16
 8008770:	461a      	mov	r2, r3
 8008772:	093f      	lsrs	r7, r7, #4
 8008774:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008778:	6015      	str	r5, [r2, #0]
 800877a:	3210      	adds	r2, #16
 800877c:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008780:	f842 5c08 	str.w	r5, [r2, #-8]
 8008784:	f842 5c04 	str.w	r5, [r2, #-4]
 8008788:	42b2      	cmp	r2, r6
 800878a:	d1f5      	bne.n	8008778 <memset+0x48>
 800878c:	f004 040f 	and.w	r4, r4, #15
 8008790:	3701      	adds	r7, #1
 8008792:	2c03      	cmp	r4, #3
 8008794:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008798:	d90d      	bls.n	80087b6 <memset+0x86>
 800879a:	461e      	mov	r6, r3
 800879c:	4622      	mov	r2, r4
 800879e:	3a04      	subs	r2, #4
 80087a0:	f846 5b04 	str.w	r5, [r6], #4
 80087a4:	2a03      	cmp	r2, #3
 80087a6:	d8fa      	bhi.n	800879e <memset+0x6e>
 80087a8:	1f22      	subs	r2, r4, #4
 80087aa:	f004 0403 	and.w	r4, r4, #3
 80087ae:	f022 0203 	bic.w	r2, r2, #3
 80087b2:	3204      	adds	r2, #4
 80087b4:	4413      	add	r3, r2
 80087b6:	b12c      	cbz	r4, 80087c4 <memset+0x94>
 80087b8:	b2c9      	uxtb	r1, r1
 80087ba:	441c      	add	r4, r3
 80087bc:	f803 1b01 	strb.w	r1, [r3], #1
 80087c0:	42a3      	cmp	r3, r4
 80087c2:	d1fb      	bne.n	80087bc <memset+0x8c>
 80087c4:	bcf0      	pop	{r4, r5, r6, r7}
 80087c6:	4770      	bx	lr
 80087c8:	4614      	mov	r4, r2
 80087ca:	4603      	mov	r3, r0
 80087cc:	e7c3      	b.n	8008756 <memset+0x26>
 80087ce:	bf00      	nop

080087d0 <_realloc_r>:
 80087d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d4:	460c      	mov	r4, r1
 80087d6:	b083      	sub	sp, #12
 80087d8:	4690      	mov	r8, r2
 80087da:	4681      	mov	r9, r0
 80087dc:	2900      	cmp	r1, #0
 80087de:	f000 8148 	beq.w	8008a72 <_realloc_r+0x2a2>
 80087e2:	f7fe f9d3 	bl	8006b8c <__malloc_lock>
 80087e6:	f108 060b 	add.w	r6, r8, #11
 80087ea:	2e16      	cmp	r6, #22
 80087ec:	f854 cc04 	ldr.w	ip, [r4, #-4]
 80087f0:	bf8d      	iteet	hi
 80087f2:	f026 0607 	bichi.w	r6, r6, #7
 80087f6:	2210      	movls	r2, #16
 80087f8:	2300      	movls	r3, #0
 80087fa:	4632      	movhi	r2, r6
 80087fc:	bf88      	it	hi
 80087fe:	0ff3      	lsrhi	r3, r6, #31
 8008800:	f1a4 0708 	sub.w	r7, r4, #8
 8008804:	f02c 0503 	bic.w	r5, ip, #3
 8008808:	bf98      	it	ls
 800880a:	4616      	movls	r6, r2
 800880c:	4546      	cmp	r6, r8
 800880e:	bf38      	it	cc
 8008810:	f043 0301 	orrcc.w	r3, r3, #1
 8008814:	2b00      	cmp	r3, #0
 8008816:	f040 8132 	bne.w	8008a7e <_realloc_r+0x2ae>
 800881a:	4295      	cmp	r5, r2
 800881c:	db16      	blt.n	800884c <_realloc_r+0x7c>
 800881e:	46a0      	mov	r8, r4
 8008820:	4660      	mov	r0, ip
 8008822:	1bab      	subs	r3, r5, r6
 8008824:	2b0f      	cmp	r3, #15
 8008826:	f200 80cc 	bhi.w	80089c2 <_realloc_r+0x1f2>
 800882a:	197b      	adds	r3, r7, r5
 800882c:	f000 0c01 	and.w	ip, r0, #1
 8008830:	ea4c 0505 	orr.w	r5, ip, r5
 8008834:	607d      	str	r5, [r7, #4]
 8008836:	685a      	ldr	r2, [r3, #4]
 8008838:	f042 0201 	orr.w	r2, r2, #1
 800883c:	605a      	str	r2, [r3, #4]
 800883e:	4648      	mov	r0, r9
 8008840:	f7fe f9a6 	bl	8006b90 <__malloc_unlock>
 8008844:	4640      	mov	r0, r8
 8008846:	b003      	add	sp, #12
 8008848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884c:	f240 1a74 	movw	sl, #372	; 0x174
 8008850:	1979      	adds	r1, r7, r5
 8008852:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008856:	f8da 0008 	ldr.w	r0, [sl, #8]
 800885a:	4288      	cmp	r0, r1
 800885c:	f000 8114 	beq.w	8008a88 <_realloc_r+0x2b8>
 8008860:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008864:	f02e 0b01 	bic.w	fp, lr, #1
 8008868:	448b      	add	fp, r1
 800886a:	f8db b004 	ldr.w	fp, [fp, #4]
 800886e:	f01b 0f01 	tst.w	fp, #1
 8008872:	bf1c      	itt	ne
 8008874:	469e      	movne	lr, r3
 8008876:	4671      	movne	r1, lr
 8008878:	d056      	beq.n	8008928 <_realloc_r+0x158>
 800887a:	f01c 0f01 	tst.w	ip, #1
 800887e:	f040 80b3 	bne.w	80089e8 <_realloc_r+0x218>
 8008882:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008886:	ebc3 0b07 	rsb	fp, r3, r7
 800888a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800888e:	f023 0303 	bic.w	r3, r3, #3
 8008892:	442b      	add	r3, r5
 8008894:	2900      	cmp	r1, #0
 8008896:	d055      	beq.n	8008944 <_realloc_r+0x174>
 8008898:	4281      	cmp	r1, r0
 800889a:	f000 8121 	beq.w	8008ae0 <_realloc_r+0x310>
 800889e:	449e      	add	lr, r3
 80088a0:	4596      	cmp	lr, r2
 80088a2:	db4f      	blt.n	8008944 <_realloc_r+0x174>
 80088a4:	68cb      	ldr	r3, [r1, #12]
 80088a6:	46d8      	mov	r8, fp
 80088a8:	6889      	ldr	r1, [r1, #8]
 80088aa:	1f2a      	subs	r2, r5, #4
 80088ac:	2a24      	cmp	r2, #36	; 0x24
 80088ae:	60cb      	str	r3, [r1, #12]
 80088b0:	6099      	str	r1, [r3, #8]
 80088b2:	f8db 300c 	ldr.w	r3, [fp, #12]
 80088b6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 80088ba:	60cb      	str	r3, [r1, #12]
 80088bc:	6099      	str	r1, [r3, #8]
 80088be:	f200 816a 	bhi.w	8008b96 <_realloc_r+0x3c6>
 80088c2:	2a13      	cmp	r2, #19
 80088c4:	bf98      	it	ls
 80088c6:	4642      	movls	r2, r8
 80088c8:	d923      	bls.n	8008912 <_realloc_r+0x142>
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	2a1b      	cmp	r2, #27
 80088ce:	bf98      	it	ls
 80088d0:	f10b 0210 	addls.w	r2, fp, #16
 80088d4:	f8cb 3008 	str.w	r3, [fp, #8]
 80088d8:	6863      	ldr	r3, [r4, #4]
 80088da:	bf98      	it	ls
 80088dc:	3408      	addls	r4, #8
 80088de:	f8cb 300c 	str.w	r3, [fp, #12]
 80088e2:	d916      	bls.n	8008912 <_realloc_r+0x142>
 80088e4:	68a3      	ldr	r3, [r4, #8]
 80088e6:	2a24      	cmp	r2, #36	; 0x24
 80088e8:	bf14      	ite	ne
 80088ea:	f10b 0218 	addne.w	r2, fp, #24
 80088ee:	f10b 0220 	addeq.w	r2, fp, #32
 80088f2:	f8cb 3010 	str.w	r3, [fp, #16]
 80088f6:	68e3      	ldr	r3, [r4, #12]
 80088f8:	bf18      	it	ne
 80088fa:	3410      	addne	r4, #16
 80088fc:	f8cb 3014 	str.w	r3, [fp, #20]
 8008900:	bf01      	itttt	eq
 8008902:	6923      	ldreq	r3, [r4, #16]
 8008904:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008908:	6963      	ldreq	r3, [r4, #20]
 800890a:	3418      	addeq	r4, #24
 800890c:	bf08      	it	eq
 800890e:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	4675      	mov	r5, lr
 8008916:	465f      	mov	r7, fp
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	6863      	ldr	r3, [r4, #4]
 800891c:	6053      	str	r3, [r2, #4]
 800891e:	68a3      	ldr	r3, [r4, #8]
 8008920:	6093      	str	r3, [r2, #8]
 8008922:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008926:	e77c      	b.n	8008822 <_realloc_r+0x52>
 8008928:	f02e 0e03 	bic.w	lr, lr, #3
 800892c:	eb0e 0305 	add.w	r3, lr, r5
 8008930:	4293      	cmp	r3, r2
 8008932:	dba2      	blt.n	800887a <_realloc_r+0xaa>
 8008934:	68ca      	ldr	r2, [r1, #12]
 8008936:	46a0      	mov	r8, r4
 8008938:	6889      	ldr	r1, [r1, #8]
 800893a:	4660      	mov	r0, ip
 800893c:	461d      	mov	r5, r3
 800893e:	60ca      	str	r2, [r1, #12]
 8008940:	6091      	str	r1, [r2, #8]
 8008942:	e76e      	b.n	8008822 <_realloc_r+0x52>
 8008944:	4293      	cmp	r3, r2
 8008946:	db4f      	blt.n	80089e8 <_realloc_r+0x218>
 8008948:	46d8      	mov	r8, fp
 800894a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800894e:	1f2a      	subs	r2, r5, #4
 8008950:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008954:	2a24      	cmp	r2, #36	; 0x24
 8008956:	60c1      	str	r1, [r0, #12]
 8008958:	6088      	str	r0, [r1, #8]
 800895a:	f200 80b4 	bhi.w	8008ac6 <_realloc_r+0x2f6>
 800895e:	2a13      	cmp	r2, #19
 8008960:	bf98      	it	ls
 8008962:	4641      	movls	r1, r8
 8008964:	d922      	bls.n	80089ac <_realloc_r+0x1dc>
 8008966:	6821      	ldr	r1, [r4, #0]
 8008968:	2a1b      	cmp	r2, #27
 800896a:	f8cb 1008 	str.w	r1, [fp, #8]
 800896e:	6861      	ldr	r1, [r4, #4]
 8008970:	bf98      	it	ls
 8008972:	3408      	addls	r4, #8
 8008974:	f8cb 100c 	str.w	r1, [fp, #12]
 8008978:	bf98      	it	ls
 800897a:	f10b 0110 	addls.w	r1, fp, #16
 800897e:	d915      	bls.n	80089ac <_realloc_r+0x1dc>
 8008980:	68a1      	ldr	r1, [r4, #8]
 8008982:	2a24      	cmp	r2, #36	; 0x24
 8008984:	f8cb 1010 	str.w	r1, [fp, #16]
 8008988:	68e1      	ldr	r1, [r4, #12]
 800898a:	bf18      	it	ne
 800898c:	3410      	addne	r4, #16
 800898e:	f8cb 1014 	str.w	r1, [fp, #20]
 8008992:	bf11      	iteee	ne
 8008994:	f10b 0118 	addne.w	r1, fp, #24
 8008998:	6922      	ldreq	r2, [r4, #16]
 800899a:	f10b 0120 	addeq.w	r1, fp, #32
 800899e:	f8cb 2018 	streq.w	r2, [fp, #24]
 80089a2:	bf02      	ittt	eq
 80089a4:	6962      	ldreq	r2, [r4, #20]
 80089a6:	3418      	addeq	r4, #24
 80089a8:	f8cb 201c 	streq.w	r2, [fp, #28]
 80089ac:	6822      	ldr	r2, [r4, #0]
 80089ae:	461d      	mov	r5, r3
 80089b0:	465f      	mov	r7, fp
 80089b2:	600a      	str	r2, [r1, #0]
 80089b4:	6863      	ldr	r3, [r4, #4]
 80089b6:	604b      	str	r3, [r1, #4]
 80089b8:	68a3      	ldr	r3, [r4, #8]
 80089ba:	608b      	str	r3, [r1, #8]
 80089bc:	f8db 0004 	ldr.w	r0, [fp, #4]
 80089c0:	e72f      	b.n	8008822 <_realloc_r+0x52>
 80089c2:	19b9      	adds	r1, r7, r6
 80089c4:	f000 0c01 	and.w	ip, r0, #1
 80089c8:	18ca      	adds	r2, r1, r3
 80089ca:	ea4c 0606 	orr.w	r6, ip, r6
 80089ce:	f043 0301 	orr.w	r3, r3, #1
 80089d2:	607e      	str	r6, [r7, #4]
 80089d4:	604b      	str	r3, [r1, #4]
 80089d6:	4648      	mov	r0, r9
 80089d8:	6853      	ldr	r3, [r2, #4]
 80089da:	3108      	adds	r1, #8
 80089dc:	f043 0301 	orr.w	r3, r3, #1
 80089e0:	6053      	str	r3, [r2, #4]
 80089e2:	f7ff fd71 	bl	80084c8 <_free_r>
 80089e6:	e72a      	b.n	800883e <_realloc_r+0x6e>
 80089e8:	4641      	mov	r1, r8
 80089ea:	4648      	mov	r0, r9
 80089ec:	f7fd fd7a 	bl	80064e4 <_malloc_r>
 80089f0:	4680      	mov	r8, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	f43f af23 	beq.w	800883e <_realloc_r+0x6e>
 80089f8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80089fc:	f1a0 0108 	sub.w	r1, r0, #8
 8008a00:	f023 0201 	bic.w	r2, r3, #1
 8008a04:	443a      	add	r2, r7
 8008a06:	4291      	cmp	r1, r2
 8008a08:	f000 80bd 	beq.w	8008b86 <_realloc_r+0x3b6>
 8008a0c:	1f2a      	subs	r2, r5, #4
 8008a0e:	2a24      	cmp	r2, #36	; 0x24
 8008a10:	d862      	bhi.n	8008ad8 <_realloc_r+0x308>
 8008a12:	2a13      	cmp	r2, #19
 8008a14:	bf9c      	itt	ls
 8008a16:	4603      	movls	r3, r0
 8008a18:	4622      	movls	r2, r4
 8008a1a:	d91f      	bls.n	8008a5c <_realloc_r+0x28c>
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	2a1b      	cmp	r2, #27
 8008a20:	bf98      	it	ls
 8008a22:	f104 0208 	addls.w	r2, r4, #8
 8008a26:	6003      	str	r3, [r0, #0]
 8008a28:	6863      	ldr	r3, [r4, #4]
 8008a2a:	6043      	str	r3, [r0, #4]
 8008a2c:	bf98      	it	ls
 8008a2e:	f100 0308 	addls.w	r3, r0, #8
 8008a32:	d913      	bls.n	8008a5c <_realloc_r+0x28c>
 8008a34:	68a3      	ldr	r3, [r4, #8]
 8008a36:	2a24      	cmp	r2, #36	; 0x24
 8008a38:	bf14      	ite	ne
 8008a3a:	f104 0210 	addne.w	r2, r4, #16
 8008a3e:	f104 0218 	addeq.w	r2, r4, #24
 8008a42:	6083      	str	r3, [r0, #8]
 8008a44:	68e3      	ldr	r3, [r4, #12]
 8008a46:	60c3      	str	r3, [r0, #12]
 8008a48:	bf11      	iteee	ne
 8008a4a:	f100 0310 	addne.w	r3, r0, #16
 8008a4e:	6921      	ldreq	r1, [r4, #16]
 8008a50:	f100 0318 	addeq.w	r3, r0, #24
 8008a54:	6101      	streq	r1, [r0, #16]
 8008a56:	bf04      	itt	eq
 8008a58:	6961      	ldreq	r1, [r4, #20]
 8008a5a:	6141      	streq	r1, [r0, #20]
 8008a5c:	6811      	ldr	r1, [r2, #0]
 8008a5e:	6019      	str	r1, [r3, #0]
 8008a60:	6851      	ldr	r1, [r2, #4]
 8008a62:	6059      	str	r1, [r3, #4]
 8008a64:	6892      	ldr	r2, [r2, #8]
 8008a66:	609a      	str	r2, [r3, #8]
 8008a68:	4621      	mov	r1, r4
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f7ff fd2c 	bl	80084c8 <_free_r>
 8008a70:	e6e5      	b.n	800883e <_realloc_r+0x6e>
 8008a72:	4611      	mov	r1, r2
 8008a74:	b003      	add	sp, #12
 8008a76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7a:	f7fd bd33 	b.w	80064e4 <_malloc_r>
 8008a7e:	230c      	movs	r3, #12
 8008a80:	2000      	movs	r0, #0
 8008a82:	f8c9 3000 	str.w	r3, [r9]
 8008a86:	e6de      	b.n	8008846 <_realloc_r+0x76>
 8008a88:	6843      	ldr	r3, [r0, #4]
 8008a8a:	f106 0110 	add.w	r1, r6, #16
 8008a8e:	f023 0e03 	bic.w	lr, r3, #3
 8008a92:	eb0e 0305 	add.w	r3, lr, r5
 8008a96:	428b      	cmp	r3, r1
 8008a98:	bfb8      	it	lt
 8008a9a:	4601      	movlt	r1, r0
 8008a9c:	f6ff aeed 	blt.w	800887a <_realloc_r+0xaa>
 8008aa0:	4437      	add	r7, r6
 8008aa2:	1b9b      	subs	r3, r3, r6
 8008aa4:	f8ca 7008 	str.w	r7, [sl, #8]
 8008aa8:	f043 0301 	orr.w	r3, r3, #1
 8008aac:	607b      	str	r3, [r7, #4]
 8008aae:	4648      	mov	r0, r9
 8008ab0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008ab4:	f003 0301 	and.w	r3, r3, #1
 8008ab8:	431e      	orrs	r6, r3
 8008aba:	f844 6c04 	str.w	r6, [r4, #-4]
 8008abe:	f7fe f867 	bl	8006b90 <__malloc_unlock>
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	e6bf      	b.n	8008846 <_realloc_r+0x76>
 8008ac6:	4621      	mov	r1, r4
 8008ac8:	4640      	mov	r0, r8
 8008aca:	461d      	mov	r5, r3
 8008acc:	465f      	mov	r7, fp
 8008ace:	f7ff fdc7 	bl	8008660 <memmove>
 8008ad2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ad6:	e6a4      	b.n	8008822 <_realloc_r+0x52>
 8008ad8:	4621      	mov	r1, r4
 8008ada:	f7ff fdc1 	bl	8008660 <memmove>
 8008ade:	e7c3      	b.n	8008a68 <_realloc_r+0x298>
 8008ae0:	f106 0110 	add.w	r1, r6, #16
 8008ae4:	eb0e 0c03 	add.w	ip, lr, r3
 8008ae8:	458c      	cmp	ip, r1
 8008aea:	f6ff af2b 	blt.w	8008944 <_realloc_r+0x174>
 8008aee:	46d8      	mov	r8, fp
 8008af0:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008af4:	1f2a      	subs	r2, r5, #4
 8008af6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008afa:	2a24      	cmp	r2, #36	; 0x24
 8008afc:	60cb      	str	r3, [r1, #12]
 8008afe:	6099      	str	r1, [r3, #8]
 8008b00:	d852      	bhi.n	8008ba8 <_realloc_r+0x3d8>
 8008b02:	2a13      	cmp	r2, #19
 8008b04:	bf98      	it	ls
 8008b06:	4643      	movls	r3, r8
 8008b08:	d922      	bls.n	8008b50 <_realloc_r+0x380>
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	2a1b      	cmp	r2, #27
 8008b0e:	f8cb 3008 	str.w	r3, [fp, #8]
 8008b12:	6863      	ldr	r3, [r4, #4]
 8008b14:	bf98      	it	ls
 8008b16:	3408      	addls	r4, #8
 8008b18:	f8cb 300c 	str.w	r3, [fp, #12]
 8008b1c:	bf98      	it	ls
 8008b1e:	f10b 0310 	addls.w	r3, fp, #16
 8008b22:	d915      	bls.n	8008b50 <_realloc_r+0x380>
 8008b24:	68a3      	ldr	r3, [r4, #8]
 8008b26:	2a24      	cmp	r2, #36	; 0x24
 8008b28:	f8cb 3010 	str.w	r3, [fp, #16]
 8008b2c:	68e3      	ldr	r3, [r4, #12]
 8008b2e:	bf18      	it	ne
 8008b30:	3410      	addne	r4, #16
 8008b32:	f8cb 3014 	str.w	r3, [fp, #20]
 8008b36:	bf11      	iteee	ne
 8008b38:	f10b 0318 	addne.w	r3, fp, #24
 8008b3c:	6922      	ldreq	r2, [r4, #16]
 8008b3e:	f10b 0320 	addeq.w	r3, fp, #32
 8008b42:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008b46:	bf02      	ittt	eq
 8008b48:	6962      	ldreq	r2, [r4, #20]
 8008b4a:	3418      	addeq	r4, #24
 8008b4c:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008b50:	6822      	ldr	r2, [r4, #0]
 8008b52:	601a      	str	r2, [r3, #0]
 8008b54:	6862      	ldr	r2, [r4, #4]
 8008b56:	605a      	str	r2, [r3, #4]
 8008b58:	68a2      	ldr	r2, [r4, #8]
 8008b5a:	609a      	str	r2, [r3, #8]
 8008b5c:	eb0b 0306 	add.w	r3, fp, r6
 8008b60:	ebc6 020c 	rsb	r2, r6, ip
 8008b64:	f8ca 3008 	str.w	r3, [sl, #8]
 8008b68:	f042 0201 	orr.w	r2, r2, #1
 8008b6c:	605a      	str	r2, [r3, #4]
 8008b6e:	4648      	mov	r0, r9
 8008b70:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	431e      	orrs	r6, r3
 8008b7a:	f8cb 6004 	str.w	r6, [fp, #4]
 8008b7e:	f7fe f807 	bl	8006b90 <__malloc_unlock>
 8008b82:	4640      	mov	r0, r8
 8008b84:	e65f      	b.n	8008846 <_realloc_r+0x76>
 8008b86:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	46a0      	mov	r8, r4
 8008b8e:	f022 0303 	bic.w	r3, r2, #3
 8008b92:	441d      	add	r5, r3
 8008b94:	e645      	b.n	8008822 <_realloc_r+0x52>
 8008b96:	4621      	mov	r1, r4
 8008b98:	4640      	mov	r0, r8
 8008b9a:	4675      	mov	r5, lr
 8008b9c:	465f      	mov	r7, fp
 8008b9e:	f7ff fd5f 	bl	8008660 <memmove>
 8008ba2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ba6:	e63c      	b.n	8008822 <_realloc_r+0x52>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4640      	mov	r0, r8
 8008bac:	f8cd c004 	str.w	ip, [sp, #4]
 8008bb0:	f7ff fd56 	bl	8008660 <memmove>
 8008bb4:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008bb8:	e7d0      	b.n	8008b5c <_realloc_r+0x38c>
 8008bba:	bf00      	nop

08008bbc <cleanup_glue>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	6809      	ldr	r1, [r1, #0]
 8008bc2:	4605      	mov	r5, r0
 8008bc4:	b109      	cbz	r1, 8008bca <cleanup_glue+0xe>
 8008bc6:	f7ff fff9 	bl	8008bbc <cleanup_glue>
 8008bca:	4628      	mov	r0, r5
 8008bcc:	4621      	mov	r1, r4
 8008bce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bd2:	f7ff bc79 	b.w	80084c8 <_free_r>
 8008bd6:	bf00      	nop

08008bd8 <_reclaim_reent>:
 8008bd8:	f240 0304 	movw	r3, #4
 8008bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	4605      	mov	r5, r0
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4298      	cmp	r0, r3
 8008be8:	d054      	beq.n	8008c94 <_reclaim_reent+0xbc>
 8008bea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bec:	b1f3      	cbz	r3, 8008c2c <_reclaim_reent+0x54>
 8008bee:	68da      	ldr	r2, [r3, #12]
 8008bf0:	b1ba      	cbz	r2, 8008c22 <_reclaim_reent+0x4a>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	461e      	mov	r6, r3
 8008bf6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008bfa:	b909      	cbnz	r1, 8008c00 <_reclaim_reent+0x28>
 8008bfc:	e008      	b.n	8008c10 <_reclaim_reent+0x38>
 8008bfe:	4621      	mov	r1, r4
 8008c00:	680c      	ldr	r4, [r1, #0]
 8008c02:	4628      	mov	r0, r5
 8008c04:	f7ff fc60 	bl	80084c8 <_free_r>
 8008c08:	2c00      	cmp	r4, #0
 8008c0a:	d1f8      	bne.n	8008bfe <_reclaim_reent+0x26>
 8008c0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c0e:	68da      	ldr	r2, [r3, #12]
 8008c10:	3601      	adds	r6, #1
 8008c12:	2e20      	cmp	r6, #32
 8008c14:	4633      	mov	r3, r6
 8008c16:	d1ee      	bne.n	8008bf6 <_reclaim_reent+0x1e>
 8008c18:	4611      	mov	r1, r2
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f7ff fc54 	bl	80084c8 <_free_r>
 8008c20:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c22:	6819      	ldr	r1, [r3, #0]
 8008c24:	b111      	cbz	r1, 8008c2c <_reclaim_reent+0x54>
 8008c26:	4628      	mov	r0, r5
 8008c28:	f7ff fc4e 	bl	80084c8 <_free_r>
 8008c2c:	6969      	ldr	r1, [r5, #20]
 8008c2e:	b111      	cbz	r1, 8008c36 <_reclaim_reent+0x5e>
 8008c30:	4628      	mov	r0, r5
 8008c32:	f7ff fc49 	bl	80084c8 <_free_r>
 8008c36:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008c38:	b111      	cbz	r1, 8008c40 <_reclaim_reent+0x68>
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	f7ff fc44 	bl	80084c8 <_free_r>
 8008c40:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008c42:	b111      	cbz	r1, 8008c4a <_reclaim_reent+0x72>
 8008c44:	4628      	mov	r0, r5
 8008c46:	f7ff fc3f 	bl	80084c8 <_free_r>
 8008c4a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8008c4c:	b111      	cbz	r1, 8008c54 <_reclaim_reent+0x7c>
 8008c4e:	4628      	mov	r0, r5
 8008c50:	f7ff fc3a 	bl	80084c8 <_free_r>
 8008c54:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008c56:	b111      	cbz	r1, 8008c5e <_reclaim_reent+0x86>
 8008c58:	4628      	mov	r0, r5
 8008c5a:	f7ff fc35 	bl	80084c8 <_free_r>
 8008c5e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8008c62:	b111      	cbz	r1, 8008c6a <_reclaim_reent+0x92>
 8008c64:	4628      	mov	r0, r5
 8008c66:	f7ff fc2f 	bl	80084c8 <_free_r>
 8008c6a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8008c6e:	b111      	cbz	r1, 8008c76 <_reclaim_reent+0x9e>
 8008c70:	4628      	mov	r0, r5
 8008c72:	f7ff fc29 	bl	80084c8 <_free_r>
 8008c76:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8008c78:	b12b      	cbz	r3, 8008c86 <_reclaim_reent+0xae>
 8008c7a:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8008c7e:	b111      	cbz	r1, 8008c86 <_reclaim_reent+0xae>
 8008c80:	4628      	mov	r0, r5
 8008c82:	f7ff fc21 	bl	80084c8 <_free_r>
 8008c86:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8008c88:	b111      	cbz	r1, 8008c90 <_reclaim_reent+0xb8>
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	f7ff fc1c 	bl	80084c8 <_free_r>
 8008c90:	69ab      	ldr	r3, [r5, #24]
 8008c92:	b903      	cbnz	r3, 8008c96 <_reclaim_reent+0xbe>
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
 8008c96:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008c98:	4628      	mov	r0, r5
 8008c9a:	4798      	blx	r3
 8008c9c:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8008ca0:	2900      	cmp	r1, #0
 8008ca2:	d0f7      	beq.n	8008c94 <_reclaim_reent+0xbc>
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008caa:	f7ff bf87 	b.w	8008bbc <cleanup_glue>
 8008cae:	bf00      	nop

08008cb0 <__aeabi_uidiv>:
 8008cb0:	1e4a      	subs	r2, r1, #1
 8008cb2:	bf08      	it	eq
 8008cb4:	4770      	bxeq	lr
 8008cb6:	f0c0 8124 	bcc.w	8008f02 <__aeabi_uidiv+0x252>
 8008cba:	4288      	cmp	r0, r1
 8008cbc:	f240 8116 	bls.w	8008eec <__aeabi_uidiv+0x23c>
 8008cc0:	4211      	tst	r1, r2
 8008cc2:	f000 8117 	beq.w	8008ef4 <__aeabi_uidiv+0x244>
 8008cc6:	fab0 f380 	clz	r3, r0
 8008cca:	fab1 f281 	clz	r2, r1
 8008cce:	eba2 0303 	sub.w	r3, r2, r3
 8008cd2:	f1c3 031f 	rsb	r3, r3, #31
 8008cd6:	a204      	add	r2, pc, #16	; (adr r2, 8008ce8 <__aeabi_uidiv+0x38>)
 8008cd8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8008cdc:	f04f 0200 	mov.w	r2, #0
 8008ce0:	469f      	mov	pc, r3
 8008ce2:	bf00      	nop
 8008ce4:	f3af 8000 	nop.w
 8008ce8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8008cec:	bf00      	nop
 8008cee:	eb42 0202 	adc.w	r2, r2, r2
 8008cf2:	bf28      	it	cs
 8008cf4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8008cf8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8008cfc:	bf00      	nop
 8008cfe:	eb42 0202 	adc.w	r2, r2, r2
 8008d02:	bf28      	it	cs
 8008d04:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8008d08:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8008d0c:	bf00      	nop
 8008d0e:	eb42 0202 	adc.w	r2, r2, r2
 8008d12:	bf28      	it	cs
 8008d14:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8008d18:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8008d1c:	bf00      	nop
 8008d1e:	eb42 0202 	adc.w	r2, r2, r2
 8008d22:	bf28      	it	cs
 8008d24:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8008d28:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8008d2c:	bf00      	nop
 8008d2e:	eb42 0202 	adc.w	r2, r2, r2
 8008d32:	bf28      	it	cs
 8008d34:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8008d38:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8008d3c:	bf00      	nop
 8008d3e:	eb42 0202 	adc.w	r2, r2, r2
 8008d42:	bf28      	it	cs
 8008d44:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8008d48:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8008d4c:	bf00      	nop
 8008d4e:	eb42 0202 	adc.w	r2, r2, r2
 8008d52:	bf28      	it	cs
 8008d54:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8008d58:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8008d5c:	bf00      	nop
 8008d5e:	eb42 0202 	adc.w	r2, r2, r2
 8008d62:	bf28      	it	cs
 8008d64:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8008d68:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8008d6c:	bf00      	nop
 8008d6e:	eb42 0202 	adc.w	r2, r2, r2
 8008d72:	bf28      	it	cs
 8008d74:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8008d78:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8008d7c:	bf00      	nop
 8008d7e:	eb42 0202 	adc.w	r2, r2, r2
 8008d82:	bf28      	it	cs
 8008d84:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8008d88:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8008d8c:	bf00      	nop
 8008d8e:	eb42 0202 	adc.w	r2, r2, r2
 8008d92:	bf28      	it	cs
 8008d94:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8008d98:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8008d9c:	bf00      	nop
 8008d9e:	eb42 0202 	adc.w	r2, r2, r2
 8008da2:	bf28      	it	cs
 8008da4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8008da8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8008dac:	bf00      	nop
 8008dae:	eb42 0202 	adc.w	r2, r2, r2
 8008db2:	bf28      	it	cs
 8008db4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8008db8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8008dbc:	bf00      	nop
 8008dbe:	eb42 0202 	adc.w	r2, r2, r2
 8008dc2:	bf28      	it	cs
 8008dc4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8008dc8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8008dcc:	bf00      	nop
 8008dce:	eb42 0202 	adc.w	r2, r2, r2
 8008dd2:	bf28      	it	cs
 8008dd4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8008dd8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8008ddc:	bf00      	nop
 8008dde:	eb42 0202 	adc.w	r2, r2, r2
 8008de2:	bf28      	it	cs
 8008de4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8008de8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8008dec:	bf00      	nop
 8008dee:	eb42 0202 	adc.w	r2, r2, r2
 8008df2:	bf28      	it	cs
 8008df4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8008df8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8008dfc:	bf00      	nop
 8008dfe:	eb42 0202 	adc.w	r2, r2, r2
 8008e02:	bf28      	it	cs
 8008e04:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8008e08:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 8008e0c:	bf00      	nop
 8008e0e:	eb42 0202 	adc.w	r2, r2, r2
 8008e12:	bf28      	it	cs
 8008e14:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8008e18:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8008e1c:	bf00      	nop
 8008e1e:	eb42 0202 	adc.w	r2, r2, r2
 8008e22:	bf28      	it	cs
 8008e24:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8008e28:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8008e2c:	bf00      	nop
 8008e2e:	eb42 0202 	adc.w	r2, r2, r2
 8008e32:	bf28      	it	cs
 8008e34:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8008e38:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8008e3c:	bf00      	nop
 8008e3e:	eb42 0202 	adc.w	r2, r2, r2
 8008e42:	bf28      	it	cs
 8008e44:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8008e48:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8008e4c:	bf00      	nop
 8008e4e:	eb42 0202 	adc.w	r2, r2, r2
 8008e52:	bf28      	it	cs
 8008e54:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8008e58:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8008e5c:	bf00      	nop
 8008e5e:	eb42 0202 	adc.w	r2, r2, r2
 8008e62:	bf28      	it	cs
 8008e64:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8008e68:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8008e6c:	bf00      	nop
 8008e6e:	eb42 0202 	adc.w	r2, r2, r2
 8008e72:	bf28      	it	cs
 8008e74:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8008e78:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8008e7c:	bf00      	nop
 8008e7e:	eb42 0202 	adc.w	r2, r2, r2
 8008e82:	bf28      	it	cs
 8008e84:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8008e88:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8008e8c:	bf00      	nop
 8008e8e:	eb42 0202 	adc.w	r2, r2, r2
 8008e92:	bf28      	it	cs
 8008e94:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8008e98:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8008e9c:	bf00      	nop
 8008e9e:	eb42 0202 	adc.w	r2, r2, r2
 8008ea2:	bf28      	it	cs
 8008ea4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8008ea8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8008eac:	bf00      	nop
 8008eae:	eb42 0202 	adc.w	r2, r2, r2
 8008eb2:	bf28      	it	cs
 8008eb4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8008eb8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8008ebc:	bf00      	nop
 8008ebe:	eb42 0202 	adc.w	r2, r2, r2
 8008ec2:	bf28      	it	cs
 8008ec4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8008ec8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 8008ecc:	bf00      	nop
 8008ece:	eb42 0202 	adc.w	r2, r2, r2
 8008ed2:	bf28      	it	cs
 8008ed4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8008ed8:	ebb0 0f01 	cmp.w	r0, r1
 8008edc:	bf00      	nop
 8008ede:	eb42 0202 	adc.w	r2, r2, r2
 8008ee2:	bf28      	it	cs
 8008ee4:	eba0 0001 	subcs.w	r0, r0, r1
 8008ee8:	4610      	mov	r0, r2
 8008eea:	4770      	bx	lr
 8008eec:	bf0c      	ite	eq
 8008eee:	2001      	moveq	r0, #1
 8008ef0:	2000      	movne	r0, #0
 8008ef2:	4770      	bx	lr
 8008ef4:	fab1 f281 	clz	r2, r1
 8008ef8:	f1c2 021f 	rsb	r2, r2, #31
 8008efc:	fa20 f002 	lsr.w	r0, r0, r2
 8008f00:	4770      	bx	lr
 8008f02:	b108      	cbz	r0, 8008f08 <__aeabi_uidiv+0x258>
 8008f04:	f04f 30ff 	mov.w	r0, #4294967295
 8008f08:	f000 b80e 	b.w	8008f28 <__aeabi_idiv0>

08008f0c <__aeabi_uidivmod>:
 8008f0c:	2900      	cmp	r1, #0
 8008f0e:	d0f8      	beq.n	8008f02 <__aeabi_uidiv+0x252>
 8008f10:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8008f14:	f7ff fecc 	bl	8008cb0 <__aeabi_uidiv>
 8008f18:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8008f1c:	fb02 f300 	mul.w	r3, r2, r0
 8008f20:	eba1 0103 	sub.w	r1, r1, r3
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop

08008f28 <__aeabi_idiv0>:
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop

08008f2c <__aeabi_drsub>:
 8008f2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8008f30:	e002      	b.n	8008f38 <__adddf3>
 8008f32:	bf00      	nop

08008f34 <__aeabi_dsub>:
 8008f34:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08008f38 <__adddf3>:
 8008f38:	b530      	push	{r4, r5, lr}
 8008f3a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008f3e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008f42:	ea94 0f05 	teq	r4, r5
 8008f46:	bf08      	it	eq
 8008f48:	ea90 0f02 	teqeq	r0, r2
 8008f4c:	bf1f      	itttt	ne
 8008f4e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008f52:	ea55 0c02 	orrsne.w	ip, r5, r2
 8008f56:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8008f5a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008f5e:	f000 80e2 	beq.w	8009126 <__adddf3+0x1ee>
 8008f62:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8008f66:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8008f6a:	bfb8      	it	lt
 8008f6c:	426d      	neglt	r5, r5
 8008f6e:	dd0c      	ble.n	8008f8a <__adddf3+0x52>
 8008f70:	442c      	add	r4, r5
 8008f72:	ea80 0202 	eor.w	r2, r0, r2
 8008f76:	ea81 0303 	eor.w	r3, r1, r3
 8008f7a:	ea82 0000 	eor.w	r0, r2, r0
 8008f7e:	ea83 0101 	eor.w	r1, r3, r1
 8008f82:	ea80 0202 	eor.w	r2, r0, r2
 8008f86:	ea81 0303 	eor.w	r3, r1, r3
 8008f8a:	2d36      	cmp	r5, #54	; 0x36
 8008f8c:	bf88      	it	hi
 8008f8e:	bd30      	pophi	{r4, r5, pc}
 8008f90:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008f94:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008f98:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008f9c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008fa0:	d002      	beq.n	8008fa8 <__adddf3+0x70>
 8008fa2:	4240      	negs	r0, r0
 8008fa4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008fa8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008fac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008fb0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008fb4:	d002      	beq.n	8008fbc <__adddf3+0x84>
 8008fb6:	4252      	negs	r2, r2
 8008fb8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008fbc:	ea94 0f05 	teq	r4, r5
 8008fc0:	f000 80a7 	beq.w	8009112 <__adddf3+0x1da>
 8008fc4:	f1a4 0401 	sub.w	r4, r4, #1
 8008fc8:	f1d5 0e20 	rsbs	lr, r5, #32
 8008fcc:	db0d      	blt.n	8008fea <__adddf3+0xb2>
 8008fce:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008fd2:	fa22 f205 	lsr.w	r2, r2, r5
 8008fd6:	1880      	adds	r0, r0, r2
 8008fd8:	f141 0100 	adc.w	r1, r1, #0
 8008fdc:	fa03 f20e 	lsl.w	r2, r3, lr
 8008fe0:	1880      	adds	r0, r0, r2
 8008fe2:	fa43 f305 	asr.w	r3, r3, r5
 8008fe6:	4159      	adcs	r1, r3
 8008fe8:	e00e      	b.n	8009008 <__adddf3+0xd0>
 8008fea:	f1a5 0520 	sub.w	r5, r5, #32
 8008fee:	f10e 0e20 	add.w	lr, lr, #32
 8008ff2:	2a01      	cmp	r2, #1
 8008ff4:	fa03 fc0e 	lsl.w	ip, r3, lr
 8008ff8:	bf28      	it	cs
 8008ffa:	f04c 0c02 	orrcs.w	ip, ip, #2
 8008ffe:	fa43 f305 	asr.w	r3, r3, r5
 8009002:	18c0      	adds	r0, r0, r3
 8009004:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009008:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800900c:	d507      	bpl.n	800901e <__adddf3+0xe6>
 800900e:	f04f 0e00 	mov.w	lr, #0
 8009012:	f1dc 0c00 	rsbs	ip, ip, #0
 8009016:	eb7e 0000 	sbcs.w	r0, lr, r0
 800901a:	eb6e 0101 	sbc.w	r1, lr, r1
 800901e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009022:	d31b      	bcc.n	800905c <__adddf3+0x124>
 8009024:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009028:	d30c      	bcc.n	8009044 <__adddf3+0x10c>
 800902a:	0849      	lsrs	r1, r1, #1
 800902c:	ea5f 0030 	movs.w	r0, r0, rrx
 8009030:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009034:	f104 0401 	add.w	r4, r4, #1
 8009038:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800903c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009040:	f080 809a 	bcs.w	8009178 <__adddf3+0x240>
 8009044:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009048:	bf08      	it	eq
 800904a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800904e:	f150 0000 	adcs.w	r0, r0, #0
 8009052:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009056:	ea41 0105 	orr.w	r1, r1, r5
 800905a:	bd30      	pop	{r4, r5, pc}
 800905c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009060:	4140      	adcs	r0, r0
 8009062:	eb41 0101 	adc.w	r1, r1, r1
 8009066:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800906a:	f1a4 0401 	sub.w	r4, r4, #1
 800906e:	d1e9      	bne.n	8009044 <__adddf3+0x10c>
 8009070:	f091 0f00 	teq	r1, #0
 8009074:	bf04      	itt	eq
 8009076:	4601      	moveq	r1, r0
 8009078:	2000      	moveq	r0, #0
 800907a:	fab1 f381 	clz	r3, r1
 800907e:	bf08      	it	eq
 8009080:	3320      	addeq	r3, #32
 8009082:	f1a3 030b 	sub.w	r3, r3, #11
 8009086:	f1b3 0220 	subs.w	r2, r3, #32
 800908a:	da0c      	bge.n	80090a6 <__adddf3+0x16e>
 800908c:	320c      	adds	r2, #12
 800908e:	dd08      	ble.n	80090a2 <__adddf3+0x16a>
 8009090:	f102 0c14 	add.w	ip, r2, #20
 8009094:	f1c2 020c 	rsb	r2, r2, #12
 8009098:	fa01 f00c 	lsl.w	r0, r1, ip
 800909c:	fa21 f102 	lsr.w	r1, r1, r2
 80090a0:	e00c      	b.n	80090bc <__adddf3+0x184>
 80090a2:	f102 0214 	add.w	r2, r2, #20
 80090a6:	bfd8      	it	le
 80090a8:	f1c2 0c20 	rsble	ip, r2, #32
 80090ac:	fa01 f102 	lsl.w	r1, r1, r2
 80090b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80090b4:	bfdc      	itt	le
 80090b6:	ea41 010c 	orrle.w	r1, r1, ip
 80090ba:	4090      	lslle	r0, r2
 80090bc:	1ae4      	subs	r4, r4, r3
 80090be:	bfa2      	ittt	ge
 80090c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80090c4:	4329      	orrge	r1, r5
 80090c6:	bd30      	popge	{r4, r5, pc}
 80090c8:	ea6f 0404 	mvn.w	r4, r4
 80090cc:	3c1f      	subs	r4, #31
 80090ce:	da1c      	bge.n	800910a <__adddf3+0x1d2>
 80090d0:	340c      	adds	r4, #12
 80090d2:	dc0e      	bgt.n	80090f2 <__adddf3+0x1ba>
 80090d4:	f104 0414 	add.w	r4, r4, #20
 80090d8:	f1c4 0220 	rsb	r2, r4, #32
 80090dc:	fa20 f004 	lsr.w	r0, r0, r4
 80090e0:	fa01 f302 	lsl.w	r3, r1, r2
 80090e4:	ea40 0003 	orr.w	r0, r0, r3
 80090e8:	fa21 f304 	lsr.w	r3, r1, r4
 80090ec:	ea45 0103 	orr.w	r1, r5, r3
 80090f0:	bd30      	pop	{r4, r5, pc}
 80090f2:	f1c4 040c 	rsb	r4, r4, #12
 80090f6:	f1c4 0220 	rsb	r2, r4, #32
 80090fa:	fa20 f002 	lsr.w	r0, r0, r2
 80090fe:	fa01 f304 	lsl.w	r3, r1, r4
 8009102:	ea40 0003 	orr.w	r0, r0, r3
 8009106:	4629      	mov	r1, r5
 8009108:	bd30      	pop	{r4, r5, pc}
 800910a:	fa21 f004 	lsr.w	r0, r1, r4
 800910e:	4629      	mov	r1, r5
 8009110:	bd30      	pop	{r4, r5, pc}
 8009112:	f094 0f00 	teq	r4, #0
 8009116:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800911a:	bf06      	itte	eq
 800911c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009120:	3401      	addeq	r4, #1
 8009122:	3d01      	subne	r5, #1
 8009124:	e74e      	b.n	8008fc4 <__adddf3+0x8c>
 8009126:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800912a:	bf18      	it	ne
 800912c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009130:	d029      	beq.n	8009186 <__adddf3+0x24e>
 8009132:	ea94 0f05 	teq	r4, r5
 8009136:	bf08      	it	eq
 8009138:	ea90 0f02 	teqeq	r0, r2
 800913c:	d005      	beq.n	800914a <__adddf3+0x212>
 800913e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009142:	bf04      	itt	eq
 8009144:	4619      	moveq	r1, r3
 8009146:	4610      	moveq	r0, r2
 8009148:	bd30      	pop	{r4, r5, pc}
 800914a:	ea91 0f03 	teq	r1, r3
 800914e:	bf1e      	ittt	ne
 8009150:	2100      	movne	r1, #0
 8009152:	2000      	movne	r0, #0
 8009154:	bd30      	popne	{r4, r5, pc}
 8009156:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800915a:	d105      	bne.n	8009168 <__adddf3+0x230>
 800915c:	0040      	lsls	r0, r0, #1
 800915e:	4149      	adcs	r1, r1
 8009160:	bf28      	it	cs
 8009162:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009166:	bd30      	pop	{r4, r5, pc}
 8009168:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800916c:	bf3c      	itt	cc
 800916e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8009172:	bd30      	popcc	{r4, r5, pc}
 8009174:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009178:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800917c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009180:	f04f 0000 	mov.w	r0, #0
 8009184:	bd30      	pop	{r4, r5, pc}
 8009186:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800918a:	bf1a      	itte	ne
 800918c:	4619      	movne	r1, r3
 800918e:	4610      	movne	r0, r2
 8009190:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8009194:	bf1c      	itt	ne
 8009196:	460b      	movne	r3, r1
 8009198:	4602      	movne	r2, r0
 800919a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800919e:	bf06      	itte	eq
 80091a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80091a4:	ea91 0f03 	teqeq	r1, r3
 80091a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80091ac:	bd30      	pop	{r4, r5, pc}
 80091ae:	bf00      	nop

080091b0 <__aeabi_ui2d>:
 80091b0:	f090 0f00 	teq	r0, #0
 80091b4:	bf04      	itt	eq
 80091b6:	2100      	moveq	r1, #0
 80091b8:	4770      	bxeq	lr
 80091ba:	b530      	push	{r4, r5, lr}
 80091bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80091c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80091c4:	f04f 0500 	mov.w	r5, #0
 80091c8:	f04f 0100 	mov.w	r1, #0
 80091cc:	e750      	b.n	8009070 <__adddf3+0x138>
 80091ce:	bf00      	nop

080091d0 <__aeabi_i2d>:
 80091d0:	f090 0f00 	teq	r0, #0
 80091d4:	bf04      	itt	eq
 80091d6:	2100      	moveq	r1, #0
 80091d8:	4770      	bxeq	lr
 80091da:	b530      	push	{r4, r5, lr}
 80091dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80091e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80091e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80091e8:	bf48      	it	mi
 80091ea:	4240      	negmi	r0, r0
 80091ec:	f04f 0100 	mov.w	r1, #0
 80091f0:	e73e      	b.n	8009070 <__adddf3+0x138>
 80091f2:	bf00      	nop

080091f4 <__aeabi_f2d>:
 80091f4:	0042      	lsls	r2, r0, #1
 80091f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80091fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80091fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009202:	bf1f      	itttt	ne
 8009204:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009208:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800920c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009210:	4770      	bxne	lr
 8009212:	f092 0f00 	teq	r2, #0
 8009216:	bf14      	ite	ne
 8009218:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800921c:	4770      	bxeq	lr
 800921e:	b530      	push	{r4, r5, lr}
 8009220:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009224:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009228:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800922c:	e720      	b.n	8009070 <__adddf3+0x138>
 800922e:	bf00      	nop

08009230 <__aeabi_ul2d>:
 8009230:	ea50 0201 	orrs.w	r2, r0, r1
 8009234:	bf08      	it	eq
 8009236:	4770      	bxeq	lr
 8009238:	b530      	push	{r4, r5, lr}
 800923a:	f04f 0500 	mov.w	r5, #0
 800923e:	e00a      	b.n	8009256 <__aeabi_l2d+0x16>

08009240 <__aeabi_l2d>:
 8009240:	ea50 0201 	orrs.w	r2, r0, r1
 8009244:	bf08      	it	eq
 8009246:	4770      	bxeq	lr
 8009248:	b530      	push	{r4, r5, lr}
 800924a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800924e:	d502      	bpl.n	8009256 <__aeabi_l2d+0x16>
 8009250:	4240      	negs	r0, r0
 8009252:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009256:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800925a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800925e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009262:	f43f aedc 	beq.w	800901e <__adddf3+0xe6>
 8009266:	f04f 0203 	mov.w	r2, #3
 800926a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800926e:	bf18      	it	ne
 8009270:	3203      	addne	r2, #3
 8009272:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009276:	bf18      	it	ne
 8009278:	3203      	addne	r2, #3
 800927a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800927e:	f1c2 0320 	rsb	r3, r2, #32
 8009282:	fa00 fc03 	lsl.w	ip, r0, r3
 8009286:	fa20 f002 	lsr.w	r0, r0, r2
 800928a:	fa01 fe03 	lsl.w	lr, r1, r3
 800928e:	ea40 000e 	orr.w	r0, r0, lr
 8009292:	fa21 f102 	lsr.w	r1, r1, r2
 8009296:	4414      	add	r4, r2
 8009298:	e6c1      	b.n	800901e <__adddf3+0xe6>
 800929a:	bf00      	nop

0800929c <__aeabi_dmul>:
 800929c:	b570      	push	{r4, r5, r6, lr}
 800929e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80092a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80092a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80092aa:	bf1d      	ittte	ne
 80092ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80092b0:	ea94 0f0c 	teqne	r4, ip
 80092b4:	ea95 0f0c 	teqne	r5, ip
 80092b8:	f000 f8de 	bleq	8009478 <__aeabi_dmul+0x1dc>
 80092bc:	442c      	add	r4, r5
 80092be:	ea81 0603 	eor.w	r6, r1, r3
 80092c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80092c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80092ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80092ce:	bf18      	it	ne
 80092d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80092d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80092d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092dc:	d038      	beq.n	8009350 <__aeabi_dmul+0xb4>
 80092de:	fba0 ce02 	umull	ip, lr, r0, r2
 80092e2:	f04f 0500 	mov.w	r5, #0
 80092e6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80092ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80092ee:	fbe0 e503 	umlal	lr, r5, r0, r3
 80092f2:	f04f 0600 	mov.w	r6, #0
 80092f6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80092fa:	f09c 0f00 	teq	ip, #0
 80092fe:	bf18      	it	ne
 8009300:	f04e 0e01 	orrne.w	lr, lr, #1
 8009304:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009308:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800930c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009310:	d204      	bcs.n	800931c <__aeabi_dmul+0x80>
 8009312:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009316:	416d      	adcs	r5, r5
 8009318:	eb46 0606 	adc.w	r6, r6, r6
 800931c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009320:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009324:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009328:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800932c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009330:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009334:	bf88      	it	hi
 8009336:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800933a:	d81e      	bhi.n	800937a <__aeabi_dmul+0xde>
 800933c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009340:	bf08      	it	eq
 8009342:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009346:	f150 0000 	adcs.w	r0, r0, #0
 800934a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800934e:	bd70      	pop	{r4, r5, r6, pc}
 8009350:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009354:	ea46 0101 	orr.w	r1, r6, r1
 8009358:	ea40 0002 	orr.w	r0, r0, r2
 800935c:	ea81 0103 	eor.w	r1, r1, r3
 8009360:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009364:	bfc2      	ittt	gt
 8009366:	ebd4 050c 	rsbsgt	r5, r4, ip
 800936a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800936e:	bd70      	popgt	{r4, r5, r6, pc}
 8009370:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009374:	f04f 0e00 	mov.w	lr, #0
 8009378:	3c01      	subs	r4, #1
 800937a:	f300 80ab 	bgt.w	80094d4 <__aeabi_dmul+0x238>
 800937e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8009382:	bfde      	ittt	le
 8009384:	2000      	movle	r0, #0
 8009386:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800938a:	bd70      	pople	{r4, r5, r6, pc}
 800938c:	f1c4 0400 	rsb	r4, r4, #0
 8009390:	3c20      	subs	r4, #32
 8009392:	da35      	bge.n	8009400 <__aeabi_dmul+0x164>
 8009394:	340c      	adds	r4, #12
 8009396:	dc1b      	bgt.n	80093d0 <__aeabi_dmul+0x134>
 8009398:	f104 0414 	add.w	r4, r4, #20
 800939c:	f1c4 0520 	rsb	r5, r4, #32
 80093a0:	fa00 f305 	lsl.w	r3, r0, r5
 80093a4:	fa20 f004 	lsr.w	r0, r0, r4
 80093a8:	fa01 f205 	lsl.w	r2, r1, r5
 80093ac:	ea40 0002 	orr.w	r0, r0, r2
 80093b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80093b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80093b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80093bc:	fa21 f604 	lsr.w	r6, r1, r4
 80093c0:	eb42 0106 	adc.w	r1, r2, r6
 80093c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80093c8:	bf08      	it	eq
 80093ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80093ce:	bd70      	pop	{r4, r5, r6, pc}
 80093d0:	f1c4 040c 	rsb	r4, r4, #12
 80093d4:	f1c4 0520 	rsb	r5, r4, #32
 80093d8:	fa00 f304 	lsl.w	r3, r0, r4
 80093dc:	fa20 f005 	lsr.w	r0, r0, r5
 80093e0:	fa01 f204 	lsl.w	r2, r1, r4
 80093e4:	ea40 0002 	orr.w	r0, r0, r2
 80093e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80093ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80093f0:	f141 0100 	adc.w	r1, r1, #0
 80093f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80093f8:	bf08      	it	eq
 80093fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80093fe:	bd70      	pop	{r4, r5, r6, pc}
 8009400:	f1c4 0520 	rsb	r5, r4, #32
 8009404:	fa00 f205 	lsl.w	r2, r0, r5
 8009408:	ea4e 0e02 	orr.w	lr, lr, r2
 800940c:	fa20 f304 	lsr.w	r3, r0, r4
 8009410:	fa01 f205 	lsl.w	r2, r1, r5
 8009414:	ea43 0302 	orr.w	r3, r3, r2
 8009418:	fa21 f004 	lsr.w	r0, r1, r4
 800941c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009420:	fa21 f204 	lsr.w	r2, r1, r4
 8009424:	ea20 0002 	bic.w	r0, r0, r2
 8009428:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800942c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009430:	bf08      	it	eq
 8009432:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009436:	bd70      	pop	{r4, r5, r6, pc}
 8009438:	f094 0f00 	teq	r4, #0
 800943c:	d10f      	bne.n	800945e <__aeabi_dmul+0x1c2>
 800943e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009442:	0040      	lsls	r0, r0, #1
 8009444:	eb41 0101 	adc.w	r1, r1, r1
 8009448:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800944c:	bf08      	it	eq
 800944e:	3c01      	subeq	r4, #1
 8009450:	d0f7      	beq.n	8009442 <__aeabi_dmul+0x1a6>
 8009452:	ea41 0106 	orr.w	r1, r1, r6
 8009456:	f095 0f00 	teq	r5, #0
 800945a:	bf18      	it	ne
 800945c:	4770      	bxne	lr
 800945e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009462:	0052      	lsls	r2, r2, #1
 8009464:	eb43 0303 	adc.w	r3, r3, r3
 8009468:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800946c:	bf08      	it	eq
 800946e:	3d01      	subeq	r5, #1
 8009470:	d0f7      	beq.n	8009462 <__aeabi_dmul+0x1c6>
 8009472:	ea43 0306 	orr.w	r3, r3, r6
 8009476:	4770      	bx	lr
 8009478:	ea94 0f0c 	teq	r4, ip
 800947c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009480:	bf18      	it	ne
 8009482:	ea95 0f0c 	teqne	r5, ip
 8009486:	d00c      	beq.n	80094a2 <__aeabi_dmul+0x206>
 8009488:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800948c:	bf18      	it	ne
 800948e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009492:	d1d1      	bne.n	8009438 <__aeabi_dmul+0x19c>
 8009494:	ea81 0103 	eor.w	r1, r1, r3
 8009498:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800949c:	f04f 0000 	mov.w	r0, #0
 80094a0:	bd70      	pop	{r4, r5, r6, pc}
 80094a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80094a6:	bf06      	itte	eq
 80094a8:	4610      	moveq	r0, r2
 80094aa:	4619      	moveq	r1, r3
 80094ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80094b0:	d019      	beq.n	80094e6 <__aeabi_dmul+0x24a>
 80094b2:	ea94 0f0c 	teq	r4, ip
 80094b6:	d102      	bne.n	80094be <__aeabi_dmul+0x222>
 80094b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80094bc:	d113      	bne.n	80094e6 <__aeabi_dmul+0x24a>
 80094be:	ea95 0f0c 	teq	r5, ip
 80094c2:	d105      	bne.n	80094d0 <__aeabi_dmul+0x234>
 80094c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80094c8:	bf1c      	itt	ne
 80094ca:	4610      	movne	r0, r2
 80094cc:	4619      	movne	r1, r3
 80094ce:	d10a      	bne.n	80094e6 <__aeabi_dmul+0x24a>
 80094d0:	ea81 0103 	eor.w	r1, r1, r3
 80094d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80094d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80094dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80094e0:	f04f 0000 	mov.w	r0, #0
 80094e4:	bd70      	pop	{r4, r5, r6, pc}
 80094e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80094ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80094ee:	bd70      	pop	{r4, r5, r6, pc}

080094f0 <__aeabi_ddiv>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80094f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80094fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80094fe:	bf1d      	ittte	ne
 8009500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009504:	ea94 0f0c 	teqne	r4, ip
 8009508:	ea95 0f0c 	teqne	r5, ip
 800950c:	f000 f8a7 	bleq	800965e <__aeabi_ddiv+0x16e>
 8009510:	eba4 0405 	sub.w	r4, r4, r5
 8009514:	ea81 0e03 	eor.w	lr, r1, r3
 8009518:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800951c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009520:	f000 8088 	beq.w	8009634 <__aeabi_ddiv+0x144>
 8009524:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009528:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800952c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009530:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009534:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009538:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800953c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009540:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009544:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009548:	429d      	cmp	r5, r3
 800954a:	bf08      	it	eq
 800954c:	4296      	cmpeq	r6, r2
 800954e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009552:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009556:	d202      	bcs.n	800955e <__aeabi_ddiv+0x6e>
 8009558:	085b      	lsrs	r3, r3, #1
 800955a:	ea4f 0232 	mov.w	r2, r2, rrx
 800955e:	1ab6      	subs	r6, r6, r2
 8009560:	eb65 0503 	sbc.w	r5, r5, r3
 8009564:	085b      	lsrs	r3, r3, #1
 8009566:	ea4f 0232 	mov.w	r2, r2, rrx
 800956a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800956e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009572:	ebb6 0e02 	subs.w	lr, r6, r2
 8009576:	eb75 0e03 	sbcs.w	lr, r5, r3
 800957a:	bf22      	ittt	cs
 800957c:	1ab6      	subcs	r6, r6, r2
 800957e:	4675      	movcs	r5, lr
 8009580:	ea40 000c 	orrcs.w	r0, r0, ip
 8009584:	085b      	lsrs	r3, r3, #1
 8009586:	ea4f 0232 	mov.w	r2, r2, rrx
 800958a:	ebb6 0e02 	subs.w	lr, r6, r2
 800958e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009592:	bf22      	ittt	cs
 8009594:	1ab6      	subcs	r6, r6, r2
 8009596:	4675      	movcs	r5, lr
 8009598:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800959c:	085b      	lsrs	r3, r3, #1
 800959e:	ea4f 0232 	mov.w	r2, r2, rrx
 80095a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80095a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80095aa:	bf22      	ittt	cs
 80095ac:	1ab6      	subcs	r6, r6, r2
 80095ae:	4675      	movcs	r5, lr
 80095b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80095b4:	085b      	lsrs	r3, r3, #1
 80095b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80095ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80095be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80095c2:	bf22      	ittt	cs
 80095c4:	1ab6      	subcs	r6, r6, r2
 80095c6:	4675      	movcs	r5, lr
 80095c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80095cc:	ea55 0e06 	orrs.w	lr, r5, r6
 80095d0:	d018      	beq.n	8009604 <__aeabi_ddiv+0x114>
 80095d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80095d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80095da:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80095de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80095e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80095e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80095ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80095ee:	d1c0      	bne.n	8009572 <__aeabi_ddiv+0x82>
 80095f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80095f4:	d10b      	bne.n	800960e <__aeabi_ddiv+0x11e>
 80095f6:	ea41 0100 	orr.w	r1, r1, r0
 80095fa:	f04f 0000 	mov.w	r0, #0
 80095fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009602:	e7b6      	b.n	8009572 <__aeabi_ddiv+0x82>
 8009604:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009608:	bf04      	itt	eq
 800960a:	4301      	orreq	r1, r0
 800960c:	2000      	moveq	r0, #0
 800960e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009612:	bf88      	it	hi
 8009614:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009618:	f63f aeaf 	bhi.w	800937a <__aeabi_dmul+0xde>
 800961c:	ebb5 0c03 	subs.w	ip, r5, r3
 8009620:	bf04      	itt	eq
 8009622:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009626:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800962a:	f150 0000 	adcs.w	r0, r0, #0
 800962e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009632:	bd70      	pop	{r4, r5, r6, pc}
 8009634:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009638:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800963c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009640:	bfc2      	ittt	gt
 8009642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800964a:	bd70      	popgt	{r4, r5, r6, pc}
 800964c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009650:	f04f 0e00 	mov.w	lr, #0
 8009654:	3c01      	subs	r4, #1
 8009656:	e690      	b.n	800937a <__aeabi_dmul+0xde>
 8009658:	ea45 0e06 	orr.w	lr, r5, r6
 800965c:	e68d      	b.n	800937a <__aeabi_dmul+0xde>
 800965e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009662:	ea94 0f0c 	teq	r4, ip
 8009666:	bf08      	it	eq
 8009668:	ea95 0f0c 	teqeq	r5, ip
 800966c:	f43f af3b 	beq.w	80094e6 <__aeabi_dmul+0x24a>
 8009670:	ea94 0f0c 	teq	r4, ip
 8009674:	d10a      	bne.n	800968c <__aeabi_ddiv+0x19c>
 8009676:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800967a:	f47f af34 	bne.w	80094e6 <__aeabi_dmul+0x24a>
 800967e:	ea95 0f0c 	teq	r5, ip
 8009682:	f47f af25 	bne.w	80094d0 <__aeabi_dmul+0x234>
 8009686:	4610      	mov	r0, r2
 8009688:	4619      	mov	r1, r3
 800968a:	e72c      	b.n	80094e6 <__aeabi_dmul+0x24a>
 800968c:	ea95 0f0c 	teq	r5, ip
 8009690:	d106      	bne.n	80096a0 <__aeabi_ddiv+0x1b0>
 8009692:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009696:	f43f aefd 	beq.w	8009494 <__aeabi_dmul+0x1f8>
 800969a:	4610      	mov	r0, r2
 800969c:	4619      	mov	r1, r3
 800969e:	e722      	b.n	80094e6 <__aeabi_dmul+0x24a>
 80096a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80096a4:	bf18      	it	ne
 80096a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80096aa:	f47f aec5 	bne.w	8009438 <__aeabi_dmul+0x19c>
 80096ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80096b2:	f47f af0d 	bne.w	80094d0 <__aeabi_dmul+0x234>
 80096b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80096ba:	f47f aeeb 	bne.w	8009494 <__aeabi_dmul+0x1f8>
 80096be:	e712      	b.n	80094e6 <__aeabi_dmul+0x24a>

080096c0 <__gedf2>:
 80096c0:	f04f 3cff 	mov.w	ip, #4294967295
 80096c4:	e006      	b.n	80096d4 <__cmpdf2+0x4>
 80096c6:	bf00      	nop

080096c8 <__ledf2>:
 80096c8:	f04f 0c01 	mov.w	ip, #1
 80096cc:	e002      	b.n	80096d4 <__cmpdf2+0x4>
 80096ce:	bf00      	nop

080096d0 <__cmpdf2>:
 80096d0:	f04f 0c01 	mov.w	ip, #1
 80096d4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80096d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80096dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80096e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80096e4:	bf18      	it	ne
 80096e6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80096ea:	d01b      	beq.n	8009724 <__cmpdf2+0x54>
 80096ec:	b001      	add	sp, #4
 80096ee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80096f2:	bf0c      	ite	eq
 80096f4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80096f8:	ea91 0f03 	teqne	r1, r3
 80096fc:	bf02      	ittt	eq
 80096fe:	ea90 0f02 	teqeq	r0, r2
 8009702:	2000      	moveq	r0, #0
 8009704:	4770      	bxeq	lr
 8009706:	f110 0f00 	cmn.w	r0, #0
 800970a:	ea91 0f03 	teq	r1, r3
 800970e:	bf58      	it	pl
 8009710:	4299      	cmppl	r1, r3
 8009712:	bf08      	it	eq
 8009714:	4290      	cmpeq	r0, r2
 8009716:	bf2c      	ite	cs
 8009718:	17d8      	asrcs	r0, r3, #31
 800971a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800971e:	f040 0001 	orr.w	r0, r0, #1
 8009722:	4770      	bx	lr
 8009724:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009728:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800972c:	d102      	bne.n	8009734 <__cmpdf2+0x64>
 800972e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009732:	d107      	bne.n	8009744 <__cmpdf2+0x74>
 8009734:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800973c:	d1d6      	bne.n	80096ec <__cmpdf2+0x1c>
 800973e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009742:	d0d3      	beq.n	80096ec <__cmpdf2+0x1c>
 8009744:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop

0800974c <__aeabi_cdrcmple>:
 800974c:	4684      	mov	ip, r0
 800974e:	4610      	mov	r0, r2
 8009750:	4662      	mov	r2, ip
 8009752:	468c      	mov	ip, r1
 8009754:	4619      	mov	r1, r3
 8009756:	4663      	mov	r3, ip
 8009758:	e000      	b.n	800975c <__aeabi_cdcmpeq>
 800975a:	bf00      	nop

0800975c <__aeabi_cdcmpeq>:
 800975c:	b501      	push	{r0, lr}
 800975e:	f7ff ffb7 	bl	80096d0 <__cmpdf2>
 8009762:	2800      	cmp	r0, #0
 8009764:	bf48      	it	mi
 8009766:	f110 0f00 	cmnmi.w	r0, #0
 800976a:	bd01      	pop	{r0, pc}

0800976c <__aeabi_dcmpeq>:
 800976c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009770:	f7ff fff4 	bl	800975c <__aeabi_cdcmpeq>
 8009774:	bf0c      	ite	eq
 8009776:	2001      	moveq	r0, #1
 8009778:	2000      	movne	r0, #0
 800977a:	f85d fb08 	ldr.w	pc, [sp], #8
 800977e:	bf00      	nop

08009780 <__aeabi_dcmplt>:
 8009780:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009784:	f7ff ffea 	bl	800975c <__aeabi_cdcmpeq>
 8009788:	bf34      	ite	cc
 800978a:	2001      	movcc	r0, #1
 800978c:	2000      	movcs	r0, #0
 800978e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009792:	bf00      	nop

08009794 <__aeabi_dcmple>:
 8009794:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009798:	f7ff ffe0 	bl	800975c <__aeabi_cdcmpeq>
 800979c:	bf94      	ite	ls
 800979e:	2001      	movls	r0, #1
 80097a0:	2000      	movhi	r0, #0
 80097a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80097a6:	bf00      	nop

080097a8 <__aeabi_dcmpge>:
 80097a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80097ac:	f7ff ffce 	bl	800974c <__aeabi_cdrcmple>
 80097b0:	bf94      	ite	ls
 80097b2:	2001      	movls	r0, #1
 80097b4:	2000      	movhi	r0, #0
 80097b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80097ba:	bf00      	nop

080097bc <__aeabi_dcmpgt>:
 80097bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80097c0:	f7ff ffc4 	bl	800974c <__aeabi_cdrcmple>
 80097c4:	bf34      	ite	cc
 80097c6:	2001      	movcc	r0, #1
 80097c8:	2000      	movcs	r0, #0
 80097ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80097ce:	bf00      	nop

080097d0 <__aeabi_d2iz>:
 80097d0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80097d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80097d8:	d215      	bcs.n	8009806 <__aeabi_d2iz+0x36>
 80097da:	d511      	bpl.n	8009800 <__aeabi_d2iz+0x30>
 80097dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80097e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80097e4:	d912      	bls.n	800980c <__aeabi_d2iz+0x3c>
 80097e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80097ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80097ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80097f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80097f6:	fa23 f002 	lsr.w	r0, r3, r2
 80097fa:	bf18      	it	ne
 80097fc:	4240      	negne	r0, r0
 80097fe:	4770      	bx	lr
 8009800:	f04f 0000 	mov.w	r0, #0
 8009804:	4770      	bx	lr
 8009806:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800980a:	d105      	bne.n	8009818 <__aeabi_d2iz+0x48>
 800980c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009810:	bf08      	it	eq
 8009812:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009816:	4770      	bx	lr
 8009818:	f04f 0000 	mov.w	r0, #0
 800981c:	4770      	bx	lr
 800981e:	bf00      	nop

08009820 <__aeabi_d2uiz>:
 8009820:	004a      	lsls	r2, r1, #1
 8009822:	d211      	bcs.n	8009848 <__aeabi_d2uiz+0x28>
 8009824:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009828:	d211      	bcs.n	800984e <__aeabi_d2uiz+0x2e>
 800982a:	d50d      	bpl.n	8009848 <__aeabi_d2uiz+0x28>
 800982c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009830:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009834:	d40e      	bmi.n	8009854 <__aeabi_d2uiz+0x34>
 8009836:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800983a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800983e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009842:	fa23 f002 	lsr.w	r0, r3, r2
 8009846:	4770      	bx	lr
 8009848:	f04f 0000 	mov.w	r0, #0
 800984c:	4770      	bx	lr
 800984e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009852:	d102      	bne.n	800985a <__aeabi_d2uiz+0x3a>
 8009854:	f04f 30ff 	mov.w	r0, #4294967295
 8009858:	4770      	bx	lr
 800985a:	f04f 0000 	mov.w	r0, #0
 800985e:	4770      	bx	lr

08009860 <__aeabi_uldivmod>:
 8009860:	b94b      	cbnz	r3, 8009876 <__aeabi_uldivmod+0x16>
 8009862:	b942      	cbnz	r2, 8009876 <__aeabi_uldivmod+0x16>
 8009864:	2900      	cmp	r1, #0
 8009866:	bf08      	it	eq
 8009868:	2800      	cmpeq	r0, #0
 800986a:	d002      	beq.n	8009872 <__aeabi_uldivmod+0x12>
 800986c:	f04f 31ff 	mov.w	r1, #4294967295
 8009870:	4608      	mov	r0, r1
 8009872:	f7ff bb59 	b.w	8008f28 <__aeabi_idiv0>
 8009876:	b082      	sub	sp, #8
 8009878:	46ec      	mov	ip, sp
 800987a:	e92d 5000 	stmdb	sp!, {ip, lr}
 800987e:	f000 f81d 	bl	80098bc <__gnu_uldivmod_helper>
 8009882:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009886:	b002      	add	sp, #8
 8009888:	bc0c      	pop	{r2, r3}
 800988a:	4770      	bx	lr

0800988c <__gnu_ldivmod_helper>:
 800988c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009890:	4617      	mov	r7, r2
 8009892:	4680      	mov	r8, r0
 8009894:	4689      	mov	r9, r1
 8009896:	469a      	mov	sl, r3
 8009898:	9e08      	ldr	r6, [sp, #32]
 800989a:	f000 f827 	bl	80098ec <__divdi3>
 800989e:	fba7 4500 	umull	r4, r5, r7, r0
 80098a2:	fb07 f701 	mul.w	r7, r7, r1
 80098a6:	fb00 720a 	mla	r2, r0, sl, r7
 80098aa:	4415      	add	r5, r2
 80098ac:	ebb8 0404 	subs.w	r4, r8, r4
 80098b0:	eb69 0505 	sbc.w	r5, r9, r5
 80098b4:	e9c6 4500 	strd	r4, r5, [r6]
 80098b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080098bc <__gnu_uldivmod_helper>:
 80098bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098c0:	4617      	mov	r7, r2
 80098c2:	4680      	mov	r8, r0
 80098c4:	4689      	mov	r9, r1
 80098c6:	461d      	mov	r5, r3
 80098c8:	9e08      	ldr	r6, [sp, #32]
 80098ca:	f000 f9b9 	bl	8009c40 <__udivdi3>
 80098ce:	fb00 f305 	mul.w	r3, r0, r5
 80098d2:	fba0 4507 	umull	r4, r5, r0, r7
 80098d6:	fb07 3701 	mla	r7, r7, r1, r3
 80098da:	443d      	add	r5, r7
 80098dc:	ebb8 0404 	subs.w	r4, r8, r4
 80098e0:	eb69 0505 	sbc.w	r5, r9, r5
 80098e4:	e9c6 4500 	strd	r4, r5, [r6]
 80098e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080098ec <__divdi3>:
 80098ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f0:	4244      	negs	r4, r0
 80098f2:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 80098f6:	2900      	cmp	r1, #0
 80098f8:	f04f 36ff 	mov.w	r6, #4294967295
 80098fc:	bfa2      	ittt	ge
 80098fe:	4604      	movge	r4, r0
 8009900:	460d      	movge	r5, r1
 8009902:	2600      	movge	r6, #0
 8009904:	2b00      	cmp	r3, #0
 8009906:	b085      	sub	sp, #20
 8009908:	f2c0 80c7 	blt.w	8009a9a <__divdi3+0x1ae>
 800990c:	4620      	mov	r0, r4
 800990e:	46aa      	mov	sl, r5
 8009910:	4694      	mov	ip, r2
 8009912:	4619      	mov	r1, r3
 8009914:	4690      	mov	r8, r2
 8009916:	4627      	mov	r7, r4
 8009918:	46a9      	mov	r9, r5
 800991a:	2b00      	cmp	r3, #0
 800991c:	d158      	bne.n	80099d0 <__divdi3+0xe4>
 800991e:	42aa      	cmp	r2, r5
 8009920:	d96c      	bls.n	80099fc <__divdi3+0x110>
 8009922:	fab2 f382 	clz	r3, r2
 8009926:	b15b      	cbz	r3, 8009940 <__divdi3+0x54>
 8009928:	f1c3 0220 	rsb	r2, r3, #32
 800992c:	fa05 f903 	lsl.w	r9, r5, r3
 8009930:	fa24 f202 	lsr.w	r2, r4, r2
 8009934:	fa0c f803 	lsl.w	r8, ip, r3
 8009938:	ea42 0909 	orr.w	r9, r2, r9
 800993c:	fa04 f703 	lsl.w	r7, r4, r3
 8009940:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009944:	4648      	mov	r0, r9
 8009946:	4621      	mov	r1, r4
 8009948:	fa1f fa88 	uxth.w	sl, r8
 800994c:	f7ff f9b0 	bl	8008cb0 <__aeabi_uidiv>
 8009950:	4621      	mov	r1, r4
 8009952:	4683      	mov	fp, r0
 8009954:	4648      	mov	r0, r9
 8009956:	f7ff fad9 	bl	8008f0c <__aeabi_uidivmod>
 800995a:	0c3a      	lsrs	r2, r7, #16
 800995c:	fb0a f00b 	mul.w	r0, sl, fp
 8009960:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009964:	4288      	cmp	r0, r1
 8009966:	d90b      	bls.n	8009980 <__divdi3+0x94>
 8009968:	eb11 0108 	adds.w	r1, r1, r8
 800996c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009970:	d205      	bcs.n	800997e <__divdi3+0x92>
 8009972:	4288      	cmp	r0, r1
 8009974:	bf84      	itt	hi
 8009976:	f1ab 0b02 	subhi.w	fp, fp, #2
 800997a:	4441      	addhi	r1, r8
 800997c:	d800      	bhi.n	8009980 <__divdi3+0x94>
 800997e:	469b      	mov	fp, r3
 8009980:	ebc0 0901 	rsb	r9, r0, r1
 8009984:	4621      	mov	r1, r4
 8009986:	4648      	mov	r0, r9
 8009988:	b2bf      	uxth	r7, r7
 800998a:	f7ff f991 	bl	8008cb0 <__aeabi_uidiv>
 800998e:	4621      	mov	r1, r4
 8009990:	4605      	mov	r5, r0
 8009992:	4648      	mov	r0, r9
 8009994:	f7ff faba 	bl	8008f0c <__aeabi_uidivmod>
 8009998:	fb0a fa05 	mul.w	sl, sl, r5
 800999c:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 80099a0:	458a      	cmp	sl, r1
 80099a2:	d909      	bls.n	80099b8 <__divdi3+0xcc>
 80099a4:	eb11 0808 	adds.w	r8, r1, r8
 80099a8:	f105 33ff 	add.w	r3, r5, #4294967295
 80099ac:	d203      	bcs.n	80099b6 <__divdi3+0xca>
 80099ae:	45c2      	cmp	sl, r8
 80099b0:	bf88      	it	hi
 80099b2:	3d02      	subhi	r5, #2
 80099b4:	d800      	bhi.n	80099b8 <__divdi3+0xcc>
 80099b6:	461d      	mov	r5, r3
 80099b8:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 80099bc:	2400      	movs	r4, #0
 80099be:	4618      	mov	r0, r3
 80099c0:	4621      	mov	r1, r4
 80099c2:	b116      	cbz	r6, 80099ca <__divdi3+0xde>
 80099c4:	4240      	negs	r0, r0
 80099c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80099ca:	b005      	add	sp, #20
 80099cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099d0:	42ab      	cmp	r3, r5
 80099d2:	bf84      	itt	hi
 80099d4:	2400      	movhi	r4, #0
 80099d6:	4623      	movhi	r3, r4
 80099d8:	d8f1      	bhi.n	80099be <__divdi3+0xd2>
 80099da:	fab1 f581 	clz	r5, r1
 80099de:	2d00      	cmp	r5, #0
 80099e0:	f040 80b5 	bne.w	8009b4e <__divdi3+0x262>
 80099e4:	4551      	cmp	r1, sl
 80099e6:	bf28      	it	cs
 80099e8:	4282      	cmpcs	r2, r0
 80099ea:	bf8c      	ite	hi
 80099ec:	2400      	movhi	r4, #0
 80099ee:	2401      	movls	r4, #1
 80099f0:	bf9c      	itt	ls
 80099f2:	2301      	movls	r3, #1
 80099f4:	462c      	movls	r4, r5
 80099f6:	d9e2      	bls.n	80099be <__divdi3+0xd2>
 80099f8:	4623      	mov	r3, r4
 80099fa:	e7e0      	b.n	80099be <__divdi3+0xd2>
 80099fc:	b922      	cbnz	r2, 8009a08 <__divdi3+0x11c>
 80099fe:	4611      	mov	r1, r2
 8009a00:	2001      	movs	r0, #1
 8009a02:	f7ff f955 	bl	8008cb0 <__aeabi_uidiv>
 8009a06:	4680      	mov	r8, r0
 8009a08:	fab8 f388 	clz	r3, r8
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d149      	bne.n	8009aa4 <__divdi3+0x1b8>
 8009a10:	ebc8 0909 	rsb	r9, r8, r9
 8009a14:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009a18:	fa1f fa88 	uxth.w	sl, r8
 8009a1c:	2401      	movs	r4, #1
 8009a1e:	4629      	mov	r1, r5
 8009a20:	4648      	mov	r0, r9
 8009a22:	f7ff f945 	bl	8008cb0 <__aeabi_uidiv>
 8009a26:	4629      	mov	r1, r5
 8009a28:	4683      	mov	fp, r0
 8009a2a:	4648      	mov	r0, r9
 8009a2c:	f7ff fa6e 	bl	8008f0c <__aeabi_uidivmod>
 8009a30:	0c3a      	lsrs	r2, r7, #16
 8009a32:	fb0a f00b 	mul.w	r0, sl, fp
 8009a36:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009a3a:	4288      	cmp	r0, r1
 8009a3c:	d90c      	bls.n	8009a58 <__divdi3+0x16c>
 8009a3e:	eb11 0108 	adds.w	r1, r1, r8
 8009a42:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009a46:	f080 80f2 	bcs.w	8009c2e <__divdi3+0x342>
 8009a4a:	4288      	cmp	r0, r1
 8009a4c:	bf84      	itt	hi
 8009a4e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009a52:	4441      	addhi	r1, r8
 8009a54:	f240 80eb 	bls.w	8009c2e <__divdi3+0x342>
 8009a58:	1a0a      	subs	r2, r1, r0
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	9201      	str	r2, [sp, #4]
 8009a60:	f7ff f926 	bl	8008cb0 <__aeabi_uidiv>
 8009a64:	9a01      	ldr	r2, [sp, #4]
 8009a66:	4629      	mov	r1, r5
 8009a68:	b2bf      	uxth	r7, r7
 8009a6a:	4681      	mov	r9, r0
 8009a6c:	4610      	mov	r0, r2
 8009a6e:	f7ff fa4d 	bl	8008f0c <__aeabi_uidivmod>
 8009a72:	fb0a fa09 	mul.w	sl, sl, r9
 8009a76:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009a7a:	458a      	cmp	sl, r1
 8009a7c:	d90a      	bls.n	8009a94 <__divdi3+0x1a8>
 8009a7e:	eb11 0808 	adds.w	r8, r1, r8
 8009a82:	f109 33ff 	add.w	r3, r9, #4294967295
 8009a86:	d204      	bcs.n	8009a92 <__divdi3+0x1a6>
 8009a88:	45c2      	cmp	sl, r8
 8009a8a:	bf88      	it	hi
 8009a8c:	f1a9 0902 	subhi.w	r9, r9, #2
 8009a90:	d800      	bhi.n	8009a94 <__divdi3+0x1a8>
 8009a92:	4699      	mov	r9, r3
 8009a94:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009a98:	e791      	b.n	80099be <__divdi3+0xd2>
 8009a9a:	43f6      	mvns	r6, r6
 8009a9c:	4252      	negs	r2, r2
 8009a9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009aa2:	e733      	b.n	800990c <__divdi3+0x20>
 8009aa4:	fa08 f803 	lsl.w	r8, r8, r3
 8009aa8:	f1c3 0b20 	rsb	fp, r3, #32
 8009aac:	fa29 f40b 	lsr.w	r4, r9, fp
 8009ab0:	fa09 f903 	lsl.w	r9, r9, r3
 8009ab4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009ab8:	4620      	mov	r0, r4
 8009aba:	4629      	mov	r1, r5
 8009abc:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009ac0:	409f      	lsls	r7, r3
 8009ac2:	f7ff f8f5 	bl	8008cb0 <__aeabi_uidiv>
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	fa1f fa88 	uxth.w	sl, r8
 8009acc:	ea4b 0b09 	orr.w	fp, fp, r9
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	9201      	str	r2, [sp, #4]
 8009ad6:	f7ff fa19 	bl	8008f0c <__aeabi_uidivmod>
 8009ada:	9a01      	ldr	r2, [sp, #4]
 8009adc:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009ae0:	fb0a f002 	mul.w	r0, sl, r2
 8009ae4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009ae8:	4288      	cmp	r0, r1
 8009aea:	d90b      	bls.n	8009b04 <__divdi3+0x218>
 8009aec:	eb11 0108 	adds.w	r1, r1, r8
 8009af0:	f102 33ff 	add.w	r3, r2, #4294967295
 8009af4:	f080 80a1 	bcs.w	8009c3a <__divdi3+0x34e>
 8009af8:	4288      	cmp	r0, r1
 8009afa:	bf84      	itt	hi
 8009afc:	3a02      	subhi	r2, #2
 8009afe:	4441      	addhi	r1, r8
 8009b00:	f240 809b 	bls.w	8009c3a <__divdi3+0x34e>
 8009b04:	ebc0 0901 	rsb	r9, r0, r1
 8009b08:	4629      	mov	r1, r5
 8009b0a:	4648      	mov	r0, r9
 8009b0c:	9201      	str	r2, [sp, #4]
 8009b0e:	f7ff f8cf 	bl	8008cb0 <__aeabi_uidiv>
 8009b12:	4629      	mov	r1, r5
 8009b14:	fa1f fb8b 	uxth.w	fp, fp
 8009b18:	4604      	mov	r4, r0
 8009b1a:	4648      	mov	r0, r9
 8009b1c:	f7ff f9f6 	bl	8008f0c <__aeabi_uidivmod>
 8009b20:	9a01      	ldr	r2, [sp, #4]
 8009b22:	fb0a f904 	mul.w	r9, sl, r4
 8009b26:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009b2a:	4589      	cmp	r9, r1
 8009b2c:	d90a      	bls.n	8009b44 <__divdi3+0x258>
 8009b2e:	eb11 0108 	adds.w	r1, r1, r8
 8009b32:	f104 33ff 	add.w	r3, r4, #4294967295
 8009b36:	d204      	bcs.n	8009b42 <__divdi3+0x256>
 8009b38:	4589      	cmp	r9, r1
 8009b3a:	bf84      	itt	hi
 8009b3c:	3c02      	subhi	r4, #2
 8009b3e:	4441      	addhi	r1, r8
 8009b40:	d800      	bhi.n	8009b44 <__divdi3+0x258>
 8009b42:	461c      	mov	r4, r3
 8009b44:	ebc9 0901 	rsb	r9, r9, r1
 8009b48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009b4c:	e767      	b.n	8009a1e <__divdi3+0x132>
 8009b4e:	f1c5 0320 	rsb	r3, r5, #32
 8009b52:	40a9      	lsls	r1, r5
 8009b54:	fa22 f803 	lsr.w	r8, r2, r3
 8009b58:	fa2a fb03 	lsr.w	fp, sl, r3
 8009b5c:	ea48 0801 	orr.w	r8, r8, r1
 8009b60:	fa20 f303 	lsr.w	r3, r0, r3
 8009b64:	fa0a fa05 	lsl.w	sl, sl, r5
 8009b68:	4658      	mov	r0, fp
 8009b6a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009b6e:	fa02 fc05 	lsl.w	ip, r2, r5
 8009b72:	4649      	mov	r1, r9
 8009b74:	ea43 0a0a 	orr.w	sl, r3, sl
 8009b78:	f8cd c00c 	str.w	ip, [sp, #12]
 8009b7c:	f7ff f898 	bl	8008cb0 <__aeabi_uidiv>
 8009b80:	4649      	mov	r1, r9
 8009b82:	4604      	mov	r4, r0
 8009b84:	4658      	mov	r0, fp
 8009b86:	f7ff f9c1 	bl	8008f0c <__aeabi_uidivmod>
 8009b8a:	fa1f f288 	uxth.w	r2, r8
 8009b8e:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 8009b92:	fb02 f004 	mul.w	r0, r2, r4
 8009b96:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8009b9a:	4570      	cmp	r0, lr
 8009b9c:	d909      	bls.n	8009bb2 <__divdi3+0x2c6>
 8009b9e:	eb1e 0e08 	adds.w	lr, lr, r8
 8009ba2:	f104 31ff 	add.w	r1, r4, #4294967295
 8009ba6:	d246      	bcs.n	8009c36 <__divdi3+0x34a>
 8009ba8:	4570      	cmp	r0, lr
 8009baa:	bf84      	itt	hi
 8009bac:	3c02      	subhi	r4, #2
 8009bae:	44c6      	addhi	lr, r8
 8009bb0:	d941      	bls.n	8009c36 <__divdi3+0x34a>
 8009bb2:	ebc0 0c0e 	rsb	ip, r0, lr
 8009bb6:	4649      	mov	r1, r9
 8009bb8:	4660      	mov	r0, ip
 8009bba:	9201      	str	r2, [sp, #4]
 8009bbc:	f8cd c008 	str.w	ip, [sp, #8]
 8009bc0:	f7ff f876 	bl	8008cb0 <__aeabi_uidiv>
 8009bc4:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009bc8:	4649      	mov	r1, r9
 8009bca:	fa1f fa8a 	uxth.w	sl, sl
 8009bce:	4683      	mov	fp, r0
 8009bd0:	4660      	mov	r0, ip
 8009bd2:	f7ff f99b 	bl	8008f0c <__aeabi_uidivmod>
 8009bd6:	9a01      	ldr	r2, [sp, #4]
 8009bd8:	fb02 f20b 	mul.w	r2, r2, fp
 8009bdc:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 8009be0:	428a      	cmp	r2, r1
 8009be2:	d90a      	bls.n	8009bfa <__divdi3+0x30e>
 8009be4:	eb11 0108 	adds.w	r1, r1, r8
 8009be8:	f10b 30ff 	add.w	r0, fp, #4294967295
 8009bec:	d221      	bcs.n	8009c32 <__divdi3+0x346>
 8009bee:	428a      	cmp	r2, r1
 8009bf0:	bf84      	itt	hi
 8009bf2:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009bf6:	4441      	addhi	r1, r8
 8009bf8:	d91b      	bls.n	8009c32 <__divdi3+0x346>
 8009bfa:	9803      	ldr	r0, [sp, #12]
 8009bfc:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 8009c00:	1a89      	subs	r1, r1, r2
 8009c02:	fbab 2300 	umull	r2, r3, fp, r0
 8009c06:	4299      	cmp	r1, r3
 8009c08:	d30d      	bcc.n	8009c26 <__divdi3+0x33a>
 8009c0a:	bf14      	ite	ne
 8009c0c:	2300      	movne	r3, #0
 8009c0e:	2301      	moveq	r3, #1
 8009c10:	fa07 f405 	lsl.w	r4, r7, r5
 8009c14:	4294      	cmp	r4, r2
 8009c16:	bf2c      	ite	cs
 8009c18:	2400      	movcs	r4, #0
 8009c1a:	f003 0401 	andcc.w	r4, r3, #1
 8009c1e:	465b      	mov	r3, fp
 8009c20:	2c00      	cmp	r4, #0
 8009c22:	f43f aecc 	beq.w	80099be <__divdi3+0xd2>
 8009c26:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009c2a:	2400      	movs	r4, #0
 8009c2c:	e6c7      	b.n	80099be <__divdi3+0xd2>
 8009c2e:	469b      	mov	fp, r3
 8009c30:	e712      	b.n	8009a58 <__divdi3+0x16c>
 8009c32:	4683      	mov	fp, r0
 8009c34:	e7e1      	b.n	8009bfa <__divdi3+0x30e>
 8009c36:	460c      	mov	r4, r1
 8009c38:	e7bb      	b.n	8009bb2 <__divdi3+0x2c6>
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	e762      	b.n	8009b04 <__divdi3+0x218>
 8009c3e:	bf00      	nop

08009c40 <__udivdi3>:
 8009c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	4606      	mov	r6, r0
 8009c46:	b083      	sub	sp, #12
 8009c48:	460d      	mov	r5, r1
 8009c4a:	4614      	mov	r4, r2
 8009c4c:	4607      	mov	r7, r0
 8009c4e:	4688      	mov	r8, r1
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d151      	bne.n	8009cf8 <__udivdi3+0xb8>
 8009c54:	428a      	cmp	r2, r1
 8009c56:	d964      	bls.n	8009d22 <__udivdi3+0xe2>
 8009c58:	fab2 f382 	clz	r3, r2
 8009c5c:	b15b      	cbz	r3, 8009c76 <__udivdi3+0x36>
 8009c5e:	f1c3 0820 	rsb	r8, r3, #32
 8009c62:	fa01 f503 	lsl.w	r5, r1, r3
 8009c66:	fa20 f808 	lsr.w	r8, r0, r8
 8009c6a:	fa02 f403 	lsl.w	r4, r2, r3
 8009c6e:	ea48 0805 	orr.w	r8, r8, r5
 8009c72:	fa00 f703 	lsl.w	r7, r0, r3
 8009c76:	0c25      	lsrs	r5, r4, #16
 8009c78:	4640      	mov	r0, r8
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	fa1f fa84 	uxth.w	sl, r4
 8009c80:	f7ff f816 	bl	8008cb0 <__aeabi_uidiv>
 8009c84:	4629      	mov	r1, r5
 8009c86:	4681      	mov	r9, r0
 8009c88:	4640      	mov	r0, r8
 8009c8a:	f7ff f93f 	bl	8008f0c <__aeabi_uidivmod>
 8009c8e:	0c3b      	lsrs	r3, r7, #16
 8009c90:	fb0a f009 	mul.w	r0, sl, r9
 8009c94:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009c98:	4288      	cmp	r0, r1
 8009c9a:	d90a      	bls.n	8009cb2 <__udivdi3+0x72>
 8009c9c:	1909      	adds	r1, r1, r4
 8009c9e:	f109 32ff 	add.w	r2, r9, #4294967295
 8009ca2:	d205      	bcs.n	8009cb0 <__udivdi3+0x70>
 8009ca4:	4288      	cmp	r0, r1
 8009ca6:	bf84      	itt	hi
 8009ca8:	f1a9 0902 	subhi.w	r9, r9, #2
 8009cac:	1909      	addhi	r1, r1, r4
 8009cae:	d800      	bhi.n	8009cb2 <__udivdi3+0x72>
 8009cb0:	4691      	mov	r9, r2
 8009cb2:	ebc0 0801 	rsb	r8, r0, r1
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4640      	mov	r0, r8
 8009cba:	b2bf      	uxth	r7, r7
 8009cbc:	f7fe fff8 	bl	8008cb0 <__aeabi_uidiv>
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	f7ff f921 	bl	8008f0c <__aeabi_uidivmod>
 8009cca:	fb0a fa06 	mul.w	sl, sl, r6
 8009cce:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009cd2:	458a      	cmp	sl, r1
 8009cd4:	d909      	bls.n	8009cea <__udivdi3+0xaa>
 8009cd6:	190c      	adds	r4, r1, r4
 8009cd8:	f106 33ff 	add.w	r3, r6, #4294967295
 8009cdc:	f080 8119 	bcs.w	8009f12 <__udivdi3+0x2d2>
 8009ce0:	45a2      	cmp	sl, r4
 8009ce2:	bf88      	it	hi
 8009ce4:	3e02      	subhi	r6, #2
 8009ce6:	f240 8114 	bls.w	8009f12 <__udivdi3+0x2d2>
 8009cea:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 8009cee:	2600      	movs	r6, #0
 8009cf0:	4631      	mov	r1, r6
 8009cf2:	b003      	add	sp, #12
 8009cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf8:	428b      	cmp	r3, r1
 8009cfa:	bf84      	itt	hi
 8009cfc:	2600      	movhi	r6, #0
 8009cfe:	4630      	movhi	r0, r6
 8009d00:	d8f6      	bhi.n	8009cf0 <__udivdi3+0xb0>
 8009d02:	fab3 f483 	clz	r4, r3
 8009d06:	2c00      	cmp	r4, #0
 8009d08:	d15a      	bne.n	8009dc0 <__udivdi3+0x180>
 8009d0a:	428b      	cmp	r3, r1
 8009d0c:	bf28      	it	cs
 8009d0e:	42b2      	cmpcs	r2, r6
 8009d10:	bf8c      	ite	hi
 8009d12:	2600      	movhi	r6, #0
 8009d14:	2601      	movls	r6, #1
 8009d16:	bf9c      	itt	ls
 8009d18:	2001      	movls	r0, #1
 8009d1a:	4626      	movls	r6, r4
 8009d1c:	d9e8      	bls.n	8009cf0 <__udivdi3+0xb0>
 8009d1e:	4630      	mov	r0, r6
 8009d20:	e7e6      	b.n	8009cf0 <__udivdi3+0xb0>
 8009d22:	b922      	cbnz	r2, 8009d2e <__udivdi3+0xee>
 8009d24:	4611      	mov	r1, r2
 8009d26:	2001      	movs	r0, #1
 8009d28:	f7fe ffc2 	bl	8008cb0 <__aeabi_uidiv>
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	fab4 f384 	clz	r3, r4
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	f040 80a2 	bne.w	8009e7c <__udivdi3+0x23c>
 8009d38:	1b2d      	subs	r5, r5, r4
 8009d3a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009d3e:	fa1f fa84 	uxth.w	sl, r4
 8009d42:	2601      	movs	r6, #1
 8009d44:	4641      	mov	r1, r8
 8009d46:	4628      	mov	r0, r5
 8009d48:	f7fe ffb2 	bl	8008cb0 <__aeabi_uidiv>
 8009d4c:	4641      	mov	r1, r8
 8009d4e:	4681      	mov	r9, r0
 8009d50:	4628      	mov	r0, r5
 8009d52:	f7ff f8db 	bl	8008f0c <__aeabi_uidivmod>
 8009d56:	0c3b      	lsrs	r3, r7, #16
 8009d58:	fb0a f009 	mul.w	r0, sl, r9
 8009d5c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009d60:	4288      	cmp	r0, r1
 8009d62:	d90b      	bls.n	8009d7c <__udivdi3+0x13c>
 8009d64:	1909      	adds	r1, r1, r4
 8009d66:	f109 32ff 	add.w	r2, r9, #4294967295
 8009d6a:	f080 80d4 	bcs.w	8009f16 <__udivdi3+0x2d6>
 8009d6e:	4288      	cmp	r0, r1
 8009d70:	bf84      	itt	hi
 8009d72:	f1a9 0902 	subhi.w	r9, r9, #2
 8009d76:	1909      	addhi	r1, r1, r4
 8009d78:	f240 80cd 	bls.w	8009f16 <__udivdi3+0x2d6>
 8009d7c:	ebc0 0b01 	rsb	fp, r0, r1
 8009d80:	4641      	mov	r1, r8
 8009d82:	4658      	mov	r0, fp
 8009d84:	b2bf      	uxth	r7, r7
 8009d86:	f7fe ff93 	bl	8008cb0 <__aeabi_uidiv>
 8009d8a:	4641      	mov	r1, r8
 8009d8c:	4605      	mov	r5, r0
 8009d8e:	4658      	mov	r0, fp
 8009d90:	f7ff f8bc 	bl	8008f0c <__aeabi_uidivmod>
 8009d94:	fb0a fa05 	mul.w	sl, sl, r5
 8009d98:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009d9c:	458a      	cmp	sl, r1
 8009d9e:	d909      	bls.n	8009db4 <__udivdi3+0x174>
 8009da0:	190c      	adds	r4, r1, r4
 8009da2:	f105 33ff 	add.w	r3, r5, #4294967295
 8009da6:	f080 80b8 	bcs.w	8009f1a <__udivdi3+0x2da>
 8009daa:	45a2      	cmp	sl, r4
 8009dac:	bf88      	it	hi
 8009dae:	3d02      	subhi	r5, #2
 8009db0:	f240 80b3 	bls.w	8009f1a <__udivdi3+0x2da>
 8009db4:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 8009db8:	4631      	mov	r1, r6
 8009dba:	b003      	add	sp, #12
 8009dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dc0:	f1c4 0120 	rsb	r1, r4, #32
 8009dc4:	40a3      	lsls	r3, r4
 8009dc6:	fa22 f801 	lsr.w	r8, r2, r1
 8009dca:	fa25 f701 	lsr.w	r7, r5, r1
 8009dce:	ea48 0803 	orr.w	r8, r8, r3
 8009dd2:	4638      	mov	r0, r7
 8009dd4:	fa26 f301 	lsr.w	r3, r6, r1
 8009dd8:	40a5      	lsls	r5, r4
 8009dda:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009dde:	40a2      	lsls	r2, r4
 8009de0:	4649      	mov	r1, r9
 8009de2:	9201      	str	r2, [sp, #4]
 8009de4:	431d      	orrs	r5, r3
 8009de6:	f7fe ff63 	bl	8008cb0 <__aeabi_uidiv>
 8009dea:	4649      	mov	r1, r9
 8009dec:	4683      	mov	fp, r0
 8009dee:	4638      	mov	r0, r7
 8009df0:	f7ff f88c 	bl	8008f0c <__aeabi_uidivmod>
 8009df4:	fa1f f288 	uxth.w	r2, r8
 8009df8:	0c2f      	lsrs	r7, r5, #16
 8009dfa:	fb02 f00b 	mul.w	r0, r2, fp
 8009dfe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8009e02:	42b8      	cmp	r0, r7
 8009e04:	d906      	bls.n	8009e14 <__udivdi3+0x1d4>
 8009e06:	eb17 0708 	adds.w	r7, r7, r8
 8009e0a:	f10b 31ff 	add.w	r1, fp, #4294967295
 8009e0e:	f0c0 808d 	bcc.w	8009f2c <__udivdi3+0x2ec>
 8009e12:	468b      	mov	fp, r1
 8009e14:	1a3f      	subs	r7, r7, r0
 8009e16:	4649      	mov	r1, r9
 8009e18:	4638      	mov	r0, r7
 8009e1a:	9200      	str	r2, [sp, #0]
 8009e1c:	f7fe ff48 	bl	8008cb0 <__aeabi_uidiv>
 8009e20:	4649      	mov	r1, r9
 8009e22:	b2ad      	uxth	r5, r5
 8009e24:	4682      	mov	sl, r0
 8009e26:	4638      	mov	r0, r7
 8009e28:	f7ff f870 	bl	8008f0c <__aeabi_uidivmod>
 8009e2c:	9a00      	ldr	r2, [sp, #0]
 8009e2e:	fb02 f20a 	mul.w	r2, r2, sl
 8009e32:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 8009e36:	428a      	cmp	r2, r1
 8009e38:	d905      	bls.n	8009e46 <__udivdi3+0x206>
 8009e3a:	eb11 0108 	adds.w	r1, r1, r8
 8009e3e:	f10a 30ff 	add.w	r0, sl, #4294967295
 8009e42:	d36c      	bcc.n	8009f1e <__udivdi3+0x2de>
 8009e44:	4682      	mov	sl, r0
 8009e46:	9d01      	ldr	r5, [sp, #4]
 8009e48:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 8009e4c:	1a89      	subs	r1, r1, r2
 8009e4e:	fba0 2305 	umull	r2, r3, r0, r5
 8009e52:	4299      	cmp	r1, r3
 8009e54:	d30c      	bcc.n	8009e70 <__udivdi3+0x230>
 8009e56:	fa06 f604 	lsl.w	r6, r6, r4
 8009e5a:	bf14      	ite	ne
 8009e5c:	2100      	movne	r1, #0
 8009e5e:	2101      	moveq	r1, #1
 8009e60:	4296      	cmp	r6, r2
 8009e62:	bf2c      	ite	cs
 8009e64:	2600      	movcs	r6, #0
 8009e66:	f001 0601 	andcc.w	r6, r1, #1
 8009e6a:	2e00      	cmp	r6, #0
 8009e6c:	f43f af40 	beq.w	8009cf0 <__udivdi3+0xb0>
 8009e70:	2600      	movs	r6, #0
 8009e72:	3801      	subs	r0, #1
 8009e74:	4631      	mov	r1, r6
 8009e76:	b003      	add	sp, #12
 8009e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7c:	409c      	lsls	r4, r3
 8009e7e:	f1c3 0920 	rsb	r9, r3, #32
 8009e82:	fa25 fa09 	lsr.w	sl, r5, r9
 8009e86:	fa06 f703 	lsl.w	r7, r6, r3
 8009e8a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009e8e:	4650      	mov	r0, sl
 8009e90:	4641      	mov	r1, r8
 8009e92:	409d      	lsls	r5, r3
 8009e94:	f7fe ff0c 	bl	8008cb0 <__aeabi_uidiv>
 8009e98:	4641      	mov	r1, r8
 8009e9a:	fa26 f909 	lsr.w	r9, r6, r9
 8009e9e:	ea49 0905 	orr.w	r9, r9, r5
 8009ea2:	4683      	mov	fp, r0
 8009ea4:	4650      	mov	r0, sl
 8009ea6:	f7ff f831 	bl	8008f0c <__aeabi_uidivmod>
 8009eaa:	fa1f fa84 	uxth.w	sl, r4
 8009eae:	ea4f 4319 	mov.w	r3, r9, lsr #16
 8009eb2:	fb0a f00b 	mul.w	r0, sl, fp
 8009eb6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009eba:	4288      	cmp	r0, r1
 8009ebc:	d909      	bls.n	8009ed2 <__udivdi3+0x292>
 8009ebe:	1909      	adds	r1, r1, r4
 8009ec0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009ec4:	d23a      	bcs.n	8009f3c <__udivdi3+0x2fc>
 8009ec6:	4288      	cmp	r0, r1
 8009ec8:	bf84      	itt	hi
 8009eca:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009ece:	1909      	addhi	r1, r1, r4
 8009ed0:	d934      	bls.n	8009f3c <__udivdi3+0x2fc>
 8009ed2:	1a0d      	subs	r5, r1, r0
 8009ed4:	4641      	mov	r1, r8
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	fa1f f989 	uxth.w	r9, r9
 8009edc:	f7fe fee8 	bl	8008cb0 <__aeabi_uidiv>
 8009ee0:	4641      	mov	r1, r8
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	f7ff f811 	bl	8008f0c <__aeabi_uidivmod>
 8009eea:	fb0a f506 	mul.w	r5, sl, r6
 8009eee:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 8009ef2:	428d      	cmp	r5, r1
 8009ef4:	d909      	bls.n	8009f0a <__udivdi3+0x2ca>
 8009ef6:	1909      	adds	r1, r1, r4
 8009ef8:	f106 33ff 	add.w	r3, r6, #4294967295
 8009efc:	d204      	bcs.n	8009f08 <__udivdi3+0x2c8>
 8009efe:	428d      	cmp	r5, r1
 8009f00:	bf84      	itt	hi
 8009f02:	3e02      	subhi	r6, #2
 8009f04:	1909      	addhi	r1, r1, r4
 8009f06:	d800      	bhi.n	8009f0a <__udivdi3+0x2ca>
 8009f08:	461e      	mov	r6, r3
 8009f0a:	1b4d      	subs	r5, r1, r5
 8009f0c:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 8009f10:	e718      	b.n	8009d44 <__udivdi3+0x104>
 8009f12:	461e      	mov	r6, r3
 8009f14:	e6e9      	b.n	8009cea <__udivdi3+0xaa>
 8009f16:	4691      	mov	r9, r2
 8009f18:	e730      	b.n	8009d7c <__udivdi3+0x13c>
 8009f1a:	461d      	mov	r5, r3
 8009f1c:	e74a      	b.n	8009db4 <__udivdi3+0x174>
 8009f1e:	428a      	cmp	r2, r1
 8009f20:	bf84      	itt	hi
 8009f22:	f1aa 0a02 	subhi.w	sl, sl, #2
 8009f26:	4441      	addhi	r1, r8
 8009f28:	d88d      	bhi.n	8009e46 <__udivdi3+0x206>
 8009f2a:	e78b      	b.n	8009e44 <__udivdi3+0x204>
 8009f2c:	42b8      	cmp	r0, r7
 8009f2e:	bf84      	itt	hi
 8009f30:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009f34:	4447      	addhi	r7, r8
 8009f36:	f63f af6d 	bhi.w	8009e14 <__udivdi3+0x1d4>
 8009f3a:	e76a      	b.n	8009e12 <__udivdi3+0x1d2>
 8009f3c:	469b      	mov	fp, r3
 8009f3e:	e7c8      	b.n	8009ed2 <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

08009f40 <.ARM.exidx>:
 8009f40:	7ffff9ac 	svcvc	0x00fff9ac
 8009f44:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

08009f48 <__RO_BASE__>:
 8009f48:	20000008 	andcs	r0, r0, r8

08009f4c <blanks.6752>:
 8009f4c:	20202020 	eorcs	r2, r0, r0, lsr #32
 8009f50:	20202020 	eorcs	r2, r0, r0, lsr #32
 8009f54:	20202020 	eorcs	r2, r0, r0, lsr #32
 8009f58:	20202020 	eorcs	r2, r0, r0, lsr #32

08009f5c <zeroes.6753>:
 8009f5c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8009f60:	30303030 	eorscc	r3, r0, r0, lsr r0
 8009f64:	30303030 	eorscc	r3, r0, r0, lsr r0
 8009f68:	30303030 	eorscc	r3, r0, r0, lsr r0
 8009f6c:	00000000 	andeq	r0, r0, r0

08009f70 <p05.5301>:
 8009f70:	00000005 	andeq	r0, r0, r5
 8009f74:	00000019 	andeq	r0, r0, r9, lsl r0
 8009f78:	0000007d 	andeq	r0, r0, sp, ror r0
 8009f7c:	00000000 	andeq	r0, r0, r0

08009f80 <__mprec_tens>:
 8009f80:	00000000 	andeq	r0, r0, r0
 8009f84:	3ff00000 	svccc	0x00f00000	; IMB
 8009f88:	00000000 	andeq	r0, r0, r0
 8009f8c:	40240000 	eormi	r0, r4, r0
 8009f90:	00000000 	andeq	r0, r0, r0
 8009f94:	40590000 	subsmi	r0, r9, r0
 8009f98:	00000000 	andeq	r0, r0, r0
 8009f9c:	408f4000 	addmi	r4, pc, r0
 8009fa0:	00000000 	andeq	r0, r0, r0
 8009fa4:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 8009fa8:	00000000 	andeq	r0, r0, r0
 8009fac:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 8009fb0:	00000000 	andeq	r0, r0, r0
 8009fb4:	412e8480 	smlawbmi	lr, r0, r4, r8
 8009fb8:	00000000 	andeq	r0, r0, r0
 8009fbc:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 8009fc0:	00000000 	andeq	r0, r0, r0
 8009fc4:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 8009fc8:	00000000 	andeq	r0, r0, r0
 8009fcc:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 8009fd0:	20000000 	andcs	r0, r0, r0
 8009fd4:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 8009fd8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 8009fdc:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 8009fe0:	a2000000 	andge	r0, r0, #0
 8009fe4:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 8009fe8:	e5400000 	strb	r0, [r0, #-0]
 8009fec:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 8009ff0:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 8009ff4:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 8009ff8:	26340000 	ldrtcs	r0, [r4], -r0
 8009ffc:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a000:	37e08000 	strbcc	r8, [r0, r0]!
 800a004:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a008:	85d8a000 	ldrbhi	sl, [r8]
 800a00c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a010:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a014:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a018:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a01c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a020:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a024:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a028:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a02c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a030:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a034:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a038:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a03c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a040:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a044:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a048 <__mprec_tinytens>:
 800a048:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a04c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a050:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a054:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a058:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a05c:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a060:	cf8c979d 	svcgt	0x008c979d
 800a064:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a068:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a06c:	0ac80628 	beq	720b914 <__RW_SIZE__+0x720b390>

0800a070 <__mprec_bigtens>:
 800a070:	37e08000 	strbcc	r8, [r0, r0]!
 800a074:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a078:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a07c:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a080:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a084:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a088:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a08c:	5a827748 	bpl	60a7db4 <__RW_SIZE__+0x60a7830>
 800a090:	7f73bf3c 	svcvc	0x0073bf3c
 800a094:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a098 <blanks.6696>:
 800a098:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a09c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a0a0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a0a4:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a0a8 <zeroes.6697>:
 800a0a8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a0ac:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a0b0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a0b4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a0b8:	000a6325 	andeq	r6, sl, r5, lsr #6
 800a0bc:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a0c0:	000a5834 	andeq	r5, sl, r4, lsr r8
 800a0c4:	746f4d3c 	strbtvc	r4, [pc], #-3388	; 800a0cc <zeroes.6697+0x24>
 800a0c8:	7020726f 	eorvc	r7, r0, pc, ror #4
 800a0cc:	656a6f72 	strbvs	r6, [sl, #-3954]!	; 0xfffff08e
 800a0d0:	6c207463 	cfstrsvs	mvf7, [r0], #-396	; 0xfffffe74
 800a0d4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
 800a0d8:	0a3e3120 	beq	8f96560 <__RO_LIMIT__+0xf8c3e0>
 800a0dc:	00000000 	andeq	r0, r0, r0
 800a0e0:	25202e31 	strcs	r2, [r0, #-3633]!	; 0xfffff1cf
 800a0e4:	00000a64 	andeq	r0, r0, r4, ror #20
 800a0e8:	25202e32 	strcs	r2, [r0, #-3634]!	; 0xfffff1ce
 800a0ec:	00000a64 	andeq	r0, r0, r4, ror #20
 800a0f0:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
 800a0f4:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
 800a0f8:	0a4c4f52 	beq	931de48 <__RO_LIMIT__+0x1313cc8>
 800a0fc:	00000000 	andeq	r0, r0, r0
 800a100:	4847494c 	stmdami	r7, {r2, r3, r6, r8, fp, lr}^
 800a104:	4e4f4354 	mcrmi	3, 2, r4, cr15, cr4, {2}
 800a108:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
 800a10c:	0000000a 	andeq	r0, r0, sl
 800a110:	4f545541 	svcmi	0x00545541
 800a114:	4954414d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, lr}^
 800a118:	00000a43 	andeq	r0, r0, r3, asr #20
 800a11c:	00000043 	andeq	r0, r0, r3, asr #32
 800a120:	00464e49 	subeq	r4, r6, r9, asr #28
 800a124:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a128:	004e414e 	subeq	r4, lr, lr, asr #2
 800a12c:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a130:	33323130 	teqcc	r2, #48, 2
 800a134:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a138:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a13c:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a140:	00000000 	andeq	r0, r0, r0
 800a144:	33323130 	teqcc	r2, #48, 2
 800a148:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a14c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a150:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a154:	00000000 	andeq	r0, r0, r0
 800a158:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a15c:	0000296c 	andeq	r2, r0, ip, ror #18
 800a160:	00000030 	andeq	r0, r0, r0, lsr r0
 800a164:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a168:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a16c:	00000000 	andeq	r0, r0, r0
 800a170:	004e614e 	subeq	r6, lr, lr, asr #2
 800a174:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a178:	00000058 	andeq	r0, r0, r8, asr r0
 800a17c:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	00000005 	andeq	r0, r0, r5

20000004 <_impure_ptr>:
20000004:	20000008 	andcs	r0, r0, r8

20000008 <impure_data>:
	...
20000028:	0800a11c 	stmdaeq	r0, {r2, r3, r4, r8, sp, pc}
	...

200000f8 <lc_ctype_charset>:
200000f8:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000fc:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000118 <__mb_cur_max>:
20000118:	00000001 	andeq	r0, r0, r1

2000011c <lc_message_charset>:
2000011c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000120:	00000049 	andeq	r0, r0, r9, asr #32
	...

2000013c <lconv>:
2000013c:	0800a17c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sp, pc}
20000140:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000144:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000148:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
2000014c:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000150:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000154:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000158:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
2000015c:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000160:	0800a0dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sp, pc}
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000170:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000174 <__malloc_av_>:
	...
2000017c:	20000174 	andcs	r0, r0, r4, ror r1
20000180:	20000174 	andcs	r0, r0, r4, ror r1
20000184:	2000017c 	andcs	r0, r0, ip, ror r1
20000188:	2000017c 	andcs	r0, r0, ip, ror r1
2000018c:	20000184 	andcs	r0, r0, r4, lsl #3
20000190:	20000184 	andcs	r0, r0, r4, lsl #3
20000194:	2000018c 	andcs	r0, r0, ip, lsl #3
20000198:	2000018c 	andcs	r0, r0, ip, lsl #3
2000019c:	20000194 	mulcs	r0, r4, r1
200001a0:	20000194 	mulcs	r0, r4, r1
200001a4:	2000019c 	mulcs	r0, ip, r1
200001a8:	2000019c 	mulcs	r0, ip, r1
200001ac:	200001a4 	andcs	r0, r0, r4, lsr #3
200001b0:	200001a4 	andcs	r0, r0, r4, lsr #3
200001b4:	200001ac 	andcs	r0, r0, ip, lsr #3
200001b8:	200001ac 	andcs	r0, r0, ip, lsr #3
200001bc:	200001b4 			; <UNDEFINED> instruction: 0x200001b4
200001c0:	200001b4 			; <UNDEFINED> instruction: 0x200001b4
200001c4:	200001bc 			; <UNDEFINED> instruction: 0x200001bc
200001c8:	200001bc 			; <UNDEFINED> instruction: 0x200001bc
200001cc:	200001c4 	andcs	r0, r0, r4, asr #3
200001d0:	200001c4 	andcs	r0, r0, r4, asr #3
200001d4:	200001cc 	andcs	r0, r0, ip, asr #3
200001d8:	200001cc 	andcs	r0, r0, ip, asr #3
200001dc:	200001d4 	ldrdcs	r0, [r0], -r4
200001e0:	200001d4 	ldrdcs	r0, [r0], -r4
200001e4:	200001dc 	ldrdcs	r0, [r0], -ip
200001e8:	200001dc 	ldrdcs	r0, [r0], -ip
200001ec:	200001e4 	andcs	r0, r0, r4, ror #3
200001f0:	200001e4 	andcs	r0, r0, r4, ror #3
200001f4:	200001ec 	andcs	r0, r0, ip, ror #3
200001f8:	200001ec 	andcs	r0, r0, ip, ror #3
200001fc:	200001f4 	strdcs	r0, [r0], -r4
20000200:	200001f4 	strdcs	r0, [r0], -r4
20000204:	200001fc 	strdcs	r0, [r0], -ip
20000208:	200001fc 	strdcs	r0, [r0], -ip
2000020c:	20000204 	andcs	r0, r0, r4, lsl #4
20000210:	20000204 	andcs	r0, r0, r4, lsl #4
20000214:	2000020c 	andcs	r0, r0, ip, lsl #4
20000218:	2000020c 	andcs	r0, r0, ip, lsl #4
2000021c:	20000214 	andcs	r0, r0, r4, lsl r2
20000220:	20000214 	andcs	r0, r0, r4, lsl r2
20000224:	2000021c 	andcs	r0, r0, ip, lsl r2
20000228:	2000021c 	andcs	r0, r0, ip, lsl r2
2000022c:	20000224 	andcs	r0, r0, r4, lsr #4
20000230:	20000224 	andcs	r0, r0, r4, lsr #4
20000234:	2000022c 	andcs	r0, r0, ip, lsr #4
20000238:	2000022c 	andcs	r0, r0, ip, lsr #4
2000023c:	20000234 	andcs	r0, r0, r4, lsr r2
20000240:	20000234 	andcs	r0, r0, r4, lsr r2
20000244:	2000023c 	andcs	r0, r0, ip, lsr r2
20000248:	2000023c 	andcs	r0, r0, ip, lsr r2
2000024c:	20000244 	andcs	r0, r0, r4, asr #4
20000250:	20000244 	andcs	r0, r0, r4, asr #4
20000254:	2000024c 	andcs	r0, r0, ip, asr #4
20000258:	2000024c 	andcs	r0, r0, ip, asr #4
2000025c:	20000254 	andcs	r0, r0, r4, asr r2
20000260:	20000254 	andcs	r0, r0, r4, asr r2
20000264:	2000025c 	andcs	r0, r0, ip, asr r2
20000268:	2000025c 	andcs	r0, r0, ip, asr r2
2000026c:	20000264 	andcs	r0, r0, r4, ror #4
20000270:	20000264 	andcs	r0, r0, r4, ror #4
20000274:	2000026c 	andcs	r0, r0, ip, ror #4
20000278:	2000026c 	andcs	r0, r0, ip, ror #4
2000027c:	20000274 	andcs	r0, r0, r4, ror r2
20000280:	20000274 	andcs	r0, r0, r4, ror r2
20000284:	2000027c 	andcs	r0, r0, ip, ror r2
20000288:	2000027c 	andcs	r0, r0, ip, ror r2
2000028c:	20000284 	andcs	r0, r0, r4, lsl #5
20000290:	20000284 	andcs	r0, r0, r4, lsl #5
20000294:	2000028c 	andcs	r0, r0, ip, lsl #5
20000298:	2000028c 	andcs	r0, r0, ip, lsl #5
2000029c:	20000294 	mulcs	r0, r4, r2
200002a0:	20000294 	mulcs	r0, r4, r2
200002a4:	2000029c 	mulcs	r0, ip, r2
200002a8:	2000029c 	mulcs	r0, ip, r2
200002ac:	200002a4 	andcs	r0, r0, r4, lsr #5
200002b0:	200002a4 	andcs	r0, r0, r4, lsr #5
200002b4:	200002ac 	andcs	r0, r0, ip, lsr #5
200002b8:	200002ac 	andcs	r0, r0, ip, lsr #5
200002bc:	200002b4 			; <UNDEFINED> instruction: 0x200002b4
200002c0:	200002b4 			; <UNDEFINED> instruction: 0x200002b4
200002c4:	200002bc 			; <UNDEFINED> instruction: 0x200002bc
200002c8:	200002bc 			; <UNDEFINED> instruction: 0x200002bc
200002cc:	200002c4 	andcs	r0, r0, r4, asr #5
200002d0:	200002c4 	andcs	r0, r0, r4, asr #5
200002d4:	200002cc 	andcs	r0, r0, ip, asr #5
200002d8:	200002cc 	andcs	r0, r0, ip, asr #5
200002dc:	200002d4 	ldrdcs	r0, [r0], -r4
200002e0:	200002d4 	ldrdcs	r0, [r0], -r4
200002e4:	200002dc 	ldrdcs	r0, [r0], -ip
200002e8:	200002dc 	ldrdcs	r0, [r0], -ip
200002ec:	200002e4 	andcs	r0, r0, r4, ror #5
200002f0:	200002e4 	andcs	r0, r0, r4, ror #5
200002f4:	200002ec 	andcs	r0, r0, ip, ror #5
200002f8:	200002ec 	andcs	r0, r0, ip, ror #5
200002fc:	200002f4 	strdcs	r0, [r0], -r4
20000300:	200002f4 	strdcs	r0, [r0], -r4
20000304:	200002fc 	strdcs	r0, [r0], -ip
20000308:	200002fc 	strdcs	r0, [r0], -ip
2000030c:	20000304 	andcs	r0, r0, r4, lsl #6
20000310:	20000304 	andcs	r0, r0, r4, lsl #6
20000314:	2000030c 	andcs	r0, r0, ip, lsl #6
20000318:	2000030c 	andcs	r0, r0, ip, lsl #6
2000031c:	20000314 	andcs	r0, r0, r4, lsl r3
20000320:	20000314 	andcs	r0, r0, r4, lsl r3
20000324:	2000031c 	andcs	r0, r0, ip, lsl r3
20000328:	2000031c 	andcs	r0, r0, ip, lsl r3
2000032c:	20000324 	andcs	r0, r0, r4, lsr #6
20000330:	20000324 	andcs	r0, r0, r4, lsr #6
20000334:	2000032c 	andcs	r0, r0, ip, lsr #6
20000338:	2000032c 	andcs	r0, r0, ip, lsr #6
2000033c:	20000334 	andcs	r0, r0, r4, lsr r3
20000340:	20000334 	andcs	r0, r0, r4, lsr r3
20000344:	2000033c 	andcs	r0, r0, ip, lsr r3
20000348:	2000033c 	andcs	r0, r0, ip, lsr r3
2000034c:	20000344 	andcs	r0, r0, r4, asr #6
20000350:	20000344 	andcs	r0, r0, r4, asr #6
20000354:	2000034c 	andcs	r0, r0, ip, asr #6
20000358:	2000034c 	andcs	r0, r0, ip, asr #6
2000035c:	20000354 	andcs	r0, r0, r4, asr r3
20000360:	20000354 	andcs	r0, r0, r4, asr r3
20000364:	2000035c 	andcs	r0, r0, ip, asr r3
20000368:	2000035c 	andcs	r0, r0, ip, asr r3
2000036c:	20000364 	andcs	r0, r0, r4, ror #6
20000370:	20000364 	andcs	r0, r0, r4, ror #6
20000374:	2000036c 	andcs	r0, r0, ip, ror #6
20000378:	2000036c 	andcs	r0, r0, ip, ror #6
2000037c:	20000374 	andcs	r0, r0, r4, ror r3
20000380:	20000374 	andcs	r0, r0, r4, ror r3
20000384:	2000037c 	andcs	r0, r0, ip, ror r3
20000388:	2000037c 	andcs	r0, r0, ip, ror r3
2000038c:	20000384 	andcs	r0, r0, r4, lsl #7
20000390:	20000384 	andcs	r0, r0, r4, lsl #7
20000394:	2000038c 	andcs	r0, r0, ip, lsl #7
20000398:	2000038c 	andcs	r0, r0, ip, lsl #7
2000039c:	20000394 	mulcs	r0, r4, r3
200003a0:	20000394 	mulcs	r0, r4, r3
200003a4:	2000039c 	mulcs	r0, ip, r3
200003a8:	2000039c 	mulcs	r0, ip, r3
200003ac:	200003a4 	andcs	r0, r0, r4, lsr #7
200003b0:	200003a4 	andcs	r0, r0, r4, lsr #7
200003b4:	200003ac 	andcs	r0, r0, ip, lsr #7
200003b8:	200003ac 	andcs	r0, r0, ip, lsr #7
200003bc:	200003b4 			; <UNDEFINED> instruction: 0x200003b4
200003c0:	200003b4 			; <UNDEFINED> instruction: 0x200003b4
200003c4:	200003bc 			; <UNDEFINED> instruction: 0x200003bc
200003c8:	200003bc 			; <UNDEFINED> instruction: 0x200003bc
200003cc:	200003c4 	andcs	r0, r0, r4, asr #7
200003d0:	200003c4 	andcs	r0, r0, r4, asr #7
200003d4:	200003cc 	andcs	r0, r0, ip, asr #7
200003d8:	200003cc 	andcs	r0, r0, ip, asr #7
200003dc:	200003d4 	ldrdcs	r0, [r0], -r4
200003e0:	200003d4 	ldrdcs	r0, [r0], -r4
200003e4:	200003dc 	ldrdcs	r0, [r0], -ip
200003e8:	200003dc 	ldrdcs	r0, [r0], -ip
200003ec:	200003e4 	andcs	r0, r0, r4, ror #7
200003f0:	200003e4 	andcs	r0, r0, r4, ror #7
200003f4:	200003ec 	andcs	r0, r0, ip, ror #7
200003f8:	200003ec 	andcs	r0, r0, ip, ror #7
200003fc:	200003f4 	strdcs	r0, [r0], -r4
20000400:	200003f4 	strdcs	r0, [r0], -r4
20000404:	200003fc 	strdcs	r0, [r0], -ip
20000408:	200003fc 	strdcs	r0, [r0], -ip
2000040c:	20000404 	andcs	r0, r0, r4, lsl #8
20000410:	20000404 	andcs	r0, r0, r4, lsl #8
20000414:	2000040c 	andcs	r0, r0, ip, lsl #8
20000418:	2000040c 	andcs	r0, r0, ip, lsl #8
2000041c:	20000414 	andcs	r0, r0, r4, lsl r4
20000420:	20000414 	andcs	r0, r0, r4, lsl r4
20000424:	2000041c 	andcs	r0, r0, ip, lsl r4
20000428:	2000041c 	andcs	r0, r0, ip, lsl r4
2000042c:	20000424 	andcs	r0, r0, r4, lsr #8
20000430:	20000424 	andcs	r0, r0, r4, lsr #8
20000434:	2000042c 	andcs	r0, r0, ip, lsr #8
20000438:	2000042c 	andcs	r0, r0, ip, lsr #8
2000043c:	20000434 	andcs	r0, r0, r4, lsr r4
20000440:	20000434 	andcs	r0, r0, r4, lsr r4
20000444:	2000043c 	andcs	r0, r0, ip, lsr r4
20000448:	2000043c 	andcs	r0, r0, ip, lsr r4
2000044c:	20000444 	andcs	r0, r0, r4, asr #8
20000450:	20000444 	andcs	r0, r0, r4, asr #8
20000454:	2000044c 	andcs	r0, r0, ip, asr #8
20000458:	2000044c 	andcs	r0, r0, ip, asr #8
2000045c:	20000454 	andcs	r0, r0, r4, asr r4
20000460:	20000454 	andcs	r0, r0, r4, asr r4
20000464:	2000045c 	andcs	r0, r0, ip, asr r4
20000468:	2000045c 	andcs	r0, r0, ip, asr r4
2000046c:	20000464 	andcs	r0, r0, r4, ror #8
20000470:	20000464 	andcs	r0, r0, r4, ror #8
20000474:	2000046c 	andcs	r0, r0, ip, ror #8
20000478:	2000046c 	andcs	r0, r0, ip, ror #8
2000047c:	20000474 	andcs	r0, r0, r4, ror r4
20000480:	20000474 	andcs	r0, r0, r4, ror r4
20000484:	2000047c 	andcs	r0, r0, ip, ror r4
20000488:	2000047c 	andcs	r0, r0, ip, ror r4
2000048c:	20000484 	andcs	r0, r0, r4, lsl #9
20000490:	20000484 	andcs	r0, r0, r4, lsl #9
20000494:	2000048c 	andcs	r0, r0, ip, lsl #9
20000498:	2000048c 	andcs	r0, r0, ip, lsl #9
2000049c:	20000494 	mulcs	r0, r4, r4
200004a0:	20000494 	mulcs	r0, r4, r4
200004a4:	2000049c 	mulcs	r0, ip, r4
200004a8:	2000049c 	mulcs	r0, ip, r4
200004ac:	200004a4 	andcs	r0, r0, r4, lsr #9
200004b0:	200004a4 	andcs	r0, r0, r4, lsr #9
200004b4:	200004ac 	andcs	r0, r0, ip, lsr #9
200004b8:	200004ac 	andcs	r0, r0, ip, lsr #9
200004bc:	200004b4 			; <UNDEFINED> instruction: 0x200004b4
200004c0:	200004b4 			; <UNDEFINED> instruction: 0x200004b4
200004c4:	200004bc 			; <UNDEFINED> instruction: 0x200004bc
200004c8:	200004bc 			; <UNDEFINED> instruction: 0x200004bc
200004cc:	200004c4 	andcs	r0, r0, r4, asr #9
200004d0:	200004c4 	andcs	r0, r0, r4, asr #9
200004d4:	200004cc 	andcs	r0, r0, ip, asr #9
200004d8:	200004cc 	andcs	r0, r0, ip, asr #9
200004dc:	200004d4 	ldrdcs	r0, [r0], -r4
200004e0:	200004d4 	ldrdcs	r0, [r0], -r4
200004e4:	200004dc 	ldrdcs	r0, [r0], -ip
200004e8:	200004dc 	ldrdcs	r0, [r0], -ip
200004ec:	200004e4 	andcs	r0, r0, r4, ror #9
200004f0:	200004e4 	andcs	r0, r0, r4, ror #9
200004f4:	200004ec 	andcs	r0, r0, ip, ror #9
200004f8:	200004ec 	andcs	r0, r0, ip, ror #9
200004fc:	200004f4 	strdcs	r0, [r0], -r4
20000500:	200004f4 	strdcs	r0, [r0], -r4
20000504:	200004fc 	strdcs	r0, [r0], -ip
20000508:	200004fc 	strdcs	r0, [r0], -ip
2000050c:	20000504 	andcs	r0, r0, r4, lsl #10
20000510:	20000504 	andcs	r0, r0, r4, lsl #10
20000514:	2000050c 	andcs	r0, r0, ip, lsl #10
20000518:	2000050c 	andcs	r0, r0, ip, lsl #10
2000051c:	20000514 	andcs	r0, r0, r4, lsl r5
20000520:	20000514 	andcs	r0, r0, r4, lsl r5
20000524:	2000051c 	andcs	r0, r0, ip, lsl r5
20000528:	2000051c 	andcs	r0, r0, ip, lsl r5
2000052c:	20000524 	andcs	r0, r0, r4, lsr #10
20000530:	20000524 	andcs	r0, r0, r4, lsr #10
20000534:	2000052c 	andcs	r0, r0, ip, lsr #10
20000538:	2000052c 	andcs	r0, r0, ip, lsr #10
2000053c:	20000534 	andcs	r0, r0, r4, lsr r5
20000540:	20000534 	andcs	r0, r0, r4, lsr r5
20000544:	2000053c 	andcs	r0, r0, ip, lsr r5
20000548:	2000053c 	andcs	r0, r0, ip, lsr r5
2000054c:	20000544 	andcs	r0, r0, r4, asr #10
20000550:	20000544 	andcs	r0, r0, r4, asr #10
20000554:	2000054c 	andcs	r0, r0, ip, asr #10
20000558:	2000054c 	andcs	r0, r0, ip, asr #10
2000055c:	20000554 	andcs	r0, r0, r4, asr r5
20000560:	20000554 	andcs	r0, r0, r4, asr r5
20000564:	2000055c 	andcs	r0, r0, ip, asr r5
20000568:	2000055c 	andcs	r0, r0, ip, asr r5
2000056c:	20000564 	andcs	r0, r0, r4, ror #10
20000570:	20000564 	andcs	r0, r0, r4, ror #10
20000574:	2000056c 	andcs	r0, r0, ip, ror #10
20000578:	2000056c 	andcs	r0, r0, ip, ror #10

2000057c <__malloc_sbrk_base>:
2000057c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000580 <__malloc_trim_threshold>:
20000580:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000584 <__ZI_BASE__>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <newSpeed.4920>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <fanState>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <heap.4903>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <_PathLocale>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <__mlocale_changed>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__nlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__malloc_top_pad>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_current_mallinfo>:
	...

200005cc <__malloc_max_sbrked_mem>:
200005cc:	00000000 	andeq	r0, r0, r0

200005d0 <__malloc_max_total_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__ZI_LIMIT__>:
200005d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000324 	andeq	r0, r0, r4, lsr #6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000100 	andeq	r0, r0, r0, lsl #2
      10:	0001fb01 	andeq	pc, r1, r1, lsl #22
      14:	00009600 	andeq	r9, r0, r0, lsl #12
      18:	00304800 	eorseq	r4, r0, r0, lsl #16
      1c:	0000d808 	andeq	sp, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000033 	andeq	r0, r0, r3, lsr r0
      2c:	31080102 	tstcc	r8, r2, lsl #2
      30:	02000000 	andeq	r0, r0, #0
      34:	007b0502 	rsbseq	r0, fp, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00004b07 	andeq	r4, r0, r7, lsl #22
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	000001a4 	andeq	r0, r0, r4, lsr #3
      48:	0001f203 	andeq	pc, r1, r3, lsl #4
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00c80704 	sbceq	r0, r8, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00019f05 	andeq	r9, r1, r5, lsl #30
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000c3 	andeq	r0, r0, r3, asr #1
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00cd0704 	sbceq	r0, sp, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00019607 	andeq	r9, r1, r7, lsl #12
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	50060000 	andpl	r0, r6, r0
      84:	8e021e02 	cdphi	14, 0, cr1, cr2, cr2, {0}
      88:	07000001 	streq	r0, [r0, -r1]
      8c:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
      90:	007d0220 	rsbseq	r0, sp, r0, lsr #4
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00315243 	eorseq	r5, r1, r3, asr #4
      9c:	7d022102 	stfvcs	f2, [r2, #-8]
      a0:	04000000 	streq	r0, [r0], #-0
      a4:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
      a8:	02220200 	eoreq	r0, r2, #0, 4
      ac:	0000007d 	andeq	r0, r0, sp, ror r0
      b0:	001b0808 	andseq	r0, fp, r8, lsl #16
      b4:	23020000 	movwcs	r0, #8192	; 0x2000
      b8:	00007d02 	andeq	r7, r0, r2, lsl #26
      bc:	21080c00 	tstcs	r8, r0, lsl #24
      c0:	02000000 	andeq	r0, r0, #0
      c4:	007d0224 	rsbseq	r0, sp, r4, lsr #4
      c8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
      cc:	0000000a 	andeq	r0, r0, sl
      d0:	7d022502 	cfstr32vc	mvfx2, [r2, #-8]
      d4:	14000000 	strne	r0, [r0], #-0
      d8:	0000e708 	andeq	lr, r0, r8, lsl #14
      dc:	02260200 	eoreq	r0, r6, #0, 4
      e0:	0000007d 	andeq	r0, r0, sp, ror r0
      e4:	00100818 	andseq	r0, r0, r8, lsl r8
      e8:	27020000 	strcs	r0, [r2, -r0]
      ec:	00007d02 	andeq	r7, r0, r2, lsl #26
      f0:	ed081c00 	stc	12, cr1, [r8, #-0]
      f4:	02000000 	andeq	r0, r0, #0
      f8:	007d0228 	rsbseq	r0, sp, r8, lsr #4
      fc:	07200000 	streq	r0, [r0, -r0]!
     100:	00525448 	subseq	r5, r2, r8, asr #8
     104:	7d022902 	stcvc	9, cr2, [r2, #-8]
     108:	24000000 	strcs	r0, [r0], #-0
     10c:	52544c07 	subspl	r4, r4, #1792	; 0x700
     110:	022a0200 	eoreq	r0, sl, #0, 4
     114:	0000007d 	andeq	r0, r0, sp, ror r0
     118:	01c20828 	biceq	r0, r2, r8, lsr #16
     11c:	2b020000 	blcs	80124 <__RW_SIZE__+0x7fba0>
     120:	00007d02 	andeq	r7, r0, r2, lsl #26
     124:	c7082c00 	strgt	r2, [r8, -r0, lsl #24]
     128:	02000001 	andeq	r0, r0, #1
     12c:	007d022c 	rsbseq	r0, sp, ip, lsr #4
     130:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
     134:	000001cc 	andeq	r0, r0, ip, asr #3
     138:	7d022d02 	stcvc	13, cr2, [r2, #-8]
     13c:	34000000 	strcc	r0, [r0], #-0
     140:	00003f08 	andeq	r3, r0, r8, lsl #30
     144:	022e0200 	eoreq	r0, lr, #0, 4
     148:	0000007d 	andeq	r0, r0, sp, ror r0
     14c:	005e0838 	subseq	r0, lr, r8, lsr r8
     150:	2f020000 	svccs	0x00020000
     154:	00007d02 	andeq	r7, r0, r2, lsl #26
     158:	63083c00 	movwvs	r3, #35840	; 0x8c00
     15c:	02000000 	andeq	r0, r0, #0
     160:	007d0230 	rsbseq	r0, sp, r0, lsr r2
     164:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
     168:	00000068 	andeq	r0, r0, r8, rrx
     16c:	7d023102 	stfvcs	f3, [r2, #-8]
     170:	44000000 	strmi	r0, [r0], #-0
     174:	00006d08 	andeq	r6, r0, r8, lsl #26
     178:	02320200 	eorseq	r0, r2, #0, 4
     17c:	0000007d 	andeq	r0, r0, sp, ror r0
     180:	52440748 	subpl	r0, r4, #72, 14	; 0x1200000
     184:	02330200 	eorseq	r0, r3, #0, 4
     188:	0000007d 	andeq	r0, r0, sp, ror r0
     18c:	e609004c 	str	r0, [r9], -ip, asr #32
     190:	02000001 	andeq	r0, r0, #1
     194:	00820234 	addeq	r0, r2, r4, lsr r2
     198:	1c060000 	stcne	0, cr0, [r6], {-0}
     19c:	ff03e902 			; <UNDEFINED> instruction: 0xff03e902
     1a0:	07000001 	streq	r0, [r0, -r1]
     1a4:	004c5243 	subeq	r5, ip, r3, asr #4
     1a8:	7d03eb02 	vstrvc	d14, [r3, #-8]
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
     1b4:	03ec0200 	mvneq	r0, #0, 4
     1b8:	0000007d 	andeq	r0, r0, sp, ror r0
     1bc:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
     1c0:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
     1c4:	00007d03 	andeq	r7, r0, r3, lsl #26
     1c8:	4f070800 	svcmi	0x00070800
     1cc:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     1d0:	007d03ee 	rsbseq	r0, sp, lr, ror #7
     1d4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     1d8:	00000016 	andeq	r0, r0, r6, lsl r0
     1dc:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
     1e0:	10000000 	andne	r0, r0, r0
     1e4:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     1e8:	03f00200 	mvnseq	r0, #0, 4
     1ec:	0000007d 	andeq	r0, r0, sp, ror r0
     1f0:	02100814 	andseq	r0, r0, #20, 16	; 0x140000
     1f4:	f1020000 	cps	#0
     1f8:	00007d03 	andeq	r7, r0, r3, lsl #26
     1fc:	09001800 	stmdbeq	r0, {fp, ip}
     200:	000000b6 	strheq	r0, [r0], -r6
     204:	9a03f202 	bls	fca14 <__RW_SIZE__+0xfc490>
     208:	06000001 	streq	r0, [r0], -r1
     20c:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
     210:	00000296 	muleq	r0, r6, r2
     214:	00524307 	subseq	r4, r2, r7, lsl #6
     218:	7d043602 	stcvc	6, cr3, [r4, #-8]
     21c:	00000000 	andeq	r0, r0, r0
     220:	00000508 	andeq	r0, r0, r8, lsl #10
     224:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
     228:	0000007d 	andeq	r0, r0, sp, ror r0
     22c:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
     230:	38020052 	stmdacc	r2, {r1, r4, r6}
     234:	00007d04 	andeq	r7, r0, r4, lsl #26
     238:	8d080800 	stchi	8, cr0, [r8, #-0]
     23c:	02000000 	andeq	r0, r0, #0
     240:	007d0439 	rsbseq	r0, sp, r9, lsr r4
     244:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     248:	00000072 	andeq	r0, r0, r2, ror r0
     24c:	7d043a02 	vstrvc	s6, [r4, #-8]
     250:	10000000 	andne	r0, r0, r0
     254:	00004408 	andeq	r4, r0, r8, lsl #8
     258:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
     25c:	0000007d 	andeq	r0, r0, sp, ror r0
     260:	01ad0814 			; <UNDEFINED> instruction: 0x01ad0814
     264:	3c020000 	stccc	0, cr0, [r2], {-0}
     268:	00007d04 	andeq	r7, r0, r4, lsl #26
     26c:	85081800 	strhi	r1, [r8, #-2048]	; 0xfffff800
     270:	02000000 	andeq	r0, r0, #0
     274:	007d043d 	rsbseq	r0, sp, sp, lsr r4
     278:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     27c:	00000000 	andeq	r0, r0, r0
     280:	7d043e02 	stcvc	14, cr3, [r4, #-8]
     284:	20000000 	andcs	r0, r0, r0
     288:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
     28c:	043f0200 	ldrteq	r0, [pc], #-512	; 294 <__ZI_SIZE__+0x240>
     290:	0000007d 	andeq	r0, r0, sp, ror r0
     294:	da090024 	ble	24032c <__RW_SIZE__+0x23fda8>
     298:	02000001 	andeq	r0, r0, #1
     29c:	020b044a 	andeq	r0, fp, #1241513984	; 0x4a000000
     2a0:	01020000 	mrseq	r0, (UNDEF: 2)
     2a4:	00003a08 	andeq	r3, r0, r8, lsl #20
     2a8:	01b50a00 			; <UNDEFINED> instruction: 0x01b50a00
     2ac:	03010000 	movweq	r0, #4096	; 0x1000
     2b0:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
     2b4:	0000006a 	andeq	r0, r0, sl, rrx
     2b8:	270a9c01 	strcs	r9, [sl, -r1, lsl #24]
     2bc:	01000000 	mrseq	r0, (UNDEF: 0)
     2c0:	0030b413 	eorseq	fp, r0, r3, lsl r4
     2c4:	00001a08 	andeq	r1, r0, r8, lsl #20
     2c8:	0a9c0100 	beq	fe7006d0 <__ZI_LIMIT__+0xde7000fc>
     2cc:	000001d1 	ldrdeq	r0, [r0], -r1
     2d0:	30d01901 	sbcscc	r1, r0, r1, lsl #18
     2d4:	001a0800 	andseq	r0, sl, r0, lsl #16
     2d8:	9c010000 	stcls	0, cr0, [r1], {-0}
     2dc:	0002010b 	andeq	r0, r2, fp, lsl #2
     2e0:	681f0100 	ldmdavs	pc, {r8}	; <UNPREDICTABLE>
     2e4:	ec000000 	stc	0, cr0, [r0], {-0}
     2e8:	22080030 	andcs	r0, r8, #48	; 0x30
     2ec:	01000000 	mrseq	r0, (UNDEF: 0)
     2f0:	0003019c 	muleq	r3, ip, r1
     2f4:	00720c00 	rsbseq	r0, r2, r0, lsl #24
     2f8:	00682101 	rsbeq	r2, r8, r1, lsl #2
     2fc:	50010000 	andpl	r0, r1, r0
     300:	00da0d00 	sbcseq	r0, sl, r0, lsl #26
     304:	2c010000 	stccs	0, cr0, [r1], {-0}
     308:	00000068 	andeq	r0, r0, r8, rrx
     30c:	08003110 	stmdaeq	r0, {r4, r8, ip, sp}
     310:	00000010 	andeq	r0, r0, r0, lsl r0
     314:	f30e9c01 			; <UNDEFINED> instruction: 0xf30e9c01
     318:	04000000 	streq	r0, [r0], #-0
     31c:	032206ce 	teqeq	r2, #216006656	; 0xce00000
     320:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
     324:	00000000 	andeq	r0, r0, r0
     328:	000001c7 	andeq	r0, r0, r7, asr #3
     32c:	00e40004 	rsceq	r0, r4, r4
     330:	01040000 	mrseq	r0, (UNDEF: 4)
     334:	00000100 	andeq	r0, r0, r0, lsl #2
     338:	00022801 	andeq	r2, r2, r1, lsl #16
     33c:	00009600 	andeq	r9, r0, r0, lsl #12
     340:	00312000 	eorseq	r2, r1, r0
     344:	00005808 	andeq	r5, r0, r8, lsl #16
     348:	0000b200 	andeq	fp, r0, r0, lsl #4
     34c:	06010200 	streq	r0, [r1], -r0, lsl #4
     350:	00000033 	andeq	r0, r0, r3, lsr r0
     354:	31080102 	tstcc	r8, r2, lsl #2
     358:	02000000 	andeq	r0, r0, #0
     35c:	007b0502 	rsbseq	r0, fp, r2, lsl #10
     360:	02020000 	andeq	r0, r2, #0
     364:	00004b07 	andeq	r4, r0, r7, lsl #22
     368:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     36c:	000001a4 	andeq	r0, r0, r4, lsr #3
     370:	0001f203 	andeq	pc, r1, r3, lsl #4
     374:	53500300 	cmppl	r0, #0, 6
     378:	02000000 	andeq	r0, r0, #0
     37c:	00c80704 	sbceq	r0, r8, r4, lsl #14
     380:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     384:	00019f05 	andeq	r9, r1, r5, lsl #30
     388:	07080200 	streq	r0, [r8, -r0, lsl #4]
     38c:	000000c3 	andeq	r0, r0, r3, asr #1
     390:	69050404 	stmdbvs	r5, {r2, sl}
     394:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     398:	00cd0704 	sbceq	r0, sp, r4, lsl #14
     39c:	04020000 	streq	r0, [r2], #-0
     3a0:	00019607 	andeq	r9, r1, r7, lsl #12
     3a4:	00480500 	subeq	r0, r8, r0, lsl #10
     3a8:	24060000 	strcs	r0, [r6], #-0
     3ac:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
     3b0:	07000000 	streq	r0, [r0, -r0]
     3b4:	00524341 	subseq	r4, r2, r1, asr #6
     3b8:	7d038702 	stcvc	7, cr8, [r3, #-8]
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	00023308 	andeq	r3, r2, r8, lsl #6
     3c4:	03880200 	orreq	r0, r8, #0, 4
     3c8:	0000007d 	andeq	r0, r0, sp, ror r0
     3cc:	02300804 	eorseq	r0, r0, #4, 16	; 0x40000
     3d0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     3d4:	00007d03 	andeq	r7, r0, r3, lsl #26
     3d8:	53070800 	movwpl	r0, #30720	; 0x7800
     3dc:	8a020052 	bhi	8052c <__RW_SIZE__+0x7ffa8>
     3e0:	00007d03 	andeq	r7, r0, r3, lsl #26
     3e4:	43070c00 	movwmi	r0, #31744	; 0x7c00
     3e8:	8b020052 	blhi	80538 <__RW_SIZE__+0x7ffb4>
     3ec:	00007d03 	andeq	r7, r0, r3, lsl #26
     3f0:	41071000 	mrsmi	r1, (UNDEF: 7)
     3f4:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
     3f8:	00007d03 	andeq	r7, r0, r3, lsl #26
     3fc:	38081400 	stmdacc	r8, {sl, ip}
     400:	02000002 	andeq	r0, r0, #2
     404:	007d038d 	rsbseq	r0, sp, sp, lsl #7
     408:	07180000 	ldreq	r0, [r8, -r0]
     40c:	0052424f 	subseq	r4, r2, pc, asr #4
     410:	7d038e02 	stcvc	14, cr8, [r3, #-8]
     414:	1c000000 	stcne	0, cr0, [r0], {-0}
     418:	00022308 	andeq	r2, r2, r8, lsl #6
     41c:	038f0200 	orreq	r0, pc, #0, 4
     420:	0000007d 	andeq	r0, r0, sp, ror r0
     424:	15090020 	strne	r0, [r9, #-32]	; 0xffffffe0
     428:	02000002 	andeq	r0, r0, #2
     42c:	00820398 	umulleq	r0, r2, r8, r3
     430:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     434:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     438:	07000001 	streq	r0, [r0, -r1]
     43c:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     440:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     444:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     448:	00000005 	andeq	r0, r0, r5
     44c:	7d043702 	stcvc	7, cr3, [r4, #-8]
     450:	04000000 	streq	r0, [r0], #-0
     454:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     458:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     45c:	0000007d 	andeq	r0, r0, sp, ror r0
     460:	008d0808 	addeq	r0, sp, r8, lsl #16
     464:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     468:	00007d04 	andeq	r7, r0, r4, lsl #26
     46c:	72080c00 	andvc	r0, r8, #0, 24
     470:	02000000 	andeq	r0, r0, #0
     474:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     478:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     47c:	00000044 	andeq	r0, r0, r4, asr #32
     480:	7d043b02 	vstrvc	d3, [r4, #-8]
     484:	14000000 	strne	r0, [r0], #-0
     488:	0001ad08 	andeq	sl, r1, r8, lsl #26
     48c:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     490:	0000007d 	andeq	r0, r0, sp, ror r0
     494:	00850818 	addeq	r0, r5, r8, lsl r8
     498:	3d020000 	stccc	0, cr0, [r2, #-0]
     49c:	00007d04 	andeq	r7, r0, r4, lsl #26
     4a0:	00081c00 	andeq	r1, r8, r0, lsl #24
     4a4:	02000000 	andeq	r0, r0, #0
     4a8:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     4ac:	07200000 	streq	r0, [r0, -r0]!
     4b0:	00525343 	subseq	r5, r2, r3, asr #6
     4b4:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     4b8:	24000000 	strcs	r0, [r0], #-0
     4bc:	01da0900 	bicseq	r0, sl, r0, lsl #18
     4c0:	4a020000 	bmi	804c8 <__RW_SIZE__+0x7ff44>
     4c4:	00010a04 	andeq	r0, r1, r4, lsl #20
     4c8:	08010200 	stmdaeq	r1, {r9}
     4cc:	0000003a 	andeq	r0, r0, sl, lsr r0
     4d0:	0002410a 	andeq	r4, r2, sl, lsl #2
     4d4:	20030100 	andcs	r0, r3, r0, lsl #2
     4d8:	58080031 	stmdapl	r8, {r0, r4, r5}
     4dc:	01000000 	mrseq	r0, (UNDEF: 0)
     4e0:	00f30b9c 	smlalseq	r0, r3, ip, fp
     4e4:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     4e8:	0001c506 	andeq	ip, r1, r6, lsl #10
     4ec:	00680500 	rsbeq	r0, r8, r0, lsl #10
     4f0:	05000000 	streq	r0, [r0, #-0]
     4f4:	04000005 	streq	r0, [r0], #-5
     4f8:	00018300 	andeq	r8, r1, r0, lsl #6
     4fc:	00010400 	andeq	r0, r1, r0, lsl #8
     500:	01000001 	tsteq	r0, r1
     504:	00000298 	muleq	r0, r8, r2
     508:	00000096 	muleq	r0, r6, r0
	...
     514:	00000159 	andeq	r0, r0, r9, asr r1
     518:	33060102 	movwcc	r0, #24834	; 0x6102
     51c:	03000000 	movweq	r0, #0
     520:	00000307 	andeq	r0, r0, r7, lsl #6
     524:	00372a02 	eorseq	r2, r7, r2, lsl #20
     528:	01020000 	mrseq	r0, (UNDEF: 2)
     52c:	00003108 	andeq	r3, r0, r8, lsl #2
     530:	03650300 	cmneq	r5, #0, 6
     534:	35020000 	strcc	r0, [r2, #-0]
     538:	00000049 	andeq	r0, r0, r9, asr #32
     53c:	7b050202 	blvc	140d4c <__RW_SIZE__+0x1407c8>
     540:	03000000 	movweq	r0, #0
     544:	00000364 	andeq	r0, r0, r4, ror #6
     548:	005b3602 	subseq	r3, fp, r2, lsl #12
     54c:	02020000 	andeq	r0, r2, #0
     550:	00004b07 	andeq	r4, r0, r7, lsl #22
     554:	01f30300 	mvnseq	r0, r0, lsl #6
     558:	4f020000 	svcmi	0x00020000
     55c:	0000006d 	andeq	r0, r0, sp, rrx
     560:	a4050402 	strge	r0, [r5], #-1026	; 0xfffffbfe
     564:	03000001 	movweq	r0, #1
     568:	000001f2 	strdeq	r0, [r0], -r2
     56c:	007f5002 	rsbseq	r5, pc, r2
     570:	04020000 	streq	r0, [r2], #-0
     574:	0000c807 	andeq	ip, r0, r7, lsl #16
     578:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     57c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
     580:	c3070802 	movwgt	r0, #30722	; 0x7802
     584:	04000000 	streq	r0, [r0], #-0
     588:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     58c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     590:	0000cd07 	andeq	ip, r0, r7, lsl #26
     594:	02b70500 	adcseq	r0, r7, #0, 10
     598:	bf010000 	svclt	0x00010000
     59c:	00007401 	andeq	r7, r0, r1, lsl #8
     5a0:	00317800 	eorseq	r7, r1, r0, lsl #16
     5a4:	00000808 	andeq	r0, r0, r8, lsl #16
     5a8:	cd9c0100 	ldfgts	f0, [ip]
     5ac:	06000000 	streq	r0, [r0], -r0
     5b0:	0000030f 	andeq	r0, r0, pc, lsl #6
     5b4:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     5c0:	0002c107 	andeq	ip, r2, r7, lsl #2
     5c4:	01d20100 	bicseq	r0, r2, r0, lsl #2
     5c8:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     5cc:	00000006 	andeq	r0, r0, r6
     5d0:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     5d4:	7f080000 	svcvc	0x00080000
     5d8:	01000002 	tsteq	r0, r2
     5dc:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     5e0:	50010000 	andpl	r0, r1, r0
     5e4:	02a30500 	adceq	r0, r3, #0, 10
     5e8:	e1010000 	mrs	r0, (UNDEF: 1)
     5ec:	00007401 	andeq	r7, r0, r1, lsl #8
     5f0:	00318800 	eorseq	r8, r1, r0, lsl #16
     5f4:	00000808 	andeq	r0, r0, r8, lsl #16
     5f8:	1d9c0100 	ldfnes	f0, [ip]
     5fc:	06000001 	streq	r0, [r0], -r1
     600:	0000030f 	andeq	r0, r0, pc, lsl #6
     604:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     608:	1f000000 	svcne	0x00000000
     60c:	00000000 	andeq	r0, r0, r0
     610:	0002ad07 	andeq	sl, r2, r7, lsl #26
     614:	01f40100 	mvnseq	r0, r0, lsl #2
     618:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
     61c:	00000006 	andeq	r0, r0, r6
     620:	01429c01 	cmpeq	r2, r1, lsl #24
     624:	1e080000 	cdpne	0, 0, cr0, cr8, cr0, {0}
     628:	01000003 	tsteq	r0, r3
     62c:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     630:	50010000 	andpl	r0, r1, r0
     634:	03560500 	cmpeq	r6, #0, 10
     638:	01010000 	mrseq	r0, (UNDEF: 1)
     63c:	00007402 	andeq	r7, r0, r2, lsl #8
     640:	00319800 	eorseq	r9, r1, r0, lsl #16
     644:	00000608 	andeq	r0, r0, r8, lsl #12
     648:	6d9c0100 	ldfvss	f0, [ip]
     64c:	06000001 	streq	r0, [r0], -r1
     650:	0000030f 	andeq	r0, r0, pc, lsl #6
     654:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     658:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     65c:	00000000 	andeq	r0, r0, r0
     660:	0002f907 	andeq	pc, r2, r7, lsl #18
     664:	02100100 	andseq	r0, r0, #0, 2
     668:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     66c:	00000006 	andeq	r0, r0, r6
     670:	01929c01 	orrseq	r9, r2, r1, lsl #24
     674:	68080000 	stmdavs	r8, {}	; <UNPREDICTABLE>
     678:	01000002 	tsteq	r0, r2
     67c:	00740210 	rsbseq	r0, r4, r0, lsl r2
     680:	50010000 	andpl	r0, r1, r0
     684:	02d30500 	sbcseq	r0, r3, #0, 10
     688:	1c010000 	stcne	0, cr0, [r1], {-0}
     68c:	00007402 	andeq	r7, r0, r2, lsl #8
     690:	0031a800 	eorseq	sl, r1, r0, lsl #16
     694:	00000608 	andeq	r0, r0, r8, lsl #12
     698:	bd9c0100 	ldflts	f0, [ip]
     69c:	06000001 	streq	r0, [r0], -r1
     6a0:	0000030f 	andeq	r0, r0, pc, lsl #6
     6a4:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     6a8:	5d000000 	stcpl	0, cr0, [r0, #-0]
     6ac:	00000000 	andeq	r0, r0, r0
     6b0:	00032d07 	andeq	r2, r3, r7, lsl #26
     6b4:	022b0100 	eoreq	r0, fp, #0, 2
     6b8:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     6bc:	00000006 	andeq	r0, r0, r6
     6c0:	01e29c01 	mvneq	r9, r1, lsl #24
     6c4:	77080000 	strvc	r0, [r8, -r0]
     6c8:	01000002 	tsteq	r0, r2
     6cc:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     6d0:	50010000 	andpl	r0, r1, r0
     6d4:	03880500 	orreq	r0, r8, #0, 10
     6d8:	37010000 	strcc	r0, [r1, -r0]
     6dc:	00007402 	andeq	r7, r0, r2, lsl #8
     6e0:	0031b800 	eorseq	fp, r1, r0, lsl #16
     6e4:	00000608 	andeq	r0, r0, r8, lsl #12
     6e8:	0d9c0100 	ldfeqs	f0, [ip]
     6ec:	06000002 	streq	r0, [r0], -r2
     6f0:	0000030f 	andeq	r0, r0, pc, lsl #6
     6f4:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     6f8:	7c000000 	stcvc	0, cr0, [r0], {-0}
     6fc:	00000000 	andeq	r0, r0, r0
     700:	0002e107 	andeq	lr, r2, r7, lsl #2
     704:	02460100 	subeq	r0, r6, #0, 2
     708:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     70c:	00000006 	andeq	r0, r0, r6
     710:	02329c01 	eorseq	r9, r2, #256	; 0x100
     714:	8e080000 	cdphi	0, 0, cr0, cr8, cr0, {0}
     718:	01000002 	tsteq	r0, r2
     71c:	00740246 	rsbseq	r0, r4, r6, asr #4
     720:	50010000 	andpl	r0, r1, r0
     724:	03410500 	movteq	r0, #5376	; 0x1500
     728:	52010000 	andpl	r0, r1, #0
     72c:	00007402 	andeq	r7, r0, r2, lsl #8
     730:	0031c800 	eorseq	ip, r1, r0, lsl #16
     734:	00000608 	andeq	r0, r0, r8, lsl #12
     738:	5d9c0100 	ldfpls	f0, [ip]
     73c:	06000002 	streq	r0, [r0], -r2
     740:	0000030f 	andeq	r0, r0, pc, lsl #6
     744:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     748:	9b000000 	blls	750 <__RW_SIZE__+0x1cc>
     74c:	00000000 	andeq	r0, r0, r0
     750:	00025a07 	andeq	r5, r2, r7, lsl #20
     754:	02610100 	rsbeq	r0, r1, #0, 2
     758:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
     75c:	00000006 	andeq	r0, r0, r6
     760:	02829c01 	addeq	r9, r2, #256	; 0x100
     764:	f1080000 	cpsie	
     768:	01000002 	tsteq	r0, r2
     76c:	00740261 	rsbseq	r0, r4, r1, ror #4
     770:	50010000 	andpl	r0, r1, r0
     774:	033b0500 	teqeq	fp, #0, 10
     778:	6f010000 	svcvs	0x00010000
     77c:	00007402 	andeq	r7, r0, r2, lsl #8
     780:	0031d800 	eorseq	sp, r1, r0, lsl #16
     784:	00000408 	andeq	r0, r0, r8, lsl #8
     788:	bd9c0100 	ldflts	f0, [ip]
     78c:	09000002 	stmdbeq	r0, {r1}
     790:	00000268 	andeq	r0, r0, r8, ror #4
     794:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     798:	ba000000 	blt	7a0 <__RW_SIZE__+0x21c>
     79c:	06000000 	streq	r0, [r0], -r0
     7a0:	0000030f 	andeq	r0, r0, pc, lsl #6
     7a4:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     7a8:	db000000 	blle	7b0 <__RW_SIZE__+0x22c>
     7ac:	00000000 	andeq	r0, r0, r0
     7b0:	0002cb05 	andeq	ip, r2, r5, lsl #22
     7b4:	027f0100 	rsbseq	r0, pc, #0, 2
     7b8:	00000074 	andeq	r0, r0, r4, ror r0
     7bc:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
     7c0:	00000004 	andeq	r0, r0, r4
     7c4:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     7c8:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
     7cc:	01000002 	tsteq	r0, r2
     7d0:	0050027f 	subseq	r0, r0, pc, ror r2
     7d4:	00fa0000 	rscseq	r0, sl, r0
     7d8:	0f060000 	svceq	0x00060000
     7dc:	01000003 	tsteq	r0, r3
     7e0:	00740281 	rsbseq	r0, r4, r1, lsl #5
     7e4:	011b0000 	tsteq	fp, r0
     7e8:	05000000 	streq	r0, [r0, #-0]
     7ec:	00000316 	andeq	r0, r0, r6, lsl r3
     7f0:	62028f01 	andvs	r8, r2, #1, 30
     7f4:	e0000000 	and	r0, r0, r0
     7f8:	04080031 	streq	r0, [r8], #-49	; 0xffffffcf
     7fc:	01000000 	mrseq	r0, (UNDEF: 0)
     800:	0003339c 	muleq	r3, ip, r3
     804:	02680900 	rsbeq	r0, r8, #0, 18
     808:	8f010000 	svchi	0x00010000
     80c:	00003e02 	andeq	r3, r0, r2, lsl #28
     810:	00013a00 	andeq	r3, r1, r0, lsl #20
     814:	030f0600 	movweq	r0, #62976	; 0xf600
     818:	91010000 	mrsls	r0, (UNDEF: 1)
     81c:	00007402 	andeq	r7, r0, r2, lsl #8
     820:	00015b00 	andeq	r5, r1, r0, lsl #22
     824:	4f050000 	svcmi	0x00050000
     828:	01000003 	tsteq	r0, r3
     82c:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     830:	31e40000 	mvncc	r0, r0
     834:	00060800 	andeq	r0, r6, r0, lsl #16
     838:	9c010000 	stcls	0, cr0, [r1], {-0}
     83c:	0000036e 	andeq	r0, r0, lr, ror #6
     840:	00026809 	andeq	r6, r2, r9, lsl #16
     844:	029f0100 	addseq	r0, pc, #0, 2
     848:	00000074 	andeq	r0, r0, r4, ror r0
     84c:	0000017a 	andeq	r0, r0, sl, ror r1
     850:	00030f06 	andeq	r0, r3, r6, lsl #30
     854:	02a10100 	adceq	r0, r1, #0, 2
     858:	00000074 	andeq	r0, r0, r4, ror r0
     85c:	0000019b 	muleq	r0, fp, r1
     860:	03760500 	cmneq	r6, #0, 10
     864:	af010000 	svcge	0x00010000
     868:	00002c02 	andeq	r2, r0, r2, lsl #24
     86c:	0031ec00 	eorseq	lr, r1, r0, lsl #24
     870:	00000808 	andeq	r0, r0, r8, lsl #16
     874:	a99c0100 	ldmibge	ip, {r8}
     878:	09000003 	stmdbeq	r0, {r0, r1}
     87c:	00000255 	andeq	r0, r0, r5, asr r2
     880:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     884:	ba000003 	blt	898 <__RW_SIZE__+0x314>
     888:	06000001 	streq	r0, [r0], -r1
     88c:	0000030f 	andeq	r0, r0, pc, lsl #6
     890:	2c02b101 	stfcsd	f3, [r2], {1}
     894:	db000000 	blle	89c <__RW_SIZE__+0x318>
     898:	00000001 	andeq	r0, r0, r1
     89c:	002c040a 	eoreq	r0, ip, sl, lsl #8
     8a0:	98050000 	stmdals	r5, {}	; <UNPREDICTABLE>
     8a4:	01000003 	tsteq	r0, r3
     8a8:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     8ac:	31f40000 	mvnscc	r0, r0
     8b0:	00080800 	andeq	r0, r8, r0, lsl #16
     8b4:	9c010000 	stcls	0, cr0, [r1], {-0}
     8b8:	000003ea 	andeq	r0, r0, sl, ror #7
     8bc:	00025509 	andeq	r5, r2, r9, lsl #10
     8c0:	02bf0100 	adcseq	r0, pc, #0, 2
     8c4:	000003ea 	andeq	r0, r0, sl, ror #7
     8c8:	000001fa 	strdeq	r0, [r0], -sl
     8cc:	00030f06 	andeq	r0, r3, r6, lsl #30
     8d0:	02c10100 	sbceq	r0, r1, #0, 2
     8d4:	00000050 	andeq	r0, r0, r0, asr r0
     8d8:	0000021b 	andeq	r0, r0, fp, lsl r2
     8dc:	50040a00 	andpl	r0, r4, r0, lsl #20
     8e0:	05000000 	streq	r0, [r0, #-0]
     8e4:	0000026e 	andeq	r0, r0, lr, ror #4
     8e8:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     8ec:	fc000000 	stc2	0, cr0, [r0], {-0}
     8f0:	06080031 			; <UNDEFINED> instruction: 0x06080031
     8f4:	01000000 	mrseq	r0, (UNDEF: 0)
     8f8:	00042b9c 	muleq	r4, ip, fp
     8fc:	02550900 	subseq	r0, r5, #0, 18
     900:	cf010000 	svcgt	0x00010000
     904:	00042b02 	andeq	r2, r4, r2, lsl #22
     908:	00023a00 	andeq	r3, r2, r0, lsl #20
     90c:	030f0600 	movweq	r0, #62976	; 0xf600
     910:	d1010000 	mrsle	r0, (UNDEF: 1)
     914:	00007402 	andeq	r7, r0, r2, lsl #8
     918:	00025b00 	andeq	r5, r2, r0, lsl #22
     91c:	040a0000 	streq	r0, [sl], #-0
     920:	00000074 	andeq	r0, r0, r4, ror r0
     924:	00037f05 	andeq	r7, r3, r5, lsl #30
     928:	02e00100 	rsceq	r0, r0, #0, 2
     92c:	00000074 	andeq	r0, r0, r4, ror r0
     930:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
     934:	00000008 	andeq	r0, r0, r8
     938:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     93c:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
     940:	01000002 	tsteq	r0, r2
     944:	002c02e0 	eoreq	r0, ip, r0, ror #5
     948:	027a0000 	rsbseq	r0, sl, #0
     94c:	55080000 	strpl	r0, [r8, #-0]
     950:	01000002 	tsteq	r0, r2
     954:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     958:	51010000 	mrspl	r0, (UNDEF: 1)
     95c:	00030f06 	andeq	r0, r3, r6, lsl #30
     960:	02e20100 	rsceq	r0, r2, #0, 2
     964:	00000074 	andeq	r0, r0, r4, ror r0
     968:	0000029b 	muleq	r0, fp, r2
     96c:	024c0500 	subeq	r0, ip, #0, 10
     970:	f1010000 	setend	le
     974:	00007402 	andeq	r7, r0, r2, lsl #8
     978:	00320c00 	eorseq	r0, r2, r0, lsl #24
     97c:	00000808 	andeq	r0, r0, r8, lsl #16
     980:	c39c0100 	orrsgt	r0, ip, #0, 2
     984:	09000004 	stmdbeq	r0, {r2}
     988:	00000268 	andeq	r0, r0, r8, ror #4
     98c:	5002f101 	andpl	pc, r2, r1, lsl #2
     990:	ba000000 	blt	998 <__RW_SIZE__+0x414>
     994:	08000002 	stmdaeq	r0, {r1}
     998:	00000255 	andeq	r0, r0, r5, asr r2
     99c:	ea02f101 	b	bcda8 <__RW_SIZE__+0xbc824>
     9a0:	01000003 	tsteq	r0, r3
     9a4:	030f0651 	movweq	r0, #63057	; 0xf651
     9a8:	f3010000 	vhadd.u8	d0, d1, d0
     9ac:	00007402 	andeq	r7, r0, r2, lsl #8
     9b0:	0002db00 	andeq	sp, r2, r0, lsl #22
     9b4:	6d0b0000 	stcvs	0, cr0, [fp, #-0]
     9b8:	01000003 	tsteq	r0, r3
     9bc:	00740302 	rsbseq	r0, r4, r2, lsl #6
     9c0:	32140000 	andscc	r0, r4, #0
     9c4:	00060800 	andeq	r0, r6, r0, lsl #16
     9c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     9cc:	00026809 	andeq	r6, r2, r9, lsl #16
     9d0:	03020100 	movweq	r0, #8448	; 0x2100
     9d4:	00000074 	andeq	r0, r0, r4, ror r0
     9d8:	000002fa 	strdeq	r0, [r0], -sl
     9dc:	00025508 	andeq	r5, r2, r8, lsl #10
     9e0:	03020100 	movweq	r0, #8448	; 0x2100
     9e4:	0000042b 	andeq	r0, r0, fp, lsr #8
     9e8:	0f065101 	svceq	0x00065101
     9ec:	01000003 	tsteq	r0, r3
     9f0:	00740304 	rsbseq	r0, r4, r4, lsl #6
     9f4:	031b0000 	tsteq	fp, #0
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	000002ed 	andeq	r0, r0, sp, ror #5
     a00:	02400004 	subeq	r0, r0, #4
     a04:	01040000 	mrseq	r0, (UNDEF: 4)
     a08:	00000100 	andeq	r0, r0, r0, lsl #2
     a0c:	0003dc01 	andeq	sp, r3, r1, lsl #24
     a10:	00009600 	andeq	r9, r0, r0, lsl #12
     a14:	00321c00 	eorseq	r1, r2, r0, lsl #24
     a18:	0000c608 	andeq	ip, r0, r8, lsl #12
     a1c:	00023f00 	andeq	r3, r2, r0, lsl #30
     a20:	06010200 	streq	r0, [r1], -r0, lsl #4
     a24:	00000033 	andeq	r0, r0, r3, lsr r0
     a28:	31080102 	tstcc	r8, r2, lsl #2
     a2c:	02000000 	andeq	r0, r0, #0
     a30:	007b0502 	rsbseq	r0, fp, r2, lsl #10
     a34:	02020000 	andeq	r0, r2, #0
     a38:	00004b07 	andeq	r4, r0, r7, lsl #22
     a3c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     a40:	000001a4 	andeq	r0, r0, r4, lsr #3
     a44:	0001f203 	andeq	pc, r1, r3, lsl #4
     a48:	53500300 	cmppl	r0, #0, 6
     a4c:	02000000 	andeq	r0, r0, #0
     a50:	00c80704 	sbceq	r0, r8, r4, lsl #14
     a54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     a58:	00019f05 	andeq	r9, r1, r5, lsl #30
     a5c:	07080200 	streq	r0, [r8, -r0, lsl #4]
     a60:	000000c3 	andeq	r0, r0, r3, asr #1
     a64:	69050404 	stmdbvs	r5, {r2, sl}
     a68:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     a6c:	00cd0704 	sbceq	r0, sp, r4, lsl #14
     a70:	04020000 	streq	r0, [r2], #-0
     a74:	00019607 	andeq	r9, r1, r7, lsl #12
     a78:	00480500 	subeq	r0, r8, r0, lsl #10
     a7c:	1c060000 	stcne	0, cr0, [r6], {-0}
     a80:	e703e902 	str	lr, [r3, -r2, lsl #18]
     a84:	07000000 	streq	r0, [r0, -r0]
     a88:	004c5243 	subeq	r5, ip, r3, asr #4
     a8c:	7d03eb02 	vstrvc	d14, [r3, #-8]
     a90:	00000000 	andeq	r0, r0, r0
     a94:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
     a98:	03ec0200 	mvneq	r0, #0, 4
     a9c:	0000007d 	andeq	r0, r0, sp, ror r0
     aa0:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
     aa4:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
     aa8:	00007d03 	andeq	r7, r0, r3, lsl #26
     aac:	4f070800 	svcmi	0x00070800
     ab0:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     ab4:	007d03ee 	rsbseq	r0, sp, lr, ror #7
     ab8:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     abc:	00000016 	andeq	r0, r0, r6, lsl r0
     ac0:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
     ac4:	10000000 	andne	r0, r0, r0
     ac8:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     acc:	03f00200 	mvnseq	r0, #0, 4
     ad0:	0000007d 	andeq	r0, r0, sp, ror r0
     ad4:	02100814 	andseq	r0, r0, #20, 16	; 0x140000
     ad8:	f1020000 	cps	#0
     adc:	00007d03 	andeq	r7, r0, r3, lsl #26
     ae0:	09001800 	stmdbeq	r0, {fp, ip}
     ae4:	000000b6 	strheq	r0, [r0], -r6
     ae8:	8203f202 	andhi	pc, r3, #536870912	; 0x20000000
     aec:	06000000 	streq	r0, [r0], -r0
     af0:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
     af4:	0000017e 	andeq	r0, r0, lr, ror r1
     af8:	00524307 	subseq	r4, r2, r7, lsl #6
     afc:	7d043602 	stcvc	6, cr3, [r4, #-8]
     b00:	00000000 	andeq	r0, r0, r0
     b04:	00000508 	andeq	r0, r0, r8, lsl #10
     b08:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
     b0c:	0000007d 	andeq	r0, r0, sp, ror r0
     b10:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
     b14:	38020052 	stmdacc	r2, {r1, r4, r6}
     b18:	00007d04 	andeq	r7, r0, r4, lsl #26
     b1c:	8d080800 	stchi	8, cr0, [r8, #-0]
     b20:	02000000 	andeq	r0, r0, #0
     b24:	007d0439 	rsbseq	r0, sp, r9, lsr r4
     b28:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     b2c:	00000072 	andeq	r0, r0, r2, ror r0
     b30:	7d043a02 	vstrvc	s6, [r4, #-8]
     b34:	10000000 	andne	r0, r0, r0
     b38:	00004408 	andeq	r4, r0, r8, lsl #8
     b3c:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
     b40:	0000007d 	andeq	r0, r0, sp, ror r0
     b44:	01ad0814 			; <UNDEFINED> instruction: 0x01ad0814
     b48:	3c020000 	stccc	0, cr0, [r2], {-0}
     b4c:	00007d04 	andeq	r7, r0, r4, lsl #26
     b50:	85081800 	strhi	r1, [r8, #-2048]	; 0xfffff800
     b54:	02000000 	andeq	r0, r0, #0
     b58:	007d043d 	rsbseq	r0, sp, sp, lsr r4
     b5c:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     b60:	00000000 	andeq	r0, r0, r0
     b64:	7d043e02 	stcvc	14, cr3, [r4, #-8]
     b68:	20000000 	andcs	r0, r0, r0
     b6c:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
     b70:	043f0200 	ldrteq	r0, [pc], #-512	; b78 <__RW_SIZE__+0x5f4>
     b74:	0000007d 	andeq	r0, r0, sp, ror r0
     b78:	da090024 	ble	240c10 <__RW_SIZE__+0x24068c>
     b7c:	02000001 	andeq	r0, r0, #1
     b80:	00f3044a 	rscseq	r0, r3, sl, asr #8
     b84:	01020000 	mrseq	r0, (UNDEF: 2)
     b88:	00003a08 	andeq	r3, r0, r8, lsl #20
     b8c:	03f00a00 	mvnseq	r0, #0, 20
     b90:	0b010000 	bleq	40b98 <__RW_SIZE__+0x40614>
     b94:	00000068 	andeq	r0, r0, r8, rrx
     b98:	03e20b01 	mvneq	r0, #1024	; 0x400
     b9c:	03010000 	movweq	r0, #4096	; 0x1000
     ba0:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
     ba4:	00000026 	andeq	r0, r0, r6, lsr #32
     ba8:	910c9c01 	tstls	ip, r1, lsl #24
     bac:	44000001 	strmi	r0, [r0], #-1
     bb0:	14080032 	strne	r0, [r8], #-50	; 0xffffffce
     bb4:	01000000 	mrseq	r0, (UNDEF: 0)
     bb8:	03b70d9c 			; <UNDEFINED> instruction: 0x03b70d9c
     bbc:	10010000 	andne	r0, r1, r0
     bc0:	00000068 	andeq	r0, r0, r8, rrx
     bc4:	0001e001 	andeq	lr, r1, r1
     bc8:	00690e00 	rsbeq	r0, r9, r0, lsl #28
     bcc:	006f1201 	rsbeq	r1, pc, r1, lsl #4
     bd0:	6b0e0000 	blvs	380bd8 <__RW_SIZE__+0x380654>
     bd4:	6f120100 	svcvs	0x00120100
     bd8:	00000000 	andeq	r0, r0, r0
     bdc:	0001bd0f 	andeq	fp, r1, pc, lsl #26
     be0:	00325800 	eorseq	r5, r2, r0, lsl #16
     be4:	00002a08 	andeq	r2, r0, r8, lsl #20
     be8:	1e9c0100 	fmlnee	f0, f4, f0
     bec:	10000002 	andne	r0, r0, r2
     bf0:	000001cd 	andeq	r0, r0, sp, asr #3
     bf4:	0001d611 	andeq	sp, r1, r1, lsl r6
     bf8:	12500100 	subsne	r0, r0, #0, 2
     bfc:	00000191 	muleq	r0, r1, r1
     c00:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
     c04:	00000016 	andeq	r0, r0, r6, lsl r0
     c08:	91121601 	tstls	r2, r1, lsl #12
     c0c:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
     c10:	0a080032 	beq	200ce0 <__RW_SIZE__+0x20075c>
     c14:	01000000 	mrseq	r0, (UNDEF: 0)
     c18:	a113001a 	tstge	r3, sl, lsl r0
     c1c:	01000003 	tsteq	r0, r3
     c20:	00328426 	eorseq	r8, r2, r6, lsr #8
     c24:	00002e08 	andeq	r2, r0, r8, lsl #28
     c28:	789c0100 	ldmvc	ip, {r8}
     c2c:	14000002 	strne	r0, [r0], #-2
     c30:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
     c34:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
     c38:	00000028 	andeq	r0, r0, r8, lsr #32
     c3c:	84152801 	ldrhi	r2, [r5], #-2049	; 0xfffff7ff
     c40:	28080032 	stmdacs	r8, {r1, r4, r5}
     c44:	10000000 	andne	r0, r0, r0
     c48:	000001cd 	andeq	r0, r0, sp, asr #3
     c4c:	0001d611 	andeq	sp, r1, r1, lsl r6
     c50:	12510100 	subsne	r0, r1, #0, 2
     c54:	00000191 	muleq	r0, r1, r1
     c58:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
     c5c:	00000016 	andeq	r0, r0, r6, lsl r0
     c60:	91121601 	tstls	r2, r1, lsl #12
     c64:	9a000001 	bls	c70 <__RW_SIZE__+0x6ec>
     c68:	0a080032 	beq	200d38 <__RW_SIZE__+0x2007b4>
     c6c:	01000000 	mrseq	r0, (UNDEF: 0)
     c70:	0000001a 	andeq	r0, r0, sl, lsl r0
     c74:	0003c716 	andeq	ip, r3, r6, lsl r7
     c78:	682b0100 	stmdavs	fp!, {r8}
     c7c:	b4000000 	strlt	r0, [r0], #-0
     c80:	2e080032 	mcrcs	0, 0, r0, cr8, cr2, {1}
     c84:	01000000 	mrseq	r0, (UNDEF: 0)
     c88:	0002df9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
     c8c:	006b0e00 	rsbeq	r0, fp, r0, lsl #28
     c90:	00682d01 	rsbeq	r2, r8, r1, lsl #26
     c94:	bd140000 	ldclt	0, cr0, [r4, #-0]
     c98:	b4000001 	strlt	r0, [r0], #-1
     c9c:	28080032 	stmdacs	r8, {r1, r4, r5}
     ca0:	01000000 	mrseq	r0, (UNDEF: 0)
     ca4:	32b4152f 	adcscc	r1, r4, #197132288	; 0xbc00000
     ca8:	00280800 	eoreq	r0, r8, r0, lsl #16
     cac:	cd100000 	ldcgt	0, cr0, [r0, #-0]
     cb0:	11000001 	tstne	r0, r1
     cb4:	000001d6 	ldrdeq	r0, [r0], -r6
     cb8:	91125001 	tstls	r2, r1
     cbc:	b4000001 	strlt	r0, [r0], #-1
     cc0:	16080032 			; <UNDEFINED> instruction: 0x16080032
     cc4:	01000000 	mrseq	r0, (UNDEF: 0)
     cc8:	01911216 	orrseq	r1, r1, r6, lsl r2
     ccc:	32ca0000 	sbccc	r0, sl, #0
     cd0:	000a0800 	andeq	r0, sl, r0, lsl #16
     cd4:	1a010000 	bne	40cdc <__RW_SIZE__+0x40758>
     cd8:	17000000 	strne	r0, [r0, -r0]
     cdc:	000000f3 	strdeq	r0, [r0], -r3
     ce0:	eb06ce04 	bl	1b44f8 <__RW_SIZE__+0x1b3f74>
     ce4:	05000002 	streq	r0, [r0, #-2]
     ce8:	00000068 	andeq	r0, r0, r8, rrx
     cec:	0001f700 	andeq	pc, r1, r0, lsl #14
     cf0:	a3000400 	movwge	r0, #1024	; 0x400
     cf4:	04000003 	streq	r0, [r0], #-3
     cf8:	00010001 	andeq	r0, r1, r1
     cfc:	04180100 	ldreq	r0, [r8], #-256	; 0xffffff00
     d00:	00960000 	addseq	r0, r6, r0
     d04:	32e40000 	rsccc	r0, r4, #0
     d08:	00720800 	rsbseq	r0, r2, r0, lsl #16
     d0c:	02fb0000 	rscseq	r0, fp, #0
     d10:	01020000 	mrseq	r0, (UNDEF: 2)
     d14:	00003306 	andeq	r3, r0, r6, lsl #6
     d18:	08010200 	stmdaeq	r1, {r9}
     d1c:	00000031 	andeq	r0, r0, r1, lsr r0
     d20:	7b050202 	blvc	141530 <__RW_SIZE__+0x140fac>
     d24:	02000000 	andeq	r0, r0, #0
     d28:	004b0702 	subeq	r0, fp, r2, lsl #14
     d2c:	04020000 	streq	r0, [r2], #-0
     d30:	0001a405 	andeq	sl, r1, r5, lsl #8
     d34:	01f20300 	mvnseq	r0, r0, lsl #6
     d38:	50030000 	andpl	r0, r3, r0
     d3c:	00000053 	andeq	r0, r0, r3, asr r0
     d40:	c8070402 	stmdagt	r7, {r1, sl}
     d44:	02000000 	andeq	r0, r0, #0
     d48:	019f0508 	orrseq	r0, pc, r8, lsl #10
     d4c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     d50:	0000c307 	andeq	ip, r0, r7, lsl #6
     d54:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
     d58:	00746e69 	rsbseq	r6, r4, r9, ror #28
     d5c:	cd070402 	cfstrsgt	mvf0, [r7, #-8]
     d60:	02000000 	andeq	r0, r0, #0
     d64:	01960704 	orrseq	r0, r6, r4, lsl #14
     d68:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
     d6c:	06000000 	streq	r0, [r0], -r0
     d70:	03e9021c 	mvneq	r0, #28, 4	; 0xc0000001
     d74:	000000e7 	andeq	r0, r0, r7, ror #1
     d78:	4c524307 	mrrcmi	3, 0, r4, r2, cr7
     d7c:	03eb0200 	mvneq	r0, #0, 4
     d80:	0000007d 	andeq	r0, r0, sp, ror r0
     d84:	52430700 	subpl	r0, r3, #0, 14
     d88:	ec020048 	stc	0, cr0, [r2], {72}	; 0x48
     d8c:	00007d03 	andeq	r7, r0, r3, lsl #26
     d90:	49070400 	stmdbmi	r7, {sl}
     d94:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     d98:	007d03ed 	rsbseq	r0, sp, sp, ror #7
     d9c:	07080000 	streq	r0, [r8, -r0]
     da0:	0052444f 	subseq	r4, r2, pc, asr #8
     da4:	7d03ee02 	stcvc	14, cr14, [r3, #-8]
     da8:	0c000000 	stceq	0, cr0, [r0], {-0}
     dac:	00001608 	andeq	r1, r0, r8, lsl #12
     db0:	03ef0200 	mvneq	r0, #0, 4
     db4:	0000007d 	andeq	r0, r0, sp, ror r0
     db8:	52420710 	subpl	r0, r2, #16, 14	; 0x400000
     dbc:	f0020052 			; <UNDEFINED> instruction: 0xf0020052
     dc0:	00007d03 	andeq	r7, r0, r3, lsl #26
     dc4:	10081400 	andne	r1, r8, r0, lsl #8
     dc8:	02000002 	andeq	r0, r0, #2
     dcc:	007d03f1 	ldrshteq	r0, [sp], #-49	; 0xffffffcf
     dd0:	00180000 	andseq	r0, r8, r0
     dd4:	0000b609 	andeq	fp, r0, r9, lsl #12
     dd8:	03f20200 	mvnseq	r0, #0, 4
     ddc:	00000082 	andeq	r0, r0, r2, lsl #1
     de0:	34022806 	strcc	r2, [r2], #-2054	; 0xfffff7fa
     de4:	00017e04 	andeq	r7, r1, r4, lsl #28
     de8:	52430700 	subpl	r0, r3, #0, 14
     dec:	04360200 	ldrteq	r0, [r6], #-512	; 0xfffffe00
     df0:	0000007d 	andeq	r0, r0, sp, ror r0
     df4:	00050800 	andeq	r0, r5, r0, lsl #16
     df8:	37020000 	strcc	r0, [r2, -r0]
     dfc:	00007d04 	andeq	r7, r0, r4, lsl #26
     e00:	43070400 	movwmi	r0, #29696	; 0x7400
     e04:	02005249 	andeq	r5, r0, #-1879048188	; 0x90000004
     e08:	007d0438 	rsbseq	r0, sp, r8, lsr r4
     e0c:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
     e10:	0000008d 	andeq	r0, r0, sp, lsl #1
     e14:	7d043902 	stcvc	9, cr3, [r4, #-8]
     e18:	0c000000 	stceq	0, cr0, [r0], {-0}
     e1c:	00007208 	andeq	r7, r0, r8, lsl #4
     e20:	043a0200 	ldrteq	r0, [sl], #-512	; 0xfffffe00
     e24:	0000007d 	andeq	r0, r0, sp, ror r0
     e28:	00440810 	subeq	r0, r4, r0, lsl r8
     e2c:	3b020000 	blcc	80e34 <__RW_SIZE__+0x808b0>
     e30:	00007d04 	andeq	r7, r0, r4, lsl #26
     e34:	ad081400 	cfstrsge	mvf1, [r8, #-0]
     e38:	02000001 	andeq	r0, r0, #1
     e3c:	007d043c 	rsbseq	r0, sp, ip, lsr r4
     e40:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     e44:	00000085 	andeq	r0, r0, r5, lsl #1
     e48:	7d043d02 	stcvc	13, cr3, [r4, #-8]
     e4c:	1c000000 	stcne	0, cr0, [r0], {-0}
     e50:	00000008 	andeq	r0, r0, r8
     e54:	043e0200 	ldrteq	r0, [lr], #-512	; 0xfffffe00
     e58:	0000007d 	andeq	r0, r0, sp, ror r0
     e5c:	53430720 	movtpl	r0, #14112	; 0x3720
     e60:	3f020052 	svccc	0x00020052
     e64:	00007d04 	andeq	r7, r0, r4, lsl #26
     e68:	09002400 	stmdbeq	r0, {sl, sp}
     e6c:	000001da 	ldrdeq	r0, [r0], -sl
     e70:	f3044a02 	vpmax.u8	d4, d4, d2
     e74:	02000000 	andeq	r0, r0, #0
     e78:	003a0801 	eorseq	r0, sl, r1, lsl #16
     e7c:	290a0000 	stmdbcs	sl, {}	; <UNPREDICTABLE>
     e80:	01000004 	tsteq	r0, r4
     e84:	0032e403 	eorseq	lr, r2, r3, lsl #8
     e88:	00002e08 	andeq	r2, r0, r8, lsl #28
     e8c:	0b9c0100 	bleq	fe701294 <__ZI_LIMIT__+0xde700cc0>
     e90:	0000040c 	andeq	r0, r0, ip, lsl #8
     e94:	33140a01 	tstcc	r4, #4096	; 0x1000
     e98:	001c0800 	andseq	r0, ip, r0, lsl #16
     e9c:	9c010000 	stcls	0, cr0, [r1], {-0}
     ea0:	000001c7 	andeq	r0, r0, r7, asr #3
     ea4:	6d756e0c 	ldclvs	14, cr6, [r5, #-48]!	; 0xffffffd0
     ea8:	6f0a0100 	svcvs	0x000a0100
     eac:	3a000000 	bcc	eb4 <__RW_SIZE__+0x930>
     eb0:	00000003 	andeq	r0, r0, r3
     eb4:	00041e0a 	andeq	r1, r4, sl, lsl #28
     eb8:	300f0100 	andcc	r0, pc, r0, lsl #2
     ebc:	12080033 	andne	r0, r8, #51	; 0x33
     ec0:	01000000 	mrseq	r0, (UNDEF: 0)
     ec4:	04000a9c 	streq	r0, [r0], #-2716	; 0xfffff564
     ec8:	14010000 	strne	r0, [r1], #-0
     ecc:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
     ed0:	00000012 	andeq	r0, r0, r2, lsl r0
     ed4:	f30d9c01 			; <UNDEFINED> instruction: 0xf30d9c01
     ed8:	04000000 	streq	r0, [r0], #-0
     edc:	01f506ce 	mvnseq	r0, lr, asr #13
     ee0:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	000005fb 	strdeq	r0, [r0], -fp
     eec:	046b0004 	strbteq	r0, [fp], #-4
     ef0:	01040000 	mrseq	r0, (UNDEF: 4)
     ef4:	00000100 	andeq	r0, r0, r0, lsl #2
     ef8:	00050901 	andeq	r0, r5, r1, lsl #18
     efc:	00009600 	andeq	r9, r0, r0, lsl #12
     f00:	00335800 	eorseq	r5, r3, r0, lsl #16
     f04:	0003fc08 	andeq	pc, r3, r8, lsl #24
     f08:	00039a00 	andeq	r9, r3, r0, lsl #20
     f0c:	06010200 	streq	r0, [r1], -r0, lsl #4
     f10:	00000033 	andeq	r0, r0, r3, lsr r0
     f14:	31080102 	tstcc	r8, r2, lsl #2
     f18:	02000000 	andeq	r0, r0, #0
     f1c:	007b0502 	rsbseq	r0, fp, r2, lsl #10
     f20:	64030000 	strvs	r0, [r3], #-0
     f24:	02000003 	andeq	r0, r0, #3
     f28:	00004536 	andeq	r4, r0, r6, lsr r5
     f2c:	07020200 	streq	r0, [r2, -r0, lsl #4]
     f30:	0000004b 	andeq	r0, r0, fp, asr #32
     f34:	a4050402 	strge	r0, [r5], #-1026	; 0xfffffbfe
     f38:	03000001 	movweq	r0, #1
     f3c:	000001f2 	strdeq	r0, [r0], -r2
     f40:	005e5002 	subseq	r5, lr, r2
     f44:	04020000 	streq	r0, [r2], #-0
     f48:	0000c807 	andeq	ip, r0, r7, lsl #16
     f4c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     f50:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
     f54:	c3070802 	movwgt	r0, #30722	; 0x7802
     f58:	04000000 	streq	r0, [r0], #-0
     f5c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     f60:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     f64:	0000cd07 	andeq	ip, r0, r7, lsl #26
     f68:	07040200 	streq	r0, [r4, -r0, lsl #4]
     f6c:	00000196 	muleq	r0, r6, r1
     f70:	00003a05 	andeq	r3, r0, r5, lsl #20
     f74:	031c0600 	tsteq	ip, #0, 12
     f78:	014b04d2 	ldrdeq	r0, [fp, #-66]	; 0xffffffbe
     f7c:	53070000 	movwpl	r0, #28672	; 0x7000
     f80:	d4030052 	strle	r0, [r3], #-82	; 0xffffffae
     f84:	00008804 	andeq	r8, r0, r4, lsl #16
     f88:	e1080000 	mrs	r0, (UNDEF: 8)
     f8c:	03000004 	movweq	r0, #4
     f90:	003a04d5 	ldrsbteq	r0, [sl], -r5
     f94:	07020000 	streq	r0, [r2, -r0]
     f98:	03005244 	movweq	r5, #580	; 0x244
     f9c:	008804d6 	ldrdeq	r0, [r8], r6
     fa0:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
     fa4:	000004eb 	andeq	r0, r0, fp, ror #9
     fa8:	3a04d703 	bcc	136bbc <__RW_SIZE__+0x136638>
     fac:	06000000 	streq	r0, [r0], -r0
     fb0:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     fb4:	04d80300 	ldrbeq	r0, [r8], #768	; 0x300
     fb8:	00000088 	andeq	r0, r0, r8, lsl #1
     fbc:	04f50808 	ldrbteq	r0, [r5], #2056	; 0x808
     fc0:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
     fc4:	00003a04 	andeq	r3, r0, r4, lsl #20
     fc8:	43070a00 	movwmi	r0, #31232	; 0x7a00
     fcc:	03003152 	movweq	r3, #338	; 0x152
     fd0:	008804da 	ldrdeq	r0, [r8], sl
     fd4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     fd8:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     fdc:	3a04db03 	bcc	137bf0 <__RW_SIZE__+0x13766c>
     fe0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     fe4:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
     fe8:	04dc0300 	ldrbeq	r0, [ip], #768	; 0x300
     fec:	00000088 	andeq	r0, r0, r8, lsl #1
     ff0:	04720810 	ldrbteq	r0, [r2], #-2064	; 0xfffff7f0
     ff4:	dd030000 	stcle	0, cr0, [r3, #-0]
     ff8:	00003a04 	andeq	r3, r0, r4, lsl #20
     ffc:	43071200 	movwmi	r1, #29184	; 0x7200
    1000:	03003352 	movweq	r3, #850	; 0x352
    1004:	008804de 	ldrdeq	r0, [r8], lr
    1008:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    100c:	00000510 	andeq	r0, r0, r0, lsl r5
    1010:	3a04df03 	bcc	138c24 <__RW_SIZE__+0x1386a0>
    1014:	16000000 	strne	r0, [r0], -r0
    1018:	00043a08 	andeq	r3, r4, r8, lsl #20
    101c:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    1020:	00000088 	andeq	r0, r0, r8, lsl #1
    1024:	051a0818 	ldreq	r0, [sl, #-2072]	; 0xfffff7e8
    1028:	e1030000 	mrs	r0, (UNDEF: 3)
    102c:	00003a04 	andeq	r3, r0, r4, lsl #20
    1030:	09001a00 	stmdbeq	r0, {r9, fp, ip}
    1034:	00000453 	andeq	r0, r0, r3, asr r4
    1038:	8d04e203 	sfmhi	f6, 1, [r4, #-12]
    103c:	0a000000 	beq	1044 <__RW_SIZE__+0xac0>
    1040:	00015d04 	andeq	r5, r1, r4, lsl #26
    1044:	08010200 	stmdaeq	r1, {r9}
    1048:	0000003a 	andeq	r0, r0, sl, lsr r0
    104c:	0004610b 	andeq	r6, r4, fp, lsl #2
    1050:	11040100 	mrsne	r0, (UNDEF: 20)
    1054:	00000183 	andeq	r0, r0, r3, lsl #3
    1058:	0005450c 	andeq	r4, r5, ip, lsl #10
    105c:	b00c0000 	andlt	r0, ip, r0
    1060:	01000004 	tsteq	r0, r4
    1064:	0004320c 	andeq	r3, r4, ip, lsl #4
    1068:	0b000200 	bleq	1870 <__RW_SIZE__+0x12ec>
    106c:	00000540 	andeq	r0, r0, r0, asr #10
    1070:	a2120401 	andsge	r0, r2, #16777216	; 0x1000000
    1074:	0c000001 	stceq	0, cr0, [r0], {1}
    1078:	00000466 	andeq	r0, r0, r6, ror #8
    107c:	056d0c00 	strbeq	r0, [sp, #-3072]!	; 0xfffff400
    1080:	0c010000 	stceq	0, cr0, [r1], {-0}
    1084:	000004be 			; <UNDEFINED> instruction: 0x000004be
    1088:	2d0d0002 	stccs	0, cr0, [sp, #-8]
    108c:	01000005 	tsteq	r0, r5
    1090:	a20e0113 	andge	r0, lr, #-1073741820	; 0xc0000004
    1094:	58000001 	stmdapl	r0, {r0}
    1098:	d6080033 			; <UNDEFINED> instruction: 0xd6080033
    109c:	01000000 	mrseq	r0, (UNDEF: 0)
    10a0:	0001f69c 	muleq	r1, ip, r6
    10a4:	337a0f00 	cmncc	sl, #0, 30
    10a8:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    10ac:	01d40000 	bicseq	r0, r4, r0
    10b0:	01100000 	tsteq	r0, r0
    10b4:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
    10b8:	000800a0 	andeq	r0, r8, r0, lsr #1
    10bc:	0033dc11 	eorseq	sp, r3, r1, lsl ip
    10c0:	00057f08 	andeq	r7, r5, r8, lsl #30
    10c4:	33f81100 	mvnscc	r1, #0, 2
    10c8:	057f0800 	ldrbeq	r0, [pc, #-2048]!	; 8d0 <__RW_SIZE__+0x34c>
    10cc:	16120000 	ldrne	r0, [r2], -r0
    10d0:	7f080034 	svcvc	0x00080034
    10d4:	10000005 	andne	r0, r0, r5
    10d8:	31015101 	tstcc	r1, r1, lsl #2
    10dc:	8d130000 	ldchi	0, cr0, [r3, #-0]
    10e0:	01000004 	tsteq	r0, r4
    10e4:	02170124 	andseq	r0, r7, #36, 2
    10e8:	69140000 	ldmdbvs	r4, {}	; <UNPREDICTABLE>
    10ec:	17260100 	strne	r0, [r6, -r0, lsl #2]!
    10f0:	15000002 	strne	r0, [r0, #-2]
    10f4:	00000558 	andeq	r0, r0, r8, asr r5
    10f8:	00732a01 	rsbseq	r2, r3, r1, lsl #20
    10fc:	05000000 	streq	r0, [r0, #-0]
    1100:	00000073 	andeq	r0, r0, r3, ror r0
    1104:	0001f60e 	andeq	pc, r1, lr, lsl #12
    1108:	00343000 	eorseq	r3, r4, r0
    110c:	00006e08 	andeq	r6, r0, r8, lsl #28
    1110:	8d9c0100 	ldfhis	f0, [ip]
    1114:	16000002 	strne	r0, [r0], -r2
    1118:	00000202 	andeq	r0, r0, r2, lsl #4
    111c:	17749102 	ldrbne	r9, [r4, -r2, lsl #2]!
    1120:	0000020b 	andeq	r0, r0, fp, lsl #4
    1124:	00000369 	andeq	r0, r0, r9, ror #6
    1128:	00343818 	eorseq	r3, r4, r8, lsl r8
    112c:	00059508 	andeq	r9, r5, r8, lsl #10
    1130:	343c1800 	ldrtcc	r1, [ip], #-2048	; 0xfffff800
    1134:	059c0800 	ldreq	r0, [ip, #2048]	; 0x800
    1138:	44180000 	ldrmi	r0, [r8], #-0
    113c:	a7080034 	smladxge	r8, r4, r0, r0
    1140:	0f000005 	svceq	0x00000005
    1144:	0800346a 	stmdaeq	r0, {r1, r3, r5, r6, sl, ip, sp}
    1148:	0000057f 	andeq	r0, r0, pc, ror r5
    114c:	0000026e 	andeq	r0, r0, lr, ror #4
    1150:	01510110 	cmpeq	r1, r0, lsl r1
    1154:	7c190031 	ldcvc	0, cr0, [r9], {49}	; 0x31
    1158:	6d080034 	stcvs	0, cr0, [r8, #-208]	; 0xffffff30
    115c:	10000005 	andne	r0, r0, r5
    1160:	74075101 	strvc	r5, [r7], #-257	; 0xfffffeff
    1164:	23243300 	teqcs	r4, #0, 6
    1168:	011003cc 	tsteq	r0, ip, asr #7
    116c:	bc030550 	cfstr32lt	mvfx0, [r3], {80}	; 0x50
    1170:	000800a0 	andeq	r0, r8, r0, lsr #1
    1174:	047c1300 	ldrbteq	r1, [ip], #-768	; 0xfffffd00
    1178:	30010000 	andcc	r0, r1, r0
    117c:	0002ae01 	andeq	sl, r2, r1, lsl #28
    1180:	00691400 	rsbeq	r1, r9, r0, lsl #8
    1184:	02173201 	andseq	r3, r7, #268435456	; 0x10000000
    1188:	24150000 	ldrcs	r0, [r5], #-0
    118c:	01000005 	tsteq	r0, r5
    1190:	00007333 	andeq	r7, r0, r3, lsr r3
    1194:	8d0e0000 	stchi	0, cr0, [lr, #-0]
    1198:	a0000002 	andge	r0, r0, r2
    119c:	6a080034 	bvs	201274 <__RW_SIZE__+0x200cf0>
    11a0:	01000000 	mrseq	r0, (UNDEF: 0)
    11a4:	0002fb9c 	muleq	r2, ip, fp
    11a8:	02991600 	addseq	r1, r9, #0, 12
    11ac:	91020000 	mrsls	r0, (UNDEF: 2)
    11b0:	02a21674 	adceq	r1, r2, #116, 12	; 0x7400000
    11b4:	03050000 	movweq	r0, #20480	; 0x5000
    11b8:	20000588 	andcs	r0, r0, r8, lsl #11
    11bc:	0034d40f 	eorseq	sp, r4, pc, lsl #8
    11c0:	00057f08 	andeq	r7, r5, r8, lsl #30
    11c4:	0002e700 	andeq	lr, r2, r0, lsl #14
    11c8:	51011000 	mrspl	r1, (UNDEF: 1)
    11cc:	19003101 	stmdbne	r0, {r0, r8, ip, sp}
    11d0:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
    11d4:	0000056d 	andeq	r0, r0, sp, ror #10
    11d8:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    11dc:	00a0bc03 	adceq	fp, r0, r3, lsl #24
    11e0:	1a000008 	bne	1208 <__RW_SIZE__+0xc84>
    11e4:	0000043f 	andeq	r0, r0, pc, lsr r4
    11e8:	1b010701 	blne	42df4 <__RW_SIZE__+0x42870>
    11ec:	0000054a 	andeq	r0, r0, sl, asr #10
    11f0:	350c3b01 	strcc	r3, [ip, #-2817]	; 0xfffff4ff
    11f4:	02480800 	subeq	r0, r8, #0, 16
    11f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    11fc:	0000052e 	andeq	r0, r0, lr, lsr #10
    1200:	0002fb1c 	andeq	pc, r2, ip, lsl fp	; <UNPREDICTABLE>
    1204:	00351200 	eorseq	r1, r5, r0, lsl #4
    1208:	00001c08 	andeq	r1, r0, r8, lsl #24
    120c:	6f3d0100 	svcvs	0x003d0100
    1210:	18000003 	stmdane	r0, {r0, r1}
    1214:	08003516 	stmdaeq	r0, {r1, r2, r4, r8, sl, ip, sp}
    1218:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    121c:	00351a18 	eorseq	r1, r5, r8, lsl sl
    1220:	0005b908 	andeq	fp, r5, r8, lsl #18
    1224:	35220f00 	strcc	r0, [r2, #-3840]!	; 0xfffff100
    1228:	05c00800 	strbeq	r0, [r0, #2048]	; 0x800
    122c:	03530000 	cmpeq	r3, #0
    1230:	01100000 	tsteq	r0, r0
    1234:	e1080450 	tst	r8, r0, asr r4
    1238:	18002439 	stmdane	r0, {r0, r3, r4, r5, sl, sp}
    123c:	08003526 	stmdaeq	r0, {r1, r2, r5, r8, sl, ip, sp}
    1240:	000005d1 	ldrdeq	r0, [r0], -r1
    1244:	00352a18 	eorseq	r2, r5, r8, lsl sl
    1248:	0005d808 	andeq	sp, r5, r8, lsl #16
    124c:	352e1800 	strcc	r1, [lr, #-2048]!	; 0xfffff800
    1250:	05e50800 	strbeq	r0, [r5, #2048]!	; 0x800
    1254:	1d000000 	stcne	0, cr0, [r0, #-0]
    1258:	000001a2 	andeq	r0, r0, r2, lsr #3
    125c:	080035a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, sp}
    1260:	00000010 	andeq	r0, r0, r0, lsl r0
    1264:	03a35b01 			; <UNDEFINED> instruction: 0x03a35b01
    1268:	cc0f0000 	stcgt	0, cr0, [pc], {-0}
    126c:	6d080035 	stcvs	0, cr0, [r8, #-212]	; 0xffffff2c
    1270:	99000005 	stmdbls	r0, {r0, r2}
    1274:	10000003 	andne	r0, r0, r3
    1278:	03055001 	movweq	r5, #20481	; 0x5001
    127c:	0800a0b8 	stmdaeq	r0, {r3, r4, r5, r7, sp, pc}
    1280:	361a1800 	ldrcc	r1, [sl], -r0, lsl #16
    1284:	057f0800 	ldrbeq	r0, [pc, #-2048]!	; a8c <__RW_SIZE__+0x508>
    1288:	1c000000 	stcne	0, cr0, [r0], {-0}
    128c:	0000028d 	andeq	r0, r0, sp, lsl #5
    1290:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
    1294:	0000005e 	andeq	r0, r0, lr, asr r0
    1298:	03fa6501 	mvnseq	r6, #4194304	; 0x400000
    129c:	2c1e0000 	ldccs	0, cr0, [lr], {-0}
    12a0:	5e080036 	mcrpl	0, 0, r0, cr8, cr6, {1}
    12a4:	16000000 	strne	r0, [r0], -r0
    12a8:	00000299 	muleq	r0, r9, r2
    12ac:	165c9102 	ldrbne	r9, [ip], -r2, lsl #2
    12b0:	000002a2 	andeq	r0, r0, r2, lsr #5
    12b4:	05880305 	streq	r0, [r8, #773]	; 0x305
    12b8:	540f2000 	strpl	r2, [pc], #-0	; 12c0 <__RW_SIZE__+0xd3c>
    12bc:	7f080036 	svcvc	0x00080036
    12c0:	e5000005 	str	r0, [r0, #-5]
    12c4:	10000003 	andne	r0, r0, r3
    12c8:	31015101 	tstcc	r1, r1, lsl #2
    12cc:	366c1900 	strbtcc	r1, [ip], -r0, lsl #18
    12d0:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    12d4:	01100000 	tsteq	r0, r0
    12d8:	bc030550 	cfstr32lt	mvfx0, [r3], {80}	; 0x50
    12dc:	000800a0 	andeq	r0, r8, r0, lsr #1
    12e0:	f61c0000 			; <UNDEFINED> instruction: 0xf61c0000
    12e4:	96000001 	strls	r0, [r0], -r1
    12e8:	6a080036 	bvs	2013c8 <__RW_SIZE__+0x200e44>
    12ec:	01000000 	mrseq	r0, (UNDEF: 0)
    12f0:	00047560 	andeq	r7, r4, r0, ror #10
    12f4:	36961e00 	ldrcc	r1, [r6], r0, lsl #28
    12f8:	006a0800 	rsbeq	r0, sl, r0, lsl #16
    12fc:	02160000 	andseq	r0, r6, #0
    1300:	02000002 	andeq	r0, r0, #2
    1304:	0b175891 	bleq	5d7550 <__RW_SIZE__+0x5d6fcc>
    1308:	87000002 	strhi	r0, [r0, -r2]
    130c:	18000003 	stmdane	r0, {r0, r1}
    1310:	0800369a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, ip, sp}
    1314:	00000595 	muleq	r0, r5, r5
    1318:	00369e18 	eorseq	r9, r6, r8, lsl lr
    131c:	00059c08 	andeq	r9, r5, r8, lsl #24
    1320:	36a61800 	strtcc	r1, [r6], r0, lsl #16
    1324:	05a70800 	streq	r0, [r7, #2048]!	; 0x800
    1328:	cc0f0000 	stcgt	0, cr0, [pc], {-0}
    132c:	7f080036 	svcvc	0x00080036
    1330:	55000005 	strpl	r0, [r0, #-5]
    1334:	10000004 	andne	r0, r0, r4
    1338:	31015101 	tstcc	r1, r1, lsl #2
    133c:	36de1900 	ldrbcc	r1, [lr], r0, lsl #18
    1340:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    1344:	01100000 	tsteq	r0, r0
    1348:	00770751 	rsbseq	r0, r7, r1, asr r7
    134c:	cc232433 	cfstrsgt	mvf2, [r3], #-204	; 0xffffff34
    1350:	50011003 	andpl	r1, r1, r3
    1354:	a0bc0305 	adcsge	r0, ip, r5, lsl #6
    1358:	00000800 	andeq	r0, r0, r0, lsl #16
    135c:	353a0f00 	ldrcc	r0, [sl, #-3840]!	; 0xfffff100
    1360:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    1364:	048c0000 	streq	r0, [ip], #0
    1368:	01100000 	tsteq	r0, r0
    136c:	c4030550 	strgt	r0, [r3], #-1360	; 0xfffffab0
    1370:	000800a0 	andeq	r0, r8, r0, lsr #1
    1374:	00355418 	eorseq	r5, r5, r8, lsl r4
    1378:	0005ec08 	andeq	lr, r5, r8, lsl #24
    137c:	356a0f00 	strbcc	r0, [sl, #-3840]!	; 0xfffff100
    1380:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    1384:	04ac0000 	strteq	r0, [ip], #0
    1388:	01100000 	tsteq	r0, r0
    138c:	e0030550 	and	r0, r3, r0, asr r5
    1390:	000800a0 	andeq	r0, r8, r0, lsr #1
    1394:	00357a18 	eorseq	r7, r5, r8, lsl sl
    1398:	0005f708 	andeq	pc, r5, r8, lsl #14
    139c:	35880f00 	strcc	r0, [r8, #3840]	; 0xf00
    13a0:	056d0800 	strbeq	r0, [sp, #-2048]!	; 0xfffff800
    13a4:	04cc0000 	strbeq	r0, [ip], #0
    13a8:	01100000 	tsteq	r0, r0
    13ac:	e8030550 	stmda	r3, {r4, r6, r8, sl}
    13b0:	000800a0 	andeq	r0, r8, r0, lsr #1
    13b4:	0035b20f 	eorseq	fp, r5, pc, lsl #4
    13b8:	00056d08 	andeq	r6, r5, r8, lsl #26
    13bc:	0004e300 	andeq	lr, r4, r0, lsl #6
    13c0:	50011000 	andpl	r1, r1, r0
    13c4:	a0f00305 	rscsge	r0, r0, r5, lsl #6
    13c8:	0f000800 	svceq	0x00000800
    13cc:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
    13d0:	0000056d 	andeq	r0, r0, sp, ror #10
    13d4:	000004fa 	strdeq	r0, [r0], -sl
    13d8:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
    13dc:	00a11003 	adceq	r1, r1, r3
    13e0:	960f0008 	strls	r0, [pc], -r8
    13e4:	6d080036 	stcvs	0, cr0, [r8, #-216]	; 0xffffff28
    13e8:	11000005 	tstne	r0, r5
    13ec:	10000005 	andne	r0, r0, r5
    13f0:	03055001 	movweq	r5, #20481	; 0x5001
    13f4:	0800a100 	stmdaeq	r0, {r8, sp, pc}
    13f8:	37041800 	strcc	r1, [r4, -r0, lsl #16]
    13fc:	05ec0800 	strbeq	r0, [ip, #2048]!	; 0x800
    1400:	1a190000 	bne	641408 <__RW_SIZE__+0x640e84>
    1404:	6d080037 	stcvs	0, cr0, [r8, #-220]	; 0xffffff24
    1408:	10000005 	andne	r0, r0, r5
    140c:	03055001 	movweq	r5, #20481	; 0x5001
    1410:	0800a0e0 	stmdaeq	r0, {r5, r6, r7, sp, pc}
    1414:	f31f0000 	vhadd.u16	d0, d15, d0
    1418:	05000000 	streq	r0, [r0, #-0]
    141c:	021706ce 	andseq	r0, r7, #216006656	; 0xce00000
    1420:	4f200000 	svcmi	0x00200000
    1424:	01000005 	tsteq	r0, r5
    1428:	00007303 	andeq	r7, r0, r3, lsl #6
    142c:	8c030500 	cfstr32hi	mvfx0, [r3], {-0}
    1430:	20200005 	eorcs	r0, r0, r5
    1434:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
    1438:	00730401 	rsbseq	r0, r3, r1, lsl #8
    143c:	03050000 	movweq	r0, #20480	; 0x5000
    1440:	20000000 	andcs	r0, r0, r0
    1444:	0004c820 	andeq	ip, r4, r0, lsr #16
    1448:	73050100 	movwvc	r0, #20736	; 0x5100
    144c:	05000000 	streq	r0, [r0, #-0]
    1450:	00058403 	andeq	r8, r5, r3, lsl #8
    1454:	05602120 	strbeq	r2, [r0, #-288]!	; 0xfffffee0
    1458:	13060000 	movwne	r0, #24576	; 0x6000
    145c:	0000057f 	andeq	r0, r0, pc, ror r5
    1460:	00015722 	andeq	r5, r1, r2, lsr #14
    1464:	21002300 	mrscs	r2, LR_irq
    1468:	000004d3 	ldrdeq	r0, [r0], -r3
    146c:	05950f04 	ldreq	r0, [r5, #3844]	; 0xf04
    1470:	73220000 	teqvc	r2, #0
    1474:	22000000 	andcs	r0, r0, #0
    1478:	00000073 	andeq	r0, r0, r3, ror r0
    147c:	00272400 	eoreq	r2, r7, r0, lsl #8
    1480:	42060000 	andmi	r0, r6, #0
    1484:	00020125 	andeq	r0, r2, r5, lsr #2
    1488:	73440600 	movtvc	r0, #17920	; 0x4600
    148c:	25000000 	strcs	r0, [r0, #-0]
    1490:	000000da 	ldrdeq	r0, [r0], -sl
    1494:	00734506 	rsbseq	r4, r3, r6, lsl #10
    1498:	41240000 	teqmi	r4, r0
    149c:	06000002 	streq	r0, [r0], -r2
    14a0:	04292420 	strteq	r2, [r9], #-1056	; 0xfffffbe0
    14a4:	19060000 	stmdbne	r6, {}	; <UNPREDICTABLE>
    14a8:	00044821 	andeq	r4, r4, r1, lsr #16
    14ac:	d1100600 	tstle	r0, r0, lsl #12
    14b0:	22000005 	andcs	r0, r0, #5
    14b4:	00000073 	andeq	r0, r0, r3, ror r0
    14b8:	03e22400 	mvneq	r2, #0, 8
    14bc:	24060000 	strcs	r0, [r6], #-0
    14c0:	0004a126 	andeq	sl, r4, r6, lsr #2
    14c4:	e50e0400 	str	r0, [lr, #-1024]	; 0xfffffc00
    14c8:	23000005 	movwcs	r0, #5
    14cc:	01b52400 			; <UNDEFINED> instruction: 0x01b52400
    14d0:	41060000 	mrsmi	r0, (UNDEF: 6)
    14d4:	0003b725 	andeq	fp, r3, r5, lsr #14
    14d8:	73250600 	teqvc	r5, #0, 12
    14dc:	24000000 	strcs	r0, [r0], #-0
    14e0:	000003a1 	andeq	r0, r0, r1, lsr #7
    14e4:	16002606 	strne	r2, [r0], -r6, lsl #12
    14e8:	04000002 	streq	r0, [r0], #-2
    14ec:	00067500 	andeq	r7, r6, r0, lsl #10
    14f0:	00010400 	andeq	r0, r1, r0, lsl #8
    14f4:	01000001 	tsteq	r0, r1
    14f8:	00000585 	andeq	r0, r0, r5, lsl #11
    14fc:	00000096 	muleq	r0, r6, r0
    1500:	08003754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, sp}
    1504:	000000e8 	andeq	r0, r0, r8, ror #1
    1508:	000004ef 	andeq	r0, r0, pc, ror #9
    150c:	33060102 	movwcc	r0, #24834	; 0x6102
    1510:	02000000 	andeq	r0, r0, #0
    1514:	00310801 	eorseq	r0, r1, r1, lsl #16
    1518:	02020000 	andeq	r0, r2, #0
    151c:	00007b05 	andeq	r7, r0, r5, lsl #22
    1520:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1524:	0000004b 	andeq	r0, r0, fp, asr #32
    1528:	a4050402 	strge	r0, [r5], #-1026	; 0xfffffbfe
    152c:	03000001 	movweq	r0, #1
    1530:	000001f2 	strdeq	r0, [r0], -r2
    1534:	00535003 	subseq	r5, r3, r3
    1538:	04020000 	streq	r0, [r2], #-0
    153c:	0000c807 	andeq	ip, r0, r7, lsl #16
    1540:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1544:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    1548:	c3070802 	movwgt	r0, #30722	; 0x7802
    154c:	04000000 	streq	r0, [r0], #-0
    1550:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1554:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1558:	0000cd07 	andeq	ip, r0, r7, lsl #26
    155c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1560:	00000196 	muleq	r0, r6, r1
    1564:	00004805 	andeq	r4, r0, r5, lsl #16
    1568:	021c0600 	andseq	r0, ip, #0, 12
    156c:	00e703e9 	rsceq	r0, r7, r9, ror #7
    1570:	43070000 	movwmi	r0, #28672	; 0x7000
    1574:	02004c52 	andeq	r4, r0, #20992	; 0x5200
    1578:	007d03eb 	rsbseq	r0, sp, fp, ror #7
    157c:	07000000 	streq	r0, [r0, -r0]
    1580:	00485243 	subeq	r5, r8, r3, asr #4
    1584:	7d03ec02 	stcvc	12, cr14, [r3, #-8]
    1588:	04000000 	streq	r0, [r0], #-0
    158c:	52444907 	subpl	r4, r4, #114688	; 0x1c000
    1590:	03ed0200 	mvneq	r0, #0, 4
    1594:	0000007d 	andeq	r0, r0, sp, ror r0
    1598:	444f0708 	strbmi	r0, [pc], #-1800	; 15a0 <__RW_SIZE__+0x101c>
    159c:	ee020052 	mcr	0, 0, r0, cr2, cr2, {2}
    15a0:	00007d03 	andeq	r7, r0, r3, lsl #26
    15a4:	16080c00 	strne	r0, [r8], -r0, lsl #24
    15a8:	02000000 	andeq	r0, r0, #0
    15ac:	007d03ef 	rsbseq	r0, sp, pc, ror #7
    15b0:	07100000 	ldreq	r0, [r0, -r0]
    15b4:	00525242 	subseq	r5, r2, r2, asr #4
    15b8:	7d03f002 	stcvc	0, cr15, [r3, #-8]
    15bc:	14000000 	strne	r0, [r0], #-0
    15c0:	00021008 	andeq	r1, r2, r8
    15c4:	03f10200 	mvnseq	r0, #0, 4
    15c8:	0000007d 	andeq	r0, r0, sp, ror r0
    15cc:	b6090018 			; <UNDEFINED> instruction: 0xb6090018
    15d0:	02000000 	andeq	r0, r0, #0
    15d4:	008203f2 	strdeq	r0, [r2], r2
    15d8:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    15dc:	7e043402 	cdpvc	4, 0, cr3, cr4, cr2, {0}
    15e0:	07000001 	streq	r0, [r0, -r1]
    15e4:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
    15e8:	007d0436 	rsbseq	r0, sp, r6, lsr r4
    15ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15f0:	00000005 	andeq	r0, r0, r5
    15f4:	7d043702 	stcvc	7, cr3, [r4, #-8]
    15f8:	04000000 	streq	r0, [r0], #-0
    15fc:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
    1600:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
    1604:	0000007d 	andeq	r0, r0, sp, ror r0
    1608:	008d0808 	addeq	r0, sp, r8, lsl #16
    160c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    1610:	00007d04 	andeq	r7, r0, r4, lsl #26
    1614:	72080c00 	andvc	r0, r8, #0, 24
    1618:	02000000 	andeq	r0, r0, #0
    161c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
    1620:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	7d043b02 	vstrvc	d3, [r4, #-8]
    162c:	14000000 	strne	r0, [r0], #-0
    1630:	0001ad08 	andeq	sl, r1, r8, lsl #26
    1634:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
    1638:	0000007d 	andeq	r0, r0, sp, ror r0
    163c:	00850818 	addeq	r0, r5, r8, lsl r8
    1640:	3d020000 	stccc	0, cr0, [r2, #-0]
    1644:	00007d04 	andeq	r7, r0, r4, lsl #26
    1648:	00081c00 	andeq	r1, r8, r0, lsl #24
    164c:	02000000 	andeq	r0, r0, #0
    1650:	007d043e 	rsbseq	r0, sp, lr, lsr r4
    1654:	07200000 	streq	r0, [r0, -r0]!
    1658:	00525343 	subseq	r5, r2, r3, asr #6
    165c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
    1660:	24000000 	strcs	r0, [r0], #-0
    1664:	01da0900 	bicseq	r0, sl, r0, lsl #18
    1668:	4a020000 	bmi	81670 <__RW_SIZE__+0x810ec>
    166c:	0000f304 	andeq	pc, r0, r4, lsl #6
    1670:	08010200 	stmdaeq	r1, {r9}
    1674:	0000003a 	andeq	r0, r0, sl, lsr r0
    1678:	00059b0a 	andeq	r9, r5, sl, lsl #22
    167c:	54030100 	strpl	r0, [r3], #-256	; 0xffffff00
    1680:	32080037 	andcc	r0, r8, #55	; 0x37
    1684:	01000000 	mrseq	r0, (UNDEF: 0)
    1688:	05a60b9c 	streq	r0, [r6, #2972]!	; 0xb9c
    168c:	10010000 	andne	r0, r1, r0
    1690:	08003788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip, sp}
    1694:	0000003c 	andeq	r0, r0, ip, lsr r0
    1698:	01c49c01 	biceq	r9, r4, r1, lsl #24
    169c:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
    16a0:	c4120100 	ldrgt	r0, [r2], #-256	; 0xffffff00
    16a4:	02000001 	andeq	r0, r0, #1
    16a8:	05007c91 	streq	r7, [r0, #-3217]	; 0xfffff36f
    16ac:	00000068 	andeq	r0, r0, r8, rrx
    16b0:	00058d0b 	andeq	r8, r5, fp, lsl #26
    16b4:	c41b0100 	ldrgt	r0, [fp], #-256	; 0xffffff00
    16b8:	3c080037 	stccc	0, cr0, [r8], {55}	; 0x37
    16bc:	01000000 	mrseq	r0, (UNDEF: 0)
    16c0:	0001eb9c 	muleq	r1, ip, fp
    16c4:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    16c8:	01c41d01 	biceq	r1, r4, r1, lsl #26
    16cc:	91020000 	mrsls	r0, (UNDEF: 2)
    16d0:	7a0b007c 	bvc	2c18c8 <__RW_SIZE__+0x2c1344>
    16d4:	01000005 	tsteq	r0, r5
    16d8:	00380026 	eorseq	r0, r8, r6, lsr #32
    16dc:	00003c08 	andeq	r3, r0, r8, lsl #24
    16e0:	0d9c0100 	ldfeqs	f0, [ip]
    16e4:	0c000002 	stceq	0, cr0, [r0], {2}
    16e8:	28010069 	stmdacs	r1, {r0, r3, r5, r6}
    16ec:	000001c4 	andeq	r0, r0, r4, asr #3
    16f0:	007c9102 	rsbseq	r9, ip, r2, lsl #2
    16f4:	0000f30d 	andeq	pc, r0, sp, lsl #6
    16f8:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    16fc:	000001c4 	andeq	r0, r0, r4, asr #3
    1700:	00048400 	andeq	r8, r4, r0, lsl #8
    1704:	39000400 	stmdbcc	r0, {sl}
    1708:	04000007 	streq	r0, [r0], #-7
    170c:	00010001 	andeq	r0, r1, r1
    1710:	05d40100 	ldrbeq	r0, [r4, #256]	; 0x100
    1714:	00960000 	addseq	r0, r6, r0
    1718:	383c0000 	ldmdacc	ip!, {}	; <UNPREDICTABLE>
    171c:	018a0800 	orreq	r0, sl, r0, lsl #16
    1720:	05af0000 	streq	r0, [pc, #0]!	; 1728 <__RW_SIZE__+0x11a4>
    1724:	01020000 	mrseq	r0, (UNDEF: 2)
    1728:	00003306 	andeq	r3, r0, r6, lsl #6
    172c:	08010200 	stmdaeq	r1, {r9}
    1730:	00000031 	andeq	r0, r0, r1, lsr r0
    1734:	7b050202 	blvc	141f44 <__RW_SIZE__+0x1419c0>
    1738:	03000000 	movweq	r0, #0
    173c:	00000364 	andeq	r0, r0, r4, ror #6
    1740:	00453602 	subeq	r3, r5, r2, lsl #12
    1744:	02020000 	andeq	r0, r2, #0
    1748:	00004b07 	andeq	r4, r0, r7, lsl #22
    174c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1750:	000001a4 	andeq	r0, r0, r4, lsr #3
    1754:	0001f203 	andeq	pc, r1, r3, lsl #4
    1758:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    175c:	02000000 	andeq	r0, r0, #0
    1760:	00c80704 	sbceq	r0, r8, r4, lsl #14
    1764:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1768:	00019f05 	andeq	r9, r1, r5, lsl #30
    176c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1770:	000000c3 	andeq	r0, r0, r3, asr #1
    1774:	69050404 	stmdbvs	r5, {r2, sl}
    1778:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    177c:	00cd0704 	sbceq	r0, sp, r4, lsl #14
    1780:	04020000 	streq	r0, [r2], #-0
    1784:	00019607 	andeq	r9, r1, r7, lsl #12
    1788:	00530500 	subseq	r0, r3, r0, lsl #10
    178c:	3a050000 	bcc	141794 <__RW_SIZE__+0x141210>
    1790:	06000000 	streq	r0, [r0], -r0
    1794:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
    1798:	000000f7 	strdeq	r0, [r0], -r7
    179c:	4c524307 	mrrcmi	3, 0, r4, r2, cr7
    17a0:	03eb0300 	mvneq	r0, #0, 6
    17a4:	00000088 	andeq	r0, r0, r8, lsl #1
    17a8:	52430700 	subpl	r0, r3, #0, 14
    17ac:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    17b0:	00008803 	andeq	r8, r0, r3, lsl #16
    17b4:	49070400 	stmdbmi	r7, {sl}
    17b8:	03005244 	movweq	r5, #580	; 0x244
    17bc:	008803ed 	addeq	r0, r8, sp, ror #7
    17c0:	07080000 	streq	r0, [r8, -r0]
    17c4:	0052444f 	subseq	r4, r2, pc, asr #8
    17c8:	8803ee03 	stmdahi	r3, {r0, r1, r9, sl, fp, sp, lr, pc}
    17cc:	0c000000 	stceq	0, cr0, [r0], {-0}
    17d0:	00001608 	andeq	r1, r0, r8, lsl #12
    17d4:	03ef0300 	mvneq	r0, #0, 6
    17d8:	00000088 	andeq	r0, r0, r8, lsl #1
    17dc:	52420710 	subpl	r0, r2, #16, 14	; 0x400000
    17e0:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    17e4:	00008803 	andeq	r8, r0, r3, lsl #16
    17e8:	10081400 	andne	r1, r8, r0, lsl #8
    17ec:	03000002 	movweq	r0, #2
    17f0:	008803f1 	strdeq	r0, [r8], r1
    17f4:	00180000 	andseq	r0, r8, r0
    17f8:	0000b609 	andeq	fp, r0, r9, lsl #12
    17fc:	03f20300 	mvnseq	r0, #0, 6
    1800:	00000092 	muleq	r0, r2, r0
    1804:	34032806 	strcc	r2, [r3], #-2054	; 0xfffff7fa
    1808:	00018e04 	andeq	r8, r1, r4, lsl #28
    180c:	52430700 	subpl	r0, r3, #0, 14
    1810:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    1814:	00000088 	andeq	r0, r0, r8, lsl #1
    1818:	00050800 	andeq	r0, r5, r0, lsl #16
    181c:	37030000 	strcc	r0, [r3, -r0]
    1820:	00008804 	andeq	r8, r0, r4, lsl #16
    1824:	43070400 	movwmi	r0, #29696	; 0x7400
    1828:	03005249 	movweq	r5, #585	; 0x249
    182c:	00880438 	addeq	r0, r8, r8, lsr r4
    1830:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1834:	0000008d 	andeq	r0, r0, sp, lsl #1
    1838:	88043903 	stmdahi	r4, {r0, r1, r8, fp, ip, sp}
    183c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1840:	00007208 	andeq	r7, r0, r8, lsl #4
    1844:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    1848:	00000088 	andeq	r0, r0, r8, lsl #1
    184c:	00440810 	subeq	r0, r4, r0, lsl r8
    1850:	3b030000 	blcc	c1858 <__RW_SIZE__+0xc12d4>
    1854:	00008804 	andeq	r8, r0, r4, lsl #16
    1858:	ad081400 	cfstrsge	mvf1, [r8, #-0]
    185c:	03000001 	movweq	r0, #1
    1860:	0088043c 	addeq	r0, r8, ip, lsr r4
    1864:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    1868:	00000085 	andeq	r0, r0, r5, lsl #1
    186c:	88043d03 	stmdahi	r4, {r0, r1, r8, sl, fp, ip, sp}
    1870:	1c000000 	stcne	0, cr0, [r0], {-0}
    1874:	00000008 	andeq	r0, r0, r8
    1878:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    187c:	00000088 	andeq	r0, r0, r8, lsl #1
    1880:	53430720 	movtpl	r0, #14112	; 0x3720
    1884:	3f030052 	svccc	0x00030052
    1888:	00008804 	andeq	r8, r0, r4, lsl #16
    188c:	09002400 	stmdbeq	r0, {sl, sp}
    1890:	000001da 	ldrdeq	r0, [r0], -sl
    1894:	03044a03 	movweq	r4, #18947	; 0x4a03
    1898:	06000001 	streq	r0, [r0], -r1
    189c:	04a20350 	strteq	r0, [r2], #848	; 0x350
    18a0:	000003ab 	andeq	r0, r0, fp, lsr #7
    18a4:	31524307 	cmpcc	r2, r7, lsl #6
    18a8:	04a40300 	strteq	r0, [r4], #768	; 0x300
    18ac:	0000008d 	andeq	r0, r0, sp, lsl #1
    18b0:	04e10800 	strbteq	r0, [r1], #2048	; 0x800
    18b4:	a5030000 	strge	r0, [r3, #-0]
    18b8:	00003a04 	andeq	r3, r0, r4, lsl #20
    18bc:	43070200 	movwmi	r0, #29184	; 0x7200
    18c0:	03003252 	movweq	r3, #594	; 0x252
    18c4:	008d04a6 	addeq	r0, sp, r6, lsr #9
    18c8:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    18cc:	000004eb 	andeq	r0, r0, fp, ror #9
    18d0:	3a04a703 	bcc	12b4e4 <__RW_SIZE__+0x12af60>
    18d4:	06000000 	streq	r0, [r0], -r0
    18d8:	00061608 	andeq	r1, r6, r8, lsl #12
    18dc:	04a80300 	strteq	r0, [r8], #768	; 0x300
    18e0:	0000008d 	andeq	r0, r0, sp, lsl #1
    18e4:	04f50808 	ldrbteq	r0, [r5], #2056	; 0x808
    18e8:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    18ec:	00003a04 	andeq	r3, r0, r4, lsl #20
    18f0:	6d080a00 	vstrvs	s0, [r8, #-0]
    18f4:	03000006 	movweq	r0, #6
    18f8:	008d04aa 	addeq	r0, sp, sl, lsr #9
    18fc:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1900:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1904:	3a04ab03 	bcc	12c518 <__RW_SIZE__+0x12bf94>
    1908:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    190c:	00525307 	subseq	r5, r2, r7, lsl #6
    1910:	8d04ac03 	stchi	12, cr10, [r4, #-12]
    1914:	10000000 	andne	r0, r0, r0
    1918:	00047208 	andeq	r7, r4, r8, lsl #4
    191c:	04ad0300 	strteq	r0, [sp], #768	; 0x300
    1920:	0000003a 	andeq	r0, r0, sl, lsr r0
    1924:	47450712 	smlaldmi	r0, r5, r2, r7
    1928:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    192c:	00008d04 	andeq	r8, r0, r4, lsl #26
    1930:	10081400 	andne	r1, r8, r0, lsl #8
    1934:	03000005 	movweq	r0, #5
    1938:	003a04af 	eorseq	r0, sl, pc, lsr #9
    193c:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    1940:	000005be 			; <UNDEFINED> instruction: 0x000005be
    1944:	8d04b003 	stchi	0, cr11, [r4, #-12]
    1948:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    194c:	00051a08 	andeq	r1, r5, r8, lsl #20
    1950:	04b10300 	ldrteq	r0, [r1], #768	; 0x300
    1954:	0000003a 	andeq	r0, r0, sl, lsr r0
    1958:	05c4081a 	strbeq	r0, [r4, #2074]	; 0x81a
    195c:	b2030000 	andlt	r0, r3, #0
    1960:	00008d04 	andeq	r8, r0, r4, lsl #26
    1964:	9e081c00 	cdpls	12, 0, cr1, cr8, cr0, {0}
    1968:	03000006 	movweq	r0, #6
    196c:	003a04b3 	ldrhteq	r0, [sl], -r3
    1970:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1974:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1978:	8d04b403 	cfstrshi	mvf11, [r4, #-12]
    197c:	20000000 	andcs	r0, r0, r0
    1980:	0006a808 	andeq	sl, r6, r8, lsl #16
    1984:	04b50300 	ldrteq	r0, [r5], #768	; 0x300
    1988:	0000003a 	andeq	r0, r0, sl, lsr r0
    198c:	4e430722 	cdpmi	7, 4, cr0, cr3, cr2, {1}
    1990:	b6030054 			; <UNDEFINED> instruction: 0xb6030054
    1994:	00008d04 	andeq	r8, r0, r4, lsl #26
    1998:	b2082400 	andlt	r2, r8, #0, 8
    199c:	03000006 	movweq	r0, #6
    19a0:	003a04b7 	ldrhteq	r0, [sl], -r7
    19a4:	07260000 	streq	r0, [r6, -r0]!
    19a8:	00435350 	subeq	r5, r3, r0, asr r3
    19ac:	8d04b803 	stchi	8, cr11, [r4, #-12]
    19b0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    19b4:	00062008 	andeq	r2, r6, r8
    19b8:	04b90300 	ldrteq	r0, [r9], #768	; 0x300
    19bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    19c0:	5241072a 	subpl	r0, r1, #11010048	; 0xa80000
    19c4:	ba030052 	blt	c1b14 <__RW_SIZE__+0xc1590>
    19c8:	00008d04 	andeq	r8, r0, r4, lsl #26
    19cc:	2b082c00 	blcs	20c9d4 <__RW_SIZE__+0x20c450>
    19d0:	03000006 	movweq	r0, #6
    19d4:	003a04bb 	ldrhteq	r0, [sl], -fp
    19d8:	072e0000 	streq	r0, [lr, -r0]!
    19dc:	00524352 	subseq	r4, r2, r2, asr r3
    19e0:	8d04bc03 	stchi	12, cr11, [r4, #-12]
    19e4:	30000000 	andcc	r0, r0, r0
    19e8:	00063608 	andeq	r3, r6, r8, lsl #12
    19ec:	04bd0300 	ldrteq	r0, [sp], #768	; 0x300
    19f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    19f4:	05da0832 	ldrbeq	r0, [sl, #2098]	; 0x832
    19f8:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    19fc:	00008d04 	andeq	r8, r0, r4, lsl #26
    1a00:	f4083400 	vst3.8	{d3-d5}, [r8], r0
    1a04:	03000005 	movweq	r0, #5
    1a08:	003a04bf 	ldrhteq	r0, [sl], -pc
    1a0c:	08360000 	ldmdaeq	r6!, {}	; <UNPREDICTABLE>
    1a10:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1a14:	8d04c003 	stchi	0, cr12, [r4, #-12]
    1a18:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1a1c:	00064108 	andeq	r4, r6, r8, lsl #2
    1a20:	04c10300 	strbeq	r0, [r1], #768	; 0x300
    1a24:	0000003a 	andeq	r0, r0, sl, lsr r0
    1a28:	061b083a 			; <UNDEFINED> instruction: 0x061b083a
    1a2c:	c2030000 	andgt	r0, r3, #0
    1a30:	00008d04 	andeq	r8, r0, r4, lsl #26
    1a34:	4c083c00 	stcmi	12, cr3, [r8], {-0}
    1a38:	03000006 	movweq	r0, #6
    1a3c:	003a04c3 	eorseq	r0, sl, r3, asr #9
    1a40:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    1a44:	000005e4 	andeq	r0, r0, r4, ror #11
    1a48:	8d04c403 	cfstrshi	mvf12, [r4, #-12]
    1a4c:	40000000 	andmi	r0, r0, r0
    1a50:	00065708 	andeq	r5, r6, r8, lsl #14
    1a54:	04c50300 	strbeq	r0, [r5], #768	; 0x300
    1a58:	0000003a 	andeq	r0, r0, sl, lsr r0
    1a5c:	068b0842 	streq	r0, [fp], r2, asr #16
    1a60:	c6030000 	strgt	r0, [r3], -r0
    1a64:	00008d04 	andeq	r8, r0, r4, lsl #26
    1a68:	ff084400 			; <UNDEFINED> instruction: 0xff084400
    1a6c:	03000005 	movweq	r0, #5
    1a70:	003a04c7 	eorseq	r0, sl, r7, asr #9
    1a74:	07460000 	strbeq	r0, [r6, -r0]
    1a78:	00524344 	subseq	r4, r2, r4, asr #6
    1a7c:	8d04c803 	stchi	8, cr12, [r4, #-12]
    1a80:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1a84:	00066208 	andeq	r6, r6, r8, lsl #4
    1a88:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    1a8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1a90:	05b9084a 	ldreq	r0, [r9, #2122]!	; 0x84a
    1a94:	ca030000 	bgt	c1a9c <__RW_SIZE__+0xc1518>
    1a98:	00008d04 	andeq	r8, r0, r4, lsl #26
    1a9c:	e9084c00 	stmdb	r8, {sl, fp, lr}
    1aa0:	03000005 	movweq	r0, #5
    1aa4:	003a04cb 	eorseq	r0, sl, fp, asr #9
    1aa8:	004e0000 	subeq	r0, lr, r0
    1aac:	00060a09 	andeq	r0, r6, r9, lsl #20
    1ab0:	04cc0300 	strbeq	r0, [ip], #768	; 0x300
    1ab4:	0000019a 	muleq	r0, sl, r1
    1ab8:	3a080102 	bcc	201ec8 <__RW_SIZE__+0x201944>
    1abc:	0a000000 	beq	1ac4 <__RW_SIZE__+0x1540>
    1ac0:	00000461 	andeq	r0, r0, r1, ror #8
    1ac4:	dd110401 	cfldrsle	mvf0, [r1, #-4]
    1ac8:	0b000003 	bleq	1adc <__RW_SIZE__+0x1558>
    1acc:	00000545 	andeq	r0, r0, r5, asr #10
    1ad0:	04b00b00 	ldrteq	r0, [r0], #2816	; 0xb00
    1ad4:	0b010000 	bleq	41adc <__RW_SIZE__+0x41558>
    1ad8:	00000432 	andeq	r0, r0, r2, lsr r4
    1adc:	900c0002 	andls	r0, ip, r2
    1ae0:	01000006 	tsteq	r0, r6
    1ae4:	00383c07 	eorseq	r3, r8, r7, lsl #24
    1ae8:	00007408 	andeq	r7, r0, r8, lsl #8
    1aec:	0d9c0100 	ldfeqs	f0, [ip]
    1af0:	00000672 	andeq	r0, r0, r2, ror r6
    1af4:	38b02d01 	ldmcc	r0!, {r0, r8, sl, fp, sp}
    1af8:	00260800 	eoreq	r0, r6, r0, lsl #16
    1afc:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b00:	00000413 	andeq	r0, r0, r3, lsl r4
    1b04:	0004b80e 	andeq	fp, r4, lr, lsl #16
    1b08:	732d0100 	teqvc	sp, #0, 2
    1b0c:	a5000000 	strge	r0, [r0, #-0]
    1b10:	00000003 	andeq	r0, r0, r3
    1b14:	0006c70c 	andeq	ip, r6, ip, lsl #14
    1b18:	d8420100 	stmdale	r2, {r8}^
    1b1c:	22080038 	andcs	r0, r8, #56	; 0x38
    1b20:	01000000 	mrseq	r0, (UNDEF: 0)
    1b24:	04a10f9c 	strteq	r0, [r1], #3996	; 0xf9c
    1b28:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    1b2c:	080038fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp}
    1b30:	00000076 	andeq	r0, r0, r6, ror r0
    1b34:	d30d9c01 	movwle	r9, #56321	; 0xdc01
    1b38:	01000004 	tsteq	r0, r4
    1b3c:	00397462 	eorseq	r7, r9, r2, ror #8
    1b40:	00005208 	andeq	r5, r0, r8, lsl #4
    1b44:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    1b48:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    1b4c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
    1b50:	00736201 	rsbseq	r6, r3, r1, lsl #4
    1b54:	03c60000 	biceq	r0, r6, #0
    1b58:	ca100000 	bgt	401b60 <__RW_SIZE__+0x4015dc>
    1b5c:	01000005 	tsteq	r0, r5
    1b60:	00007362 	andeq	r7, r0, r2, ror #6
    1b64:	11510100 	cmpne	r1, r0, lsl #2
    1b68:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
    1b6c:	00736701 	rsbseq	r6, r3, r1, lsl #14
    1b70:	040d0000 	streq	r0, [sp], #-0
    1b74:	12000000 	andne	r0, r0, #0
    1b78:	000000f3 	strdeq	r0, [r0], -r3
    1b7c:	8206ce05 	andhi	ip, r6, #5, 28	; 0x50
    1b80:	05000004 	streq	r0, [r0, #-4]
    1b84:	00000073 	andeq	r0, r0, r3, ror r0
    1b88:	0000fb00 	andeq	pc, r0, r0, lsl #22
    1b8c:	4d000400 	cfstrsmi	mvf0, [r0, #-0]
    1b90:	04000008 	streq	r0, [r0], #-8
    1b94:	00010001 	andeq	r0, r1, r1
    1b98:	06ec0100 	strbteq	r0, [ip], r0, lsl #2
    1b9c:	00960000 	addseq	r0, r6, r0
    1ba0:	39c80000 	stmibcc	r8, {}^	; <UNPREDICTABLE>
    1ba4:	00440800 	subeq	r0, r4, r0, lsl #16
    1ba8:	06b70000 	ldrteq	r0, [r7], r0
    1bac:	01020000 	mrseq	r0, (UNDEF: 2)
    1bb0:	00003306 	andeq	r3, r0, r6, lsl #6
    1bb4:	08010200 	stmdaeq	r1, {r9}
    1bb8:	00000031 	andeq	r0, r0, r1, lsr r0
    1bbc:	7b050202 	blvc	1423cc <__RW_SIZE__+0x141e48>
    1bc0:	02000000 	andeq	r0, r0, #0
    1bc4:	004b0702 	subeq	r0, fp, r2, lsl #14
    1bc8:	04020000 	streq	r0, [r2], #-0
    1bcc:	0001a405 	andeq	sl, r1, r5, lsl #8
    1bd0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1bd4:	000000c8 	andeq	r0, r0, r8, asr #1
    1bd8:	9f050802 	svcls	0x00050802
    1bdc:	02000001 	andeq	r0, r0, #1
    1be0:	00c30708 	sbceq	r0, r3, r8, lsl #14
    1be4:	04030000 	streq	r0, [r3], #-0
    1be8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    1bec:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1bf0:	000000cd 	andeq	r0, r0, sp, asr #1
    1bf4:	96070402 	strls	r0, [r7], -r2, lsl #8
    1bf8:	04000001 	streq	r0, [r0], #-1
    1bfc:	00007804 	andeq	r7, r0, r4, lsl #16
    1c00:	08010200 	stmdaeq	r1, {r9}
    1c04:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c08:	0006f605 	andeq	pc, r6, r5, lsl #12
    1c0c:	72030100 	andvc	r0, r3, #0, 2
    1c10:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1c14:	44080039 	strmi	r0, [r8], #-57	; 0xffffffc7
    1c18:	01000000 	mrseq	r0, (UNDEF: 0)
    1c1c:	0000e29c 	muleq	r0, ip, r2
    1c20:	6e690600 	cdpvs	6, 6, cr0, cr9, cr0, {0}
    1c24:	03010063 	movweq	r0, #4195	; 0x1063
    1c28:	0000005d 	andeq	r0, r0, sp, asr r0
    1c2c:	0000042b 	andeq	r0, r0, fp, lsr #8
    1c30:	0006fc07 	andeq	pc, r6, r7, lsl #24
    1c34:	2c050100 	stfcss	f0, [r5], {-0}
    1c38:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1c3c:	000006d5 	ldrdeq	r0, [r0], -r5
    1c40:	00720601 	rsbseq	r0, r2, r1, lsl #12
    1c44:	03050000 	movweq	r0, #20480	; 0x5000
    1c48:	20000590 	mulcs	r0, r0, r5
    1c4c:	0006da09 	andeq	sp, r6, r9, lsl #20
    1c50:	72080100 	andvc	r0, r8, #0, 2
    1c54:	7a000000 	bvc	1c5c <__RW_SIZE__+0x16d8>
    1c58:	09000004 	stmdbeq	r0, {r2}
    1c5c:	000006e3 	andeq	r0, r0, r3, ror #13
    1c60:	00720901 	rsbseq	r0, r2, r1, lsl #18
    1c64:	048d0000 	streq	r0, [sp], #0
    1c68:	0a000000 	beq	1c70 <__RW_SIZE__+0x16ec>
    1c6c:	000000f3 	strdeq	r0, [r0], -r3
    1c70:	ee06ce02 	cdp	14, 0, cr12, cr6, cr2, {0}
    1c74:	0b000000 	bleq	1c7c <__RW_SIZE__+0x16f8>
    1c78:	0000005d 	andeq	r0, r0, sp, asr r0
    1c7c:	0006fc07 	andeq	pc, r6, r7, lsl #24
    1c80:	2c050100 	stfcss	f0, [r5], {-0}
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	0000015b 	andeq	r0, r0, fp, asr r1
    1c8c:	08f20004 	ldmeq	r2!, {r2}^
    1c90:	01040000 	mrseq	r0, (UNDEF: 4)
    1c94:	00000100 	andeq	r0, r0, r0, lsl #2
    1c98:	00071601 	andeq	r1, r7, r1, lsl #12
    1c9c:	00009600 	andeq	r9, r0, r0, lsl #12
    1ca0:	003a1000 	eorseq	r1, sl, r0
    1ca4:	00007e08 	andeq	r7, r0, r8, lsl #28
    1ca8:	00070d00 	andeq	r0, r7, r0, lsl #26
    1cac:	06010200 	streq	r0, [r1], -r0, lsl #4
    1cb0:	00000033 	andeq	r0, r0, r3, lsr r0
    1cb4:	31080102 	tstcc	r8, r2, lsl #2
    1cb8:	02000000 	andeq	r0, r0, #0
    1cbc:	007b0502 	rsbseq	r0, fp, r2, lsl #10
    1cc0:	02020000 	andeq	r0, r2, #0
    1cc4:	00004b07 	andeq	r4, r0, r7, lsl #22
    1cc8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1ccc:	000001a4 	andeq	r0, r0, r4, lsr #3
    1cd0:	0001f203 	andeq	pc, r1, r3, lsl #4
    1cd4:	53500300 	cmppl	r0, #0, 6
    1cd8:	02000000 	andeq	r0, r0, #0
    1cdc:	00c80704 	sbceq	r0, r8, r4, lsl #14
    1ce0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1ce4:	00019f05 	andeq	r9, r1, r5, lsl #30
    1ce8:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1cec:	000000c3 	andeq	r0, r0, r3, asr #1
    1cf0:	69050404 	stmdbvs	r5, {r2, sl}
    1cf4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1cf8:	00cd0704 	sbceq	r0, sp, r4, lsl #14
    1cfc:	04020000 	streq	r0, [r2], #-0
    1d00:	00019607 	andeq	r9, r1, r7, lsl #12
    1d04:	00480500 	subeq	r0, r8, r0, lsl #10
    1d08:	7d060000 	stcvc	0, cr0, [r6, #-0]
    1d0c:	07000000 	streq	r0, [r0, -r0]
    1d10:	016d0210 	cmneq	sp, r0, lsl r2
    1d14:	000000c5 	andeq	r0, r0, r5, asr #1
    1d18:	00073c08 	andeq	r3, r7, r8, lsl #24
    1d1c:	016f0200 	cmneq	pc, r0, lsl #4
    1d20:	0000007d 	andeq	r0, r0, sp, ror r0
    1d24:	07410800 	strbeq	r0, [r1, -r0, lsl #16]
    1d28:	70020000 	andvc	r0, r2, r0
    1d2c:	00007d01 	andeq	r7, r0, r1, lsl #26
    1d30:	56090400 	strpl	r0, [r9], -r0, lsl #8
    1d34:	02004c41 	andeq	r4, r0, #16640	; 0x4100
    1d38:	007d0171 	rsbseq	r0, sp, r1, ror r1
    1d3c:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1d40:	00000720 	andeq	r0, r0, r0, lsr #14
    1d44:	82017202 	andhi	r7, r1, #536870912	; 0x20000000
    1d48:	0c000000 	stceq	0, cr0, [r0], {-0}
    1d4c:	07520a00 	ldrbeq	r0, [r2, -r0, lsl #20]
    1d50:	73020000 	movwvc	r0, #8192	; 0x2000
    1d54:	00008701 	andeq	r8, r0, r1, lsl #14
    1d58:	08010200 	stmdaeq	r1, {r9}
    1d5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d60:	0007460b 	andeq	r4, r7, fp, lsl #12
    1d64:	10030100 	andne	r0, r3, r0, lsl #2
    1d68:	4808003a 	stmdami	r8, {r1, r3, r4, r5}
    1d6c:	01000000 	mrseq	r0, (UNDEF: 0)
    1d70:	0000fd9c 	muleq	r0, ip, sp
    1d74:	075f0c00 	ldrbeq	r0, [pc, -r0, lsl #24]
    1d78:	03010000 	movweq	r0, #4096	; 0x1000
    1d7c:	0000006f 	andeq	r0, r0, pc, rrx
    1d80:	000004a0 	andeq	r0, r0, r0, lsr #9
    1d84:	07260d00 	streq	r0, [r6, -r0, lsl #26]!
    1d88:	0b010000 	bleq	41d90 <__RW_SIZE__+0x4180c>
    1d8c:	00000068 	andeq	r0, r0, r8, rrx
    1d90:	08003a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip, sp}
    1d94:	00000010 	andeq	r0, r0, r0, lsl r0
    1d98:	640d9c01 	strvs	r9, [sp], #-3073	; 0xfffff3ff
    1d9c:	01000007 	tsteq	r0, r7
    1da0:	00006f10 	andeq	r6, r0, r0, lsl pc
    1da4:	003a6800 	eorseq	r6, sl, r0, lsl #16
    1da8:	00000c08 	andeq	r0, r0, r8, lsl #24
    1dac:	0d9c0100 	ldfeqs	f0, [ip]
    1db0:	00000775 	andeq	r0, r0, r5, ror r7
    1db4:	006f1501 	rsbeq	r1, pc, r1, lsl #10
    1db8:	3a740000 	bcc	1d01dc0 <__RW_SIZE__+0x1d0183c>
    1dbc:	000c0800 	andeq	r0, ip, r0, lsl #16
    1dc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    1dc4:	0007090e 	andeq	r0, r7, lr, lsl #18
    1dc8:	801a0100 	andshi	r0, sl, r0, lsl #2
    1dcc:	0e08003a 	mcreq	0, 0, r0, cr8, cr10, {1}
    1dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    1dd4:	00f30f9c 	smlalseq	r0, r3, ip, pc	; <UNPREDICTABLE>
    1dd8:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1ddc:	00015906 	andeq	r5, r1, r6, lsl #18
    1de0:	00680500 	rsbeq	r0, r8, r0, lsl #10
    1de4:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    1de8:	04000004 	streq	r0, [r0], #-4
    1dec:	0009db00 	andeq	sp, r9, r0, lsl #22
    1df0:	00010400 	andeq	r0, r1, r0, lsl #8
    1df4:	01000001 	tsteq	r0, r1
    1df8:	000007e2 	andeq	r0, r0, r2, ror #15
    1dfc:	00000096 	muleq	r0, r6, r0
    1e00:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
    1e04:	0000021c 	andeq	r0, r0, ip, lsl r2
    1e08:	000007a5 	andeq	r0, r0, r5, lsr #15
    1e0c:	ea040802 	b	103e1c <__RW_SIZE__+0x103898>
    1e10:	02000007 	andeq	r0, r0, #7
    1e14:	00cd0704 	sbceq	r0, sp, r4, lsl #14
    1e18:	01020000 	mrseq	r0, (UNDEF: 2)
    1e1c:	00003306 	andeq	r3, r0, r6, lsl #6
    1e20:	08010200 	stmdaeq	r1, {r9}
    1e24:	00000031 	andeq	r0, r0, r1, lsr r0
    1e28:	7b050202 	blvc	142638 <__RW_SIZE__+0x1420b4>
    1e2c:	03000000 	movweq	r0, #0
    1e30:	00000364 	andeq	r0, r0, r4, ror #6
    1e34:	00533602 	subseq	r3, r3, r2, lsl #12
    1e38:	02020000 	andeq	r0, r2, #0
    1e3c:	00004b07 	andeq	r4, r0, r7, lsl #22
    1e40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1e44:	000001a4 	andeq	r0, r0, r4, lsr #3
    1e48:	0001f203 	andeq	pc, r1, r3, lsl #4
    1e4c:	6c500200 	lfmvs	f0, 2, [r0], {-0}
    1e50:	02000000 	andeq	r0, r0, #0
    1e54:	00c80704 	sbceq	r0, r8, r4, lsl #14
    1e58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1e5c:	00019f05 	andeq	r9, r1, r5, lsl #30
    1e60:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1e64:	000000c3 	andeq	r0, r0, r3, asr #1
    1e68:	69050404 	stmdbvs	r5, {r2, sl}
    1e6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1e70:	01960704 	orrseq	r0, r6, r4, lsl #14
    1e74:	61050000 	mrsvs	r0, (UNDEF: 5)
    1e78:	05000000 	streq	r0, [r0, #-0]
    1e7c:	00000048 	andeq	r0, r0, r8, asr #32
    1e80:	34032806 	strcc	r2, [r3], #-2054	; 0xfffff7fa
    1e84:	00012404 	andeq	r2, r1, r4, lsl #8
    1e88:	52430700 	subpl	r0, r3, #0, 14
    1e8c:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    1e90:	0000008f 	andeq	r0, r0, pc, lsl #1
    1e94:	00050800 	andeq	r0, r5, r0, lsl #16
    1e98:	37030000 	strcc	r0, [r3, -r0]
    1e9c:	00008f04 	andeq	r8, r0, r4, lsl #30
    1ea0:	43070400 	movwmi	r0, #29696	; 0x7400
    1ea4:	03005249 	movweq	r5, #585	; 0x249
    1ea8:	008f0438 	addeq	r0, pc, r8, lsr r4	; <UNPREDICTABLE>
    1eac:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1eb0:	0000008d 	andeq	r0, r0, sp, lsl #1
    1eb4:	8f043903 	svchi	0x00043903
    1eb8:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ebc:	00007208 	andeq	r7, r0, r8, lsl #4
    1ec0:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    1ec4:	0000008f 	andeq	r0, r0, pc, lsl #1
    1ec8:	00440810 	subeq	r0, r4, r0, lsl r8
    1ecc:	3b030000 	blcc	c1ed4 <__RW_SIZE__+0xc1950>
    1ed0:	00008f04 	andeq	r8, r0, r4, lsl #30
    1ed4:	ad081400 	cfstrsge	mvf1, [r8, #-0]
    1ed8:	03000001 	movweq	r0, #1
    1edc:	008f043c 	addeq	r0, pc, ip, lsr r4	; <UNPREDICTABLE>
    1ee0:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    1ee4:	00000085 	andeq	r0, r0, r5, lsl #1
    1ee8:	8f043d03 	svchi	0x00043d03
    1eec:	1c000000 	stcne	0, cr0, [r0], {-0}
    1ef0:	00000008 	andeq	r0, r0, r8
    1ef4:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    1ef8:	0000008f 	andeq	r0, r0, pc, lsl #1
    1efc:	53430720 	movtpl	r0, #14112	; 0x3720
    1f00:	3f030052 	svccc	0x00030052
    1f04:	00008f04 	andeq	r8, r0, r4, lsl #30
    1f08:	09002400 	stmdbeq	r0, {sl, sp}
    1f0c:	000001da 	ldrdeq	r0, [r0], -sl
    1f10:	99044a03 	stmdbls	r4, {r0, r1, r9, fp, lr}
    1f14:	06000000 	streq	r0, [r0], -r0
    1f18:	04a20350 	strteq	r0, [r2], #848	; 0x350
    1f1c:	00000341 	andeq	r0, r0, r1, asr #6
    1f20:	31524307 	cmpcc	r2, r7, lsl #6
    1f24:	04a40300 	strteq	r0, [r4], #768	; 0x300
    1f28:	00000094 	muleq	r0, r4, r0
    1f2c:	04e10800 	strbteq	r0, [r1], #2048	; 0x800
    1f30:	a5030000 	strge	r0, [r3, #-0]
    1f34:	00004804 	andeq	r4, r0, r4, lsl #16
    1f38:	43070200 	movwmi	r0, #29184	; 0x7200
    1f3c:	03003252 	movweq	r3, #594	; 0x252
    1f40:	009404a6 	addseq	r0, r4, r6, lsr #9
    1f44:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    1f48:	000004eb 	andeq	r0, r0, fp, ror #9
    1f4c:	4804a703 	stmdami	r4, {r0, r1, r8, r9, sl, sp, pc}
    1f50:	06000000 	streq	r0, [r0], -r0
    1f54:	00061608 	andeq	r1, r6, r8, lsl #12
    1f58:	04a80300 	strteq	r0, [r8], #768	; 0x300
    1f5c:	00000094 	muleq	r0, r4, r0
    1f60:	04f50808 	ldrbteq	r0, [r5], #2056	; 0x808
    1f64:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    1f68:	00004804 	andeq	r4, r0, r4, lsl #16
    1f6c:	6d080a00 	vstrvs	s0, [r8, #-0]
    1f70:	03000006 	movweq	r0, #6
    1f74:	009404aa 	addseq	r0, r4, sl, lsr #9
    1f78:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1f7c:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1f80:	4804ab03 	stmdami	r4, {r0, r1, r8, r9, fp, sp, pc}
    1f84:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1f88:	00525307 	subseq	r5, r2, r7, lsl #6
    1f8c:	9404ac03 	strls	sl, [r4], #-3075	; 0xfffff3fd
    1f90:	10000000 	andne	r0, r0, r0
    1f94:	00047208 	andeq	r7, r4, r8, lsl #4
    1f98:	04ad0300 	strteq	r0, [sp], #768	; 0x300
    1f9c:	00000048 	andeq	r0, r0, r8, asr #32
    1fa0:	47450712 	smlaldmi	r0, r5, r2, r7
    1fa4:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    1fa8:	00009404 	andeq	r9, r0, r4, lsl #8
    1fac:	10081400 	andne	r1, r8, r0, lsl #8
    1fb0:	03000005 	movweq	r0, #5
    1fb4:	004804af 	subeq	r0, r8, pc, lsr #9
    1fb8:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    1fbc:	000005be 			; <UNDEFINED> instruction: 0x000005be
    1fc0:	9404b003 	strls	fp, [r4], #-3
    1fc4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1fc8:	00051a08 	andeq	r1, r5, r8, lsl #20
    1fcc:	04b10300 	ldrteq	r0, [r1], #768	; 0x300
    1fd0:	00000048 	andeq	r0, r0, r8, asr #32
    1fd4:	05c4081a 	strbeq	r0, [r4, #2074]	; 0x81a
    1fd8:	b2030000 	andlt	r0, r3, #0
    1fdc:	00009404 	andeq	r9, r0, r4, lsl #8
    1fe0:	9e081c00 	cdpls	12, 0, cr1, cr8, cr0, {0}
    1fe4:	03000006 	movweq	r0, #6
    1fe8:	004804b3 	strheq	r0, [r8], #-67	; 0xffffffbd
    1fec:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1ff0:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1ff4:	9404b403 	strls	fp, [r4], #-1027	; 0xfffffbfd
    1ff8:	20000000 	andcs	r0, r0, r0
    1ffc:	0006a808 	andeq	sl, r6, r8, lsl #16
    2000:	04b50300 	ldrteq	r0, [r5], #768	; 0x300
    2004:	00000048 	andeq	r0, r0, r8, asr #32
    2008:	4e430722 	cdpmi	7, 4, cr0, cr3, cr2, {1}
    200c:	b6030054 			; <UNDEFINED> instruction: 0xb6030054
    2010:	00009404 	andeq	r9, r0, r4, lsl #8
    2014:	b2082400 	andlt	r2, r8, #0, 8
    2018:	03000006 	movweq	r0, #6
    201c:	004804b7 	strheq	r0, [r8], #-71	; 0xffffffb9
    2020:	07260000 	streq	r0, [r6, -r0]!
    2024:	00435350 	subeq	r5, r3, r0, asr r3
    2028:	9404b803 	strls	fp, [r4], #-2051	; 0xfffff7fd
    202c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2030:	00062008 	andeq	r2, r6, r8
    2034:	04b90300 	ldrteq	r0, [r9], #768	; 0x300
    2038:	00000048 	andeq	r0, r0, r8, asr #32
    203c:	5241072a 	subpl	r0, r1, #11010048	; 0xa80000
    2040:	ba030052 	blt	c2190 <__RW_SIZE__+0xc1c0c>
    2044:	00009404 	andeq	r9, r0, r4, lsl #8
    2048:	2b082c00 	blcs	20d050 <__RW_SIZE__+0x20cacc>
    204c:	03000006 	movweq	r0, #6
    2050:	004804bb 	strheq	r0, [r8], #-75	; 0xffffffb5
    2054:	072e0000 	streq	r0, [lr, -r0]!
    2058:	00524352 	subseq	r4, r2, r2, asr r3
    205c:	9404bc03 	strls	fp, [r4], #-3075	; 0xfffff3fd
    2060:	30000000 	andcc	r0, r0, r0
    2064:	00063608 	andeq	r3, r6, r8, lsl #12
    2068:	04bd0300 	ldrteq	r0, [sp], #768	; 0x300
    206c:	00000048 	andeq	r0, r0, r8, asr #32
    2070:	05da0832 	ldrbeq	r0, [sl, #2098]	; 0x832
    2074:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    2078:	00009404 	andeq	r9, r0, r4, lsl #8
    207c:	f4083400 	vst3.8	{d3-d5}, [r8], r0
    2080:	03000005 	movweq	r0, #5
    2084:	004804bf 	strheq	r0, [r8], #-79	; 0xffffffb1
    2088:	08360000 	ldmdaeq	r6!, {}	; <UNPREDICTABLE>
    208c:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2090:	9404c003 	strls	ip, [r4], #-3
    2094:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2098:	00064108 	andeq	r4, r6, r8, lsl #2
    209c:	04c10300 	strbeq	r0, [r1], #768	; 0x300
    20a0:	00000048 	andeq	r0, r0, r8, asr #32
    20a4:	061b083a 			; <UNDEFINED> instruction: 0x061b083a
    20a8:	c2030000 	andgt	r0, r3, #0
    20ac:	00009404 	andeq	r9, r0, r4, lsl #8
    20b0:	4c083c00 	stcmi	12, cr3, [r8], {-0}
    20b4:	03000006 	movweq	r0, #6
    20b8:	004804c3 	subeq	r0, r8, r3, asr #9
    20bc:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    20c0:	000005e4 	andeq	r0, r0, r4, ror #11
    20c4:	9404c403 	strls	ip, [r4], #-1027	; 0xfffffbfd
    20c8:	40000000 	andmi	r0, r0, r0
    20cc:	00065708 	andeq	r5, r6, r8, lsl #14
    20d0:	04c50300 	strbeq	r0, [r5], #768	; 0x300
    20d4:	00000048 	andeq	r0, r0, r8, asr #32
    20d8:	068b0842 	streq	r0, [fp], r2, asr #16
    20dc:	c6030000 	strgt	r0, [r3], -r0
    20e0:	00009404 	andeq	r9, r0, r4, lsl #8
    20e4:	ff084400 			; <UNDEFINED> instruction: 0xff084400
    20e8:	03000005 	movweq	r0, #5
    20ec:	004804c7 	subeq	r0, r8, r7, asr #9
    20f0:	07460000 	strbeq	r0, [r6, -r0]
    20f4:	00524344 	subseq	r4, r2, r4, asr #6
    20f8:	9404c803 	strls	ip, [r4], #-2051	; 0xfffff7fd
    20fc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    2100:	00066208 	andeq	r6, r6, r8, lsl #4
    2104:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    2108:	00000048 	andeq	r0, r0, r8, asr #32
    210c:	05b9084a 	ldreq	r0, [r9, #2122]!	; 0x84a
    2110:	ca030000 	bgt	c2118 <__RW_SIZE__+0xc1b94>
    2114:	00009404 	andeq	r9, r0, r4, lsl #8
    2118:	e9084c00 	stmdb	r8, {sl, fp, lr}
    211c:	03000005 	movweq	r0, #5
    2120:	004804cb 	subeq	r0, r8, fp, asr #9
    2124:	004e0000 	subeq	r0, lr, r0
    2128:	00060a09 	andeq	r0, r6, r9, lsl #20
    212c:	04cc0300 	strbeq	r0, [ip], #768	; 0x300
    2130:	00000130 	andeq	r0, r0, r0, lsr r1
    2134:	3a080102 	bcc	202544 <__RW_SIZE__+0x201fc0>
    2138:	0a000000 	beq	2140 <__RW_SIZE__+0x1bbc>
    213c:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    2140:	3a900d01 	bcc	fe40554c <__ZI_LIMIT__+0xde404f78>
    2144:	003e0800 	eorseq	r0, lr, r0, lsl #16
    2148:	9c010000 	stcls	0, cr0, [r1], {-0}
    214c:	0007c90b 	andeq	ip, r7, fp, lsl #18
    2150:	2c190100 	ldfcss	f0, [r9], {-0}
    2154:	d0000000 	andle	r0, r0, r0
    2158:	2c08003a 	stccs	0, cr0, [r8], {58}	; 0x3a
    215c:	01000000 	mrseq	r0, (UNDEF: 0)
    2160:	00038e9c 	muleq	r3, ip, lr
    2164:	07dd0c00 	ldrbeq	r0, [sp, r0, lsl #24]
    2168:	1b010000 	blne	42170 <__RW_SIZE__+0x41bec>
    216c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2170:	000004c1 	andeq	r0, r0, r1, asr #9
    2174:	07f10d00 	ldrbeq	r0, [r1, r0, lsl #26]!
    2178:	3d010000 	stccc	0, cr0, [r1, #-0]
    217c:	08003afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
    2180:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2184:	03cb9c01 	biceq	r9, fp, #256	; 0x100
    2188:	dd0e0000 	stcle	0, cr0, [lr, #-0]
    218c:	01000007 	tsteq	r0, r7
    2190:	0000813d 	andeq	r8, r0, sp, lsr r1
    2194:	0004f000 	andeq	pc, r4, r0
    2198:	00690f00 	rsbeq	r0, r9, r0, lsl #30
    219c:	00813f01 	addeq	r3, r1, r1, lsl #30
    21a0:	05110000 	ldreq	r0, [r1, #-0]
    21a4:	74100000 	ldrvc	r0, [r0], #-0
    21a8:	2c400100 	stfcse	f0, [r0], {-0}
    21ac:	01000000 	mrseq	r0, (UNDEF: 0)
    21b0:	8b110050 	blhi	4422f8 <__RW_SIZE__+0x441d74>
    21b4:	01000007 	tsteq	r0, r7
    21b8:	003bec5e 	eorseq	lr, fp, lr, asr ip
    21bc:	00006208 	andeq	r6, r0, r8, lsl #4
    21c0:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    21c4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    21c8:	000007dd 	ldrdeq	r0, [r0], -sp
    21cc:	00815e01 	addeq	r5, r1, r1, lsl #28
    21d0:	05300000 	ldreq	r0, [r0, #-0]!
    21d4:	12000000 	andne	r0, r0, #0
    21d8:	000007a1 	andeq	r0, r0, r1, lsr #15
    21dc:	00816c01 	addeq	r6, r1, r1, lsl #24
    21e0:	3c500000 	mracc	r0, r0, acc0
    21e4:	00200800 	eoreq	r0, r0, r0, lsl #16
    21e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    21ec:	0007970a 	andeq	r9, r7, sl, lsl #14
    21f0:	70790100 	rsbsvc	r0, r9, r0, lsl #2
    21f4:	2208003c 	andcs	r0, r8, #60	; 0x3c
    21f8:	01000000 	mrseq	r0, (UNDEF: 0)
    21fc:	07fc119c 			; <UNDEFINED> instruction: 0x07fc119c
    2200:	7f010000 	svcvc	0x00010000
    2204:	08003c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, ip, sp}
    2208:	00000018 	andeq	r0, r0, r8, lsl r0
    220c:	043b9c01 	ldrteq	r9, [fp], #-3073	; 0xfffff3ff
    2210:	dd0e0000 	stcle	0, cr0, [lr, #-0]
    2214:	01000007 	tsteq	r0, r7
    2218:	0000817f 	andeq	r8, r0, pc, ror r1
    221c:	00055100 	andeq	r5, r5, r0, lsl #2
    2220:	f3130000 	vhadd.u16	d0, d3, d0
    2224:	04000000 	streq	r0, [r0], #-0
    2228:	044706ce 	strbeq	r0, [r7], #-1742	; 0xfffff932
    222c:	81050000 	mrshi	r0, (UNDEF: 5)
    2230:	00000000 	andeq	r0, r0, r0
    2234:	00000453 	andeq	r0, r0, r3, asr r4
    2238:	0b200004 	bleq	802250 <__RW_SIZE__+0x801ccc>
    223c:	01040000 	mrseq	r0, (UNDEF: 4)
    2240:	00000100 	andeq	r0, r0, r0, lsl #2
    2244:	00086301 	andeq	r6, r8, r1, lsl #6
    2248:	00009600 	andeq	r9, r0, r0, lsl #12
    224c:	003cb000 	eorseq	fp, ip, r0
    2250:	00019808 	andeq	r9, r1, r8, lsl #16
    2254:	00089a00 	andeq	r9, r8, r0, lsl #20
    2258:	06010200 	streq	r0, [r1], -r0, lsl #4
    225c:	00000033 	andeq	r0, r0, r3, lsr r0
    2260:	31080102 	tstcc	r8, r2, lsl #2
    2264:	02000000 	andeq	r0, r0, #0
    2268:	007b0502 	rsbseq	r0, fp, r2, lsl #10
    226c:	64030000 	strvs	r0, [r3], #-0
    2270:	02000003 	andeq	r0, r0, #3
    2274:	00004536 	andeq	r4, r0, r6, lsr r5
    2278:	07020200 	streq	r0, [r2, -r0, lsl #4]
    227c:	0000004b 	andeq	r0, r0, fp, asr #32
    2280:	a4050402 	strge	r0, [r5], #-1026	; 0xfffffbfe
    2284:	03000001 	movweq	r0, #1
    2288:	000001f2 	strdeq	r0, [r0], -r2
    228c:	005e5002 	subseq	r5, lr, r2
    2290:	04020000 	streq	r0, [r2], #-0
    2294:	0000c807 	andeq	ip, r0, r7, lsl #16
    2298:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    229c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    22a0:	c3070802 	movwgt	r0, #30722	; 0x7802
    22a4:	04000000 	streq	r0, [r0], #-0
    22a8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    22ac:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    22b0:	0000cd07 	andeq	ip, r0, r7, lsl #26
    22b4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    22b8:	00000196 	muleq	r0, r6, r1
    22bc:	00005305 	andeq	r5, r0, r5, lsl #6
    22c0:	003a0500 	eorseq	r0, sl, r0, lsl #10
    22c4:	1c060000 	stcne	0, cr0, [r6], {-0}
    22c8:	f703e903 			; <UNDEFINED> instruction: 0xf703e903
    22cc:	07000000 	streq	r0, [r0, -r0]
    22d0:	004c5243 	subeq	r5, ip, r3, asr #4
    22d4:	8803eb03 	stmdahi	r3, {r0, r1, r8, r9, fp, sp, lr, pc}
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
    22e0:	03ec0300 	mvneq	r0, #0, 6
    22e4:	00000088 	andeq	r0, r0, r8, lsl #1
    22e8:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
    22ec:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
    22f0:	00008803 	andeq	r8, r0, r3, lsl #16
    22f4:	4f070800 	svcmi	0x00070800
    22f8:	03005244 	movweq	r5, #580	; 0x244
    22fc:	008803ee 	addeq	r0, r8, lr, ror #7
    2300:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    2304:	00000016 	andeq	r0, r0, r6, lsl r0
    2308:	8803ef03 	stmdahi	r3, {r0, r1, r8, r9, sl, fp, sp, lr, pc}
    230c:	10000000 	andne	r0, r0, r0
    2310:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
    2314:	03f00300 	mvnseq	r0, #0, 6
    2318:	00000088 	andeq	r0, r0, r8, lsl #1
    231c:	02100814 	andseq	r0, r0, #20, 16	; 0x140000
    2320:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    2324:	00008803 	andeq	r8, r0, r3, lsl #16
    2328:	09001800 	stmdbeq	r0, {fp, ip}
    232c:	000000b6 	strheq	r0, [r0], -r6
    2330:	9203f203 	andls	pc, r3, #805306368	; 0x30000000
    2334:	06000000 	streq	r0, [r0], -r0
    2338:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
    233c:	0000018e 	andeq	r0, r0, lr, lsl #3
    2340:	00524307 	subseq	r4, r2, r7, lsl #6
    2344:	88043603 	stmdahi	r4, {r0, r1, r9, sl, ip, sp}
    2348:	00000000 	andeq	r0, r0, r0
    234c:	00000508 	andeq	r0, r0, r8, lsl #10
    2350:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
    2354:	00000088 	andeq	r0, r0, r8, lsl #1
    2358:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
    235c:	38030052 	stmdacc	r3, {r1, r4, r6}
    2360:	00008804 	andeq	r8, r0, r4, lsl #16
    2364:	8d080800 	stchi	8, cr0, [r8, #-0]
    2368:	03000000 	movweq	r0, #0
    236c:	00880439 	addeq	r0, r8, r9, lsr r4
    2370:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    2374:	00000072 	andeq	r0, r0, r2, ror r0
    2378:	88043a03 	stmdahi	r4, {r0, r1, r9, fp, ip, sp}
    237c:	10000000 	andne	r0, r0, r0
    2380:	00004408 	andeq	r4, r0, r8, lsl #8
    2384:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
    2388:	00000088 	andeq	r0, r0, r8, lsl #1
    238c:	01ad0814 			; <UNDEFINED> instruction: 0x01ad0814
    2390:	3c030000 	stccc	0, cr0, [r3], {-0}
    2394:	00008804 	andeq	r8, r0, r4, lsl #16
    2398:	85081800 	strhi	r1, [r8, #-2048]	; 0xfffff800
    239c:	03000000 	movweq	r0, #0
    23a0:	0088043d 	addeq	r0, r8, sp, lsr r4
    23a4:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    23a8:	00000000 	andeq	r0, r0, r0
    23ac:	88043e03 	stmdahi	r4, {r0, r1, r9, sl, fp, ip, sp}
    23b0:	20000000 	andcs	r0, r0, r0
    23b4:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
    23b8:	043f0300 	ldrteq	r0, [pc], #-768	; 23c0 <__RW_SIZE__+0x1e3c>
    23bc:	00000088 	andeq	r0, r0, r8, lsl #1
    23c0:	da090024 	ble	242458 <__RW_SIZE__+0x241ed4>
    23c4:	03000001 	movweq	r0, #1
    23c8:	0103044a 	tsteq	r3, sl, asr #8
    23cc:	1c060000 	stcne	0, cr0, [r6], {-0}
    23d0:	5804d203 	stmdapl	r4, {r0, r1, r9, ip, lr, pc}
    23d4:	07000002 	streq	r0, [r0, -r2]
    23d8:	03005253 	movweq	r5, #595	; 0x253
    23dc:	008d04d4 	ldrdeq	r0, [sp], r4
    23e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    23e4:	000004e1 	andeq	r0, r0, r1, ror #9
    23e8:	3a04d503 	bcc	1377fc <__RW_SIZE__+0x137278>
    23ec:	02000000 	andeq	r0, r0, #0
    23f0:	00524407 	subseq	r4, r2, r7, lsl #8
    23f4:	8d04d603 	stchi	6, cr13, [r4, #-12]
    23f8:	04000000 	streq	r0, [r0], #-0
    23fc:	0004eb08 	andeq	lr, r4, r8, lsl #22
    2400:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    2404:	0000003a 	andeq	r0, r0, sl, lsr r0
    2408:	52420706 	subpl	r0, r2, #1572864	; 0x180000
    240c:	d8030052 	stmdale	r3, {r1, r4, r6}
    2410:	00008d04 	andeq	r8, r0, r4, lsl #26
    2414:	f5080800 			; <UNDEFINED> instruction: 0xf5080800
    2418:	03000004 	movweq	r0, #4
    241c:	003a04d9 	ldrsbteq	r0, [sl], -r9
    2420:	070a0000 	streq	r0, [sl, -r0]
    2424:	00315243 	eorseq	r5, r1, r3, asr #4
    2428:	8d04da03 	vstrhi	s26, [r4, #-12]
    242c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2430:	0004ff08 	andeq	pc, r4, r8, lsl #30
    2434:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    2438:	0000003a 	andeq	r0, r0, sl, lsr r0
    243c:	5243070e 	subpl	r0, r3, #3670016	; 0x380000
    2440:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    2444:	00008d04 	andeq	r8, r0, r4, lsl #26
    2448:	72081000 	andvc	r1, r8, #0
    244c:	03000004 	movweq	r0, #4
    2450:	003a04dd 	ldrsbteq	r0, [sl], -sp
    2454:	07120000 	ldreq	r0, [r2, -r0]
    2458:	00335243 	eorseq	r5, r3, r3, asr #4
    245c:	8d04de03 	stchi	14, cr13, [r4, #-12]
    2460:	14000000 	strne	r0, [r0], #-0
    2464:	00051008 	andeq	r1, r5, r8
    2468:	04df0300 	ldrbeq	r0, [pc], #768	; 2470 <__RW_SIZE__+0x1eec>
    246c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2470:	043a0816 	ldrteq	r0, [sl], #-2070	; 0xfffff7ea
    2474:	e0030000 	and	r0, r3, r0
    2478:	00008d04 	andeq	r8, r0, r4, lsl #26
    247c:	1a081800 	bne	208484 <__RW_SIZE__+0x207f00>
    2480:	03000005 	movweq	r0, #5
    2484:	003a04e1 	eorseq	r0, sl, r1, ror #9
    2488:	001a0000 	andseq	r0, sl, r0
    248c:	00045309 	andeq	r5, r4, r9, lsl #6
    2490:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    2494:	0000019a 	muleq	r0, sl, r1
    2498:	040b040a 	streq	r0, [fp], #-1034	; 0xfffffbf6
    249c:	0000026c 	andeq	r0, r0, ip, ror #4
    24a0:	3a080102 	bcc	2028b0 <__RW_SIZE__+0x20232c>
    24a4:	0b000000 	bleq	24ac <__RW_SIZE__+0x1f28>
    24a8:	00027904 	andeq	r7, r2, r4, lsl #18
    24ac:	026c0c00 	rsbeq	r0, ip, #0, 24
    24b0:	6a030000 	bvs	c24b8 <__RW_SIZE__+0xc1f34>
    24b4:	04000008 	streq	r0, [r0], #-8
    24b8:	00028928 	andeq	r8, r2, r8, lsr #18
    24bc:	08350d00 	ldmdaeq	r5!, {r8, sl, fp}
    24c0:	06040000 	streq	r0, [r4], -r0
    24c4:	0002a000 	andeq	sl, r2, r0
    24c8:	08500e00 	ldmdaeq	r0, {r9, sl, fp}^
    24cc:	02640000 	rsbeq	r0, r4, #0
    24d0:	00000000 	andeq	r0, r0, r0
    24d4:	00083703 	andeq	r3, r8, r3, lsl #14
    24d8:	7e620400 	cdpvc	4, 6, cr0, cr2, cr0, {0}
    24dc:	0f000002 	svceq	0x00000002
    24e0:	00000823 	andeq	r0, r0, r3, lsr #16
    24e4:	c2012b01 	andgt	r2, r1, #1024	; 0x400
    24e8:	10000002 	andne	r0, r0, r2
    24ec:	01007470 	tsteq	r0, r0, ror r4
    24f0:	0002662b 	andeq	r6, r2, fp, lsr #12
    24f4:	48110000 	ldmdami	r1, {}	; <UNPREDICTABLE>
    24f8:	01000004 	tsteq	r0, r4
    24fc:	003cb008 	eorseq	fp, ip, r8
    2500:	0000b808 	andeq	fp, r0, r8, lsl #16
    2504:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    2508:	12000003 	andne	r0, r0, #3
    250c:	00000846 	andeq	r0, r0, r6, asr #16
    2510:	00730801 	rsbseq	r0, r3, r1, lsl #16
    2514:	05720000 	ldrbeq	r0, [r2, #-0]!
    2518:	64130000 	ldrvs	r0, [r3], #-0
    251c:	01007669 	tsteq	r0, r9, ror #12
    2520:	0003140a 	andeq	r1, r3, sl, lsl #8
    2524:	00059300 	andeq	r9, r5, r0, lsl #6
    2528:	084b1400 	stmdaeq	fp, {sl, ip}^
    252c:	0b010000 	bleq	42534 <__RW_SIZE__+0x41fb0>
    2530:	0000007a 	andeq	r0, r0, sl, ror r0
    2534:	000005ab 	andeq	r0, r0, fp, lsr #11
    2538:	00081e14 	andeq	r1, r8, r4, lsl lr
    253c:	7a0c0100 	bvc	302944 <__RW_SIZE__+0x3023c0>
    2540:	e6000000 	str	r0, [r0], -r0
    2544:	00000005 	andeq	r0, r0, r5
    2548:	ea040802 	b	104558 <__RW_SIZE__+0x103fd4>
    254c:	0f000007 	svceq	0x00000007
    2550:	0000080e 	andeq	r0, r0, lr, lsl #16
    2554:	33011f01 	movwcc	r1, #7937	; 0x1f01
    2558:	15000003 	strne	r0, [r0, #-3]
    255c:	0000085e 	andeq	r0, r0, lr, asr r8
    2560:	026c1f01 	rsbeq	r1, ip, #1, 30
    2564:	16000000 	strne	r0, [r0], -r0
    2568:	0000031b 	andeq	r0, r0, fp, lsl r3
    256c:	08003d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip, sp}
    2570:	0000003a 	andeq	r0, r0, sl, lsr r0
    2574:	034e9c01 	movteq	r9, #60417	; 0xec01
    2578:	27170000 	ldrcs	r0, [r7, -r0]
    257c:	01000003 	tsteq	r0, r3
    2580:	ab160050 	blge	5826c8 <__RW_SIZE__+0x582144>
    2584:	a4000002 	strge	r0, [r0], #-2
    2588:	4208003d 	andmi	r0, r8, #61	; 0x3d
    258c:	01000000 	mrseq	r0, (UNDEF: 0)
    2590:	0003849c 	muleq	r3, ip, r4
    2594:	02b71800 	adcseq	r1, r7, #0, 16
    2598:	06080000 	streq	r0, [r8], -r0
    259c:	1b190000 	blne	6425a4 <__RW_SIZE__+0x642020>
    25a0:	aa000003 	bge	25b4 <__RW_SIZE__+0x2030>
    25a4:	3808003d 	stmdacc	r8, {r0, r2, r3, r4, r5}
    25a8:	01000000 	mrseq	r0, (UNDEF: 0)
    25ac:	0327182f 	teqeq	r7, #3080192	; 0x2f0000
    25b0:	06400000 	strbeq	r0, [r0], -r0
    25b4:	00000000 	andeq	r0, r0, r0
    25b8:	0005601a 	andeq	r6, r5, sl, lsl r0
    25bc:	e8330100 	ldmda	r3!, {r8}
    25c0:	6008003d 	andvs	r0, r8, sp, lsr r0
    25c4:	01000000 	mrseq	r0, (UNDEF: 0)
    25c8:	00041a9c 	muleq	r4, ip, sl
    25cc:	6d661b00 	vstmdbvs	r6!, {d17-d16}
    25d0:	33010074 	movwcc	r0, #4212	; 0x1074
    25d4:	00000266 	andeq	r0, r0, r6, ror #4
    25d8:	1c709102 	ldfnep	f1, [r0], #-8
    25dc:	0070611d 	rsbseq	r6, r0, sp, lsl r1
    25e0:	02a03501 	adceq	r3, r0, #4194304	; 0x400000
    25e4:	91030000 	mrsls	r0, (UNDEF: 3)
    25e8:	3f1e7ddc 	svccc	0x001e7ddc
    25ec:	01000008 	tsteq	r0, r8
    25f0:	00041a36 	andeq	r1, r4, r6, lsr sl
    25f4:	e0910300 	adds	r0, r1, r0, lsl #6
    25f8:	02ab1f7d 	adceq	r1, fp, #500	; 0x1f4
    25fc:	3dfe0000 	ldclcc	0, cr0, [lr]
    2600:	00500800 	subseq	r0, r0, r0, lsl #16
    2604:	3a010000 	bcc	4260c <__RW_SIZE__+0x42088>
    2608:	000003fb 	strdeq	r0, [r0], -fp
    260c:	0002b718 	andeq	fp, r2, r8, lsl r7
    2610:	00065e00 	andeq	r5, r6, r0, lsl #28
    2614:	031b1900 	tsteq	fp, #0, 18
    2618:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    261c:	00680800 	rsbeq	r0, r8, r0, lsl #16
    2620:	2f010000 	svccs	0x00010000
    2624:	00032718 	andeq	r2, r3, r8, lsl r7
    2628:	0006a400 	andeq	sl, r6, r0, lsl #8
    262c:	20000000 	andcs	r0, r0, r0
    2630:	08003dfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    2634:	0000043b 	andeq	r0, r0, fp, lsr r4
    2638:	02520121 	subseq	r0, r2, #1073741832	; 0x40000008
    263c:	01215491 			; <UNDEFINED> instruction: 0x01215491
    2640:	50910351 	addspl	r0, r1, r1, asr r3
    2644:	50012106 	andpl	r2, r1, r6, lsl #2
    2648:	7dc09103 	stfvcp	f1, [r0, #12]
    264c:	6c220000 	stcvs	0, cr0, [r2], #-0
    2650:	2a000002 	bcs	2660 <__RW_SIZE__+0x20dc>
    2654:	23000004 	movwcs	r0, #4
    2658:	00000081 	andeq	r0, r0, r1, lsl #1
    265c:	f32400ff 	vqadd.u32	q0, q10, <illegal reg q15.5>
    2660:	07000000 	streq	r0, [r0, -r0]
    2664:	043606ce 	ldrteq	r0, [r6], #-1742	; 0xfffff932
    2668:	73050000 	movwvc	r0, #20480	; 0x5000
    266c:	25000000 	strcs	r0, [r0, #-0]
    2670:	00000855 	andeq	r0, r0, r5, asr r8
    2674:	0073dc05 	rsbseq	sp, r3, r5, lsl #24
    2678:	66260000 	strtvs	r0, [r6], -r0
    267c:	26000002 	strcs	r0, [r0], -r2
    2680:	00000273 	andeq	r0, r0, r3, ror r2
    2684:	00027e26 	andeq	r7, r2, r6, lsr #28
    2688:	4c000000 	stcmi	0, cr0, [r0], {-0}
    268c:	02000000 	andeq	r0, r0, #0
    2690:	000d2100 	andeq	r2, sp, r0, lsl #2
    2694:	ea010400 	b	4369c <__RW_SIZE__+0x43118>
    2698:	00000009 	andeq	r0, r0, r9
    269c:	48080030 	stmdami	r8, {r4, r5}
    26a0:	63080030 	movwvs	r0, #32816	; 0x8030
    26a4:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    26a8:	3a440073 	bcc	110287c <__RW_SIZE__+0x11022f8>
    26ac:	6a65795c 	bvs	1960c24 <__RW_SIZE__+0x19606a0>
    26b0:	72705c69 	rsbsvc	r5, r0, #26880	; 0x6900
    26b4:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
    26b8:	69665c74 	stmdbvs	r6!, {r2, r4, r5, r6, sl, fp, ip, lr}^
    26bc:	61776d72 	cmnvs	r7, r2, ror sp
    26c0:	315f6572 	cmpcc	pc, r2, ror r5	; <UNPREDICTABLE>
    26c4:	3132315c 	teqcc	r2, ip, asr r1
    26c8:	4e470037 	mcrmi	0, 2, r0, cr7, cr7, {1}
    26cc:	53412055 	movtpl	r2, #4181	; 0x1055
    26d0:	322e3220 	eorcc	r3, lr, #32, 4
    26d4:	32352e33 	eorscc	r2, r5, #816	; 0x330
    26d8:	Address 0x000026d8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb28>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a4>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb40>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f0>
  44:	1301053b 	movwne	r0, #5435	; 0x153b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d0>
  50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	000b3813 	andeq	r3, fp, r3, lsl r8
  58:	000d0800 	andeq	r0, sp, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832ec>
  60:	1349053b 	movtne	r0, #38203	; 0x953b
  64:	00000b38 	andeq	r0, r0, r8, lsr fp
  68:	03001609 	movweq	r1, #1545	; 0x609
  6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce328>
  70:	00134905 	andseq	r4, r3, r5, lsl #18
  74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27e8>
  80:	01111927 	tsteq	r1, r7, lsr #18
  84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  88:	00194297 	mulseq	r9, r7, r2
  8c:	012e0b00 	teqeq	lr, r0, lsl #22
  90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <__RW_SIZE__+0xec2800>
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  ac:	0b3a0803 	bleq	e820c0 <__RW_SIZE__+0xe81b3c>
  b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  b4:	00001802 	andeq	r1, r0, r2, lsl #16
  b8:	3f002e0d 	svccc	0x00002e0d
  bc:	3a0e0319 	bcc	380d28 <__RW_SIZE__+0x3807a4>
  c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  c4:	11134919 	tstne	r3, r9, lsl r9
  c8:	40061201 	andmi	r1, r6, r1, lsl #4
  cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  d0:	340e0000 	strcc	r0, [lr], #-0
  d4:	3a0e0300 	bcc	380cdc <__RW_SIZE__+0x380758>
  d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	3c193f13 	ldccc	15, cr3, [r9], {19}
  e0:	00000019 	andeq	r0, r0, r9, lsl r0
  e4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  e8:	030b130e 	movweq	r1, #45838	; 0xb30e
  ec:	110e1b0e 	tstne	lr, lr, lsl #22
  f0:	10061201 	andne	r1, r6, r1, lsl #4
  f4:	02000017 	andeq	r0, r0, #23
  f8:	0b0b0024 	bleq	2c0190 <__RW_SIZE__+0x2bfc0c>
  fc:	0e030b3e 	vmoveq.16	d3[0], r0
 100:	16030000 	strne	r0, [r3], -r0
 104:	3a0e0300 	bcc	380d0c <__RW_SIZE__+0x380788>
 108:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 10c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 110:	0b0b0024 	bleq	2c01a8 <__RW_SIZE__+0x2bfc24>
 114:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 118:	35050000 	strcc	r0, [r5, #-0]
 11c:	00134900 	andseq	r4, r3, r0, lsl #18
 120:	01130600 	tsteq	r3, r0, lsl #12
 124:	0b3a0b0b 	bleq	e82d58 <__RW_SIZE__+0xe827d4>
 128:	1301053b 	movwne	r0, #5435	; 0x153b
 12c:	0d070000 	stceq	0, cr0, [r7, #-0]
 130:	3a080300 	bcc	200d38 <__RW_SIZE__+0x2007b4>
 134:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 138:	000b3813 	andeq	r3, fp, r3, lsl r8
 13c:	000d0800 	andeq	r0, sp, r0, lsl #16
 140:	0b3a0e03 	bleq	e83954 <__RW_SIZE__+0xe833d0>
 144:	1349053b 	movtne	r0, #38203	; 0x953b
 148:	00000b38 	andeq	r0, r0, r8, lsr fp
 14c:	03001609 	movweq	r1, #1545	; 0x609
 150:	3b0b3a0e 	blcc	2ce990 <__RW_SIZE__+0x2ce40c>
 154:	00134905 	andseq	r4, r3, r5, lsl #18
 158:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 15c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 160:	0b3b0b3a 	bleq	ec2e50 <__RW_SIZE__+0xec28cc>
 164:	01111927 	tsteq	r1, r7, lsr #18
 168:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 16c:	00194297 	mulseq	r9, r7, r2
 170:	00340b00 	eorseq	r0, r4, r0, lsl #22
 174:	0b3a0e03 	bleq	e83988 <__RW_SIZE__+0xe83404>
 178:	1349053b 	movtne	r0, #38203	; 0x953b
 17c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 188:	0e030b13 	vmoveq.32	d3[0], r0
 18c:	17550e1b 	smmlane	r5, fp, lr, r0
 190:	17100111 			; <UNDEFINED> instruction: 0x17100111
 194:	24020000 	strcs	r0, [r2], #-0
 198:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 19c:	000e030b 	andeq	r0, lr, fp, lsl #6
 1a0:	00160300 	andseq	r0, r6, r0, lsl #6
 1a4:	0b3a0e03 	bleq	e839b8 <__RW_SIZE__+0xe83434>
 1a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 1ac:	24040000 	strcs	r0, [r4], #-0
 1b0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 1b4:	0008030b 	andeq	r0, r8, fp, lsl #6
 1b8:	012e0500 	teqeq	lr, r0, lsl #10
 1bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 1c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 1c4:	13491927 	movtne	r1, #39207	; 0x9927
 1c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1d0:	00130119 	andseq	r0, r3, r9, lsl r1
 1d4:	00340600 	eorseq	r0, r4, r0, lsl #12
 1d8:	0b3a0e03 	bleq	e839ec <__RW_SIZE__+0xe83468>
 1dc:	1349053b 	movtne	r0, #38203	; 0x953b
 1e0:	00001702 	andeq	r1, r0, r2, lsl #14
 1e4:	3f012e07 	svccc	0x00012e07
 1e8:	3a0e0319 	bcc	380e54 <__RW_SIZE__+0x3808d0>
 1ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 1f0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1f4:	97184006 	ldrls	r4, [r8, -r6]
 1f8:	13011942 	movwne	r1, #6466	; 0x1942
 1fc:	05080000 	streq	r0, [r8, #-0]
 200:	3a0e0300 	bcc	380e08 <__RW_SIZE__+0x380884>
 204:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 208:	00180213 	andseq	r0, r8, r3, lsl r2
 20c:	00050900 	andeq	r0, r5, r0, lsl #18
 210:	0b3a0e03 	bleq	e83a24 <__RW_SIZE__+0xe834a0>
 214:	1349053b 	movtne	r0, #38203	; 0x953b
 218:	00001702 	andeq	r1, r0, r2, lsl #14
 21c:	0b000f0a 	bleq	3e4c <__RW_SIZE__+0x38c8>
 220:	0013490b 	andseq	r4, r3, fp, lsl #18
 224:	012e0b00 	teqeq	lr, r0, lsl #22
 228:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 22c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 230:	13491927 	movtne	r1, #39207	; 0x9927
 234:	06120111 			; <UNDEFINED> instruction: 0x06120111
 238:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 23c:	00000019 	andeq	r0, r0, r9, lsl r0
 240:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 244:	030b130e 	movweq	r1, #45838	; 0xb30e
 248:	110e1b0e 	tstne	lr, lr, lsl #22
 24c:	10061201 	andne	r1, r6, r1, lsl #4
 250:	02000017 	andeq	r0, r0, #23
 254:	0b0b0024 	bleq	2c02ec <__RW_SIZE__+0x2bfd68>
 258:	0e030b3e 	vmoveq.16	d3[0], r0
 25c:	16030000 	strne	r0, [r3], -r0
 260:	3a0e0300 	bcc	380e68 <__RW_SIZE__+0x3808e4>
 264:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 268:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 26c:	0b0b0024 	bleq	2c0304 <__RW_SIZE__+0x2bfd80>
 270:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 274:	35050000 	strcc	r0, [r5, #-0]
 278:	00134900 	andseq	r4, r3, r0, lsl #18
 27c:	01130600 	tsteq	r3, r0, lsl #12
 280:	0b3a0b0b 	bleq	e82eb4 <__RW_SIZE__+0xe82930>
 284:	1301053b 	movwne	r0, #5435	; 0x153b
 288:	0d070000 	stceq	0, cr0, [r7, #-0]
 28c:	3a080300 	bcc	200e94 <__RW_SIZE__+0x200910>
 290:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 294:	000b3813 	andeq	r3, fp, r3, lsl r8
 298:	000d0800 	andeq	r0, sp, r0, lsl #16
 29c:	0b3a0e03 	bleq	e83ab0 <__RW_SIZE__+0xe8352c>
 2a0:	1349053b 	movtne	r0, #38203	; 0x953b
 2a4:	00000b38 	andeq	r0, r0, r8, lsr fp
 2a8:	03001609 	movweq	r1, #1545	; 0x609
 2ac:	3b0b3a0e 	blcc	2ceaec <__RW_SIZE__+0x2ce568>
 2b0:	00134905 	andseq	r4, r3, r5, lsl #18
 2b4:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 2b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 2bc:	0b3b0b3a 	bleq	ec2fac <__RW_SIZE__+0xec2a28>
 2c0:	13491927 	movtne	r1, #39207	; 0x9927
 2c4:	00000b20 	andeq	r0, r0, r0, lsr #22
 2c8:	3f002e0b 	svccc	0x00002e0b
 2cc:	3a0e0319 	bcc	380f38 <__RW_SIZE__+0x3809b4>
 2d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2d4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2d8:	97184006 	ldrls	r4, [r8, -r6]
 2dc:	00001942 	andeq	r1, r0, r2, asr #18
 2e0:	31002e0c 	tstcc	r0, ip, lsl #28
 2e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 2e8:	97184006 	ldrls	r4, [r8, -r6]
 2ec:	00001942 	andeq	r1, r0, r2, asr #18
 2f0:	3f012e0d 	svccc	0x00012e0d
 2f4:	3a0e0319 	bcc	380f60 <__RW_SIZE__+0x3809dc>
 2f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2fc:	20134919 	andscs	r4, r3, r9, lsl r9
 300:	0013010b 	andseq	r0, r3, fp, lsl #2
 304:	00340e00 	eorseq	r0, r4, r0, lsl #28
 308:	0b3a0803 	bleq	e8231c <__RW_SIZE__+0xe81d98>
 30c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 310:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
 314:	11133101 	tstne	r3, r1, lsl #2
 318:	40061201 	andmi	r1, r6, r1, lsl #4
 31c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 320:	00001301 	andeq	r1, r0, r1, lsl #6
 324:	31003410 	tstcc	r0, r0, lsl r4
 328:	11000013 	tstne	r0, r3, lsl r0
 32c:	13310034 	teqne	r1, #52	; 0x34
 330:	00001802 	andeq	r1, r0, r2, lsl #16
 334:	31001d12 	tstcc	r0, r2, lsl sp
 338:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 33c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 340:	1300000b 	movwne	r0, #11
 344:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 348:	0b3a0e03 	bleq	e83b5c <__RW_SIZE__+0xe835d8>
 34c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 350:	06120111 			; <UNDEFINED> instruction: 0x06120111
 354:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 358:	00130119 	andseq	r0, r3, r9, lsl r1
 35c:	011d1400 	tsteq	sp, r0, lsl #8
 360:	01111331 	tsteq	r1, r1, lsr r3
 364:	0b580612 	bleq	1601bb4 <__RW_SIZE__+0x1601630>
 368:	00000b59 	andeq	r0, r0, r9, asr fp
 36c:	11010b15 	tstne	r1, r5, lsl fp
 370:	00061201 	andeq	r1, r6, r1, lsl #4
 374:	012e1600 	teqeq	lr, r0, lsl #12
 378:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 37c:	0b3b0b3a 	bleq	ec306c <__RW_SIZE__+0xec2ae8>
 380:	13491927 	movtne	r1, #39207	; 0x9927
 384:	06120111 			; <UNDEFINED> instruction: 0x06120111
 388:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 38c:	00130119 	andseq	r0, r3, r9, lsl r1
 390:	00341700 	eorseq	r1, r4, r0, lsl #14
 394:	0b3a0e03 	bleq	e83ba8 <__RW_SIZE__+0xe83624>
 398:	1349053b 	movtne	r0, #38203	; 0x953b
 39c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 3a0:	01000000 	mrseq	r0, (UNDEF: 0)
 3a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 3a8:	0e030b13 	vmoveq.32	d3[0], r0
 3ac:	01110e1b 	tsteq	r1, fp, lsl lr
 3b0:	17100612 			; <UNDEFINED> instruction: 0x17100612
 3b4:	24020000 	strcs	r0, [r2], #-0
 3b8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 3bc:	000e030b 	andeq	r0, lr, fp, lsl #6
 3c0:	00160300 	andseq	r0, r6, r0, lsl #6
 3c4:	0b3a0e03 	bleq	e83bd8 <__RW_SIZE__+0xe83654>
 3c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 3cc:	24040000 	strcs	r0, [r4], #-0
 3d0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 3d4:	0008030b 	andeq	r0, r8, fp, lsl #6
 3d8:	00350500 	eorseq	r0, r5, r0, lsl #10
 3dc:	00001349 	andeq	r1, r0, r9, asr #6
 3e0:	0b011306 	bleq	45000 <__RW_SIZE__+0x44a7c>
 3e4:	3b0b3a0b 	blcc	2cec18 <__RW_SIZE__+0x2ce694>
 3e8:	00130105 	andseq	r0, r3, r5, lsl #2
 3ec:	000d0700 	andeq	r0, sp, r0, lsl #14
 3f0:	0b3a0803 	bleq	e82404 <__RW_SIZE__+0xe81e80>
 3f4:	1349053b 	movtne	r0, #38203	; 0x953b
 3f8:	00000b38 	andeq	r0, r0, r8, lsr fp
 3fc:	03000d08 	movweq	r0, #3336	; 0xd08
 400:	3b0b3a0e 	blcc	2cec40 <__RW_SIZE__+0x2ce6bc>
 404:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 408:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 40c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 410:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 414:	00001349 	andeq	r1, r0, r9, asr #6
 418:	3f002e0a 	svccc	0x00002e0a
 41c:	3a0e0319 	bcc	381088 <__RW_SIZE__+0x380b04>
 420:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 424:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 428:	97184006 	ldrls	r4, [r8, -r6]
 42c:	00001942 	andeq	r1, r0, r2, asr #18
 430:	3f012e0b 	svccc	0x00012e0b
 434:	3a0e0319 	bcc	3810a0 <__RW_SIZE__+0x380b1c>
 438:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 43c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 440:	97184006 	ldrls	r4, [r8, -r6]
 444:	13011942 	movwne	r1, #6466	; 0x1942
 448:	050c0000 	streq	r0, [ip, #-0]
 44c:	3a080300 	bcc	201054 <__RW_SIZE__+0x200ad0>
 450:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 454:	00170213 	andseq	r0, r7, r3, lsl r2
 458:	00340d00 	eorseq	r0, r4, r0, lsl #26
 45c:	0b3a0e03 	bleq	e83c70 <__RW_SIZE__+0xe836ec>
 460:	1349053b 	movtne	r0, #38203	; 0x953b
 464:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 468:	01000000 	mrseq	r0, (UNDEF: 0)
 46c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 470:	0e030b13 	vmoveq.32	d3[0], r0
 474:	01110e1b 	tsteq	r1, fp, lsl lr
 478:	17100612 			; <UNDEFINED> instruction: 0x17100612
 47c:	24020000 	strcs	r0, [r2], #-0
 480:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 484:	000e030b 	andeq	r0, lr, fp, lsl #6
 488:	00160300 	andseq	r0, r6, r0, lsl #6
 48c:	0b3a0e03 	bleq	e83ca0 <__RW_SIZE__+0xe8371c>
 490:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 494:	24040000 	strcs	r0, [r4], #-0
 498:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 49c:	0008030b 	andeq	r0, r8, fp, lsl #6
 4a0:	00350500 	eorseq	r0, r5, r0, lsl #10
 4a4:	00001349 	andeq	r1, r0, r9, asr #6
 4a8:	0b011306 	bleq	450c8 <__RW_SIZE__+0x44b44>
 4ac:	3b0b3a0b 	blcc	2cece0 <__RW_SIZE__+0x2ce75c>
 4b0:	00130105 	andseq	r0, r3, r5, lsl #2
 4b4:	000d0700 	andeq	r0, sp, r0, lsl #14
 4b8:	0b3a0803 	bleq	e824cc <__RW_SIZE__+0xe81f48>
 4bc:	1349053b 	movtne	r0, #38203	; 0x953b
 4c0:	00000b38 	andeq	r0, r0, r8, lsr fp
 4c4:	03000d08 	movweq	r0, #3336	; 0xd08
 4c8:	3b0b3a0e 	blcc	2ced08 <__RW_SIZE__+0x2ce784>
 4cc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 4d0:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 4d4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 4d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 4dc:	00001349 	andeq	r1, r0, r9, asr #6
 4e0:	0b000f0a 	bleq	4110 <__RW_SIZE__+0x3b8c>
 4e4:	0013490b 	andseq	r4, r3, fp, lsl #18
 4e8:	01040b00 	tsteq	r4, r0, lsl #22
 4ec:	0b0b0e03 	bleq	2c3d00 <__RW_SIZE__+0x2c377c>
 4f0:	0b3b0b3a 	bleq	ec31e0 <__RW_SIZE__+0xec2c5c>
 4f4:	00001301 	andeq	r1, r0, r1, lsl #6
 4f8:	0300280c 	movweq	r2, #2060	; 0x80c
 4fc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 500:	002e0d00 	eoreq	r0, lr, r0, lsl #26
 504:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 508:	0b3b0b3a 	bleq	ec31f8 <__RW_SIZE__+0xec2c74>
 50c:	00000b20 	andeq	r0, r0, r0, lsr #22
 510:	31012e0e 	tstcc	r1, lr, lsl #28
 514:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 518:	97184006 	ldrls	r4, [r8, -r6]
 51c:	13011942 	movwne	r1, #6466	; 0x1942
 520:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
 524:	11010182 	smlabbne	r1, r2, r1, r0
 528:	01133101 	tsteq	r3, r1, lsl #2
 52c:	10000013 	andne	r0, r0, r3, lsl r0
 530:	0001828a 	andeq	r8, r1, sl, lsl #5
 534:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 538:	11000018 	tstne	r0, r8, lsl r0
 53c:	00018289 	andeq	r8, r1, r9, lsl #5
 540:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
 544:	00133119 	andseq	r3, r3, r9, lsl r1
 548:	82891200 	addhi	r1, r9, #0, 4
 54c:	01110101 	tsteq	r1, r1, lsl #2
 550:	31194295 			; <UNDEFINED> instruction: 0x31194295
 554:	13000013 	movwne	r0, #19
 558:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 55c:	0b3a0e03 	bleq	e83d70 <__RW_SIZE__+0xe837ec>
 560:	0b200b3b 	bleq	803254 <__RW_SIZE__+0x802cd0>
 564:	00001301 	andeq	r1, r0, r1, lsl #6
 568:	03003414 	movweq	r3, #1044	; 0x414
 56c:	3b0b3a08 	blcc	2ced94 <__RW_SIZE__+0x2ce810>
 570:	0013490b 	andseq	r4, r3, fp, lsl #18
 574:	00341500 	eorseq	r1, r4, r0, lsl #10
 578:	0b3a0e03 	bleq	e83d8c <__RW_SIZE__+0xe83808>
 57c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 580:	34160000 	ldrcc	r0, [r6], #-0
 584:	02133100 	andseq	r3, r3, #0, 2
 588:	17000018 	smladne	r0, r8, r0, r0
 58c:	13310034 	teqne	r1, #52	; 0x34
 590:	00001702 	andeq	r1, r0, r2, lsl #14
 594:	01828918 	orreq	r8, r2, r8, lsl r9
 598:	31011100 	mrscc	r1, (UNDEF: 17)
 59c:	19000013 	stmdbne	r0, {r0, r1, r4}
 5a0:	01018289 	smlabbeq	r1, r9, r2, r8
 5a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
 5a8:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 5ac:	3a0e0300 	bcc	3811b4 <__RW_SIZE__+0x380c30>
 5b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 5b4:	000b2019 	andeq	r2, fp, r9, lsl r0
 5b8:	012e1b00 	teqeq	lr, r0, lsl #22
 5bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 5c0:	0b3b0b3a 	bleq	ec32b0 <__RW_SIZE__+0xec2d2c>
 5c4:	01111927 	tsteq	r1, r7, lsr #18
 5c8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 5cc:	01194297 			; <UNDEFINED> instruction: 0x01194297
 5d0:	1c000013 	stcne	0, cr0, [r0], {19}
 5d4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 5d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 5dc:	0b590b58 	bleq	1643344 <__RW_SIZE__+0x1642dc0>
 5e0:	00001301 	andeq	r1, r0, r1, lsl #6
 5e4:	31011d1d 	tstcc	r1, sp, lsl sp
 5e8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 5ec:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 5f0:	0013010b 	andseq	r0, r3, fp, lsl #2
 5f4:	010b1e00 	tsteq	fp, r0, lsl #28
 5f8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 5fc:	341f0000 	ldrcc	r0, [pc], #-0	; 604 <__RW_SIZE__+0x80>
 600:	3a0e0300 	bcc	381208 <__RW_SIZE__+0x380c84>
 604:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 608:	3c193f13 	ldccc	15, cr3, [r9], {19}
 60c:	20000019 	andcs	r0, r0, r9, lsl r0
 610:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 614:	0b3b0b3a 	bleq	ec3304 <__RW_SIZE__+0xec2d80>
 618:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 61c:	00001802 	andeq	r1, r0, r2, lsl #16
 620:	3f012e21 	svccc	0x00012e21
 624:	3a0e0319 	bcc	381290 <__RW_SIZE__+0x380d0c>
 628:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 62c:	01193c19 	tsteq	r9, r9, lsl ip
 630:	22000013 	andcs	r0, r0, #19
 634:	13490005 	movtne	r0, #36869	; 0x9005
 638:	18230000 	stmdane	r3!, {}	; <UNPREDICTABLE>
 63c:	24000000 	strcs	r0, [r0], #-0
 640:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 644:	0b3a0e03 	bleq	e83e58 <__RW_SIZE__+0xe838d4>
 648:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 64c:	0000193c 	andeq	r1, r0, ip, lsr r9
 650:	3f002e25 	svccc	0x00002e25
 654:	3a0e0319 	bcc	3812c0 <__RW_SIZE__+0x380d3c>
 658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 65c:	3c134919 	ldccc	9, cr4, [r3], {25}
 660:	26000019 			; <UNDEFINED> instruction: 0x26000019
 664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 668:	0b3a0e03 	bleq	e83e7c <__RW_SIZE__+0xe838f8>
 66c:	193c0b3b 	ldmdbne	ip!, {r0, r1, r3, r4, r5, r8, r9, fp}
 670:	00001301 	andeq	r1, r0, r1, lsl #6
 674:	01110100 	tsteq	r1, r0, lsl #2
 678:	0b130e25 	bleq	4c3f14 <__RW_SIZE__+0x4c3990>
 67c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 680:	06120111 			; <UNDEFINED> instruction: 0x06120111
 684:	00001710 	andeq	r1, r0, r0, lsl r7
 688:	0b002402 	bleq	9698 <__RW_SIZE__+0x9114>
 68c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 690:	0300000e 	movweq	r0, #14
 694:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 698:	0b3b0b3a 	bleq	ec3388 <__RW_SIZE__+0xec2e04>
 69c:	00001349 	andeq	r1, r0, r9, asr #6
 6a0:	0b002404 	bleq	96b8 <__RW_SIZE__+0x9134>
 6a4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 6a8:	05000008 	streq	r0, [r0, #-8]
 6ac:	13490035 	movtne	r0, #36917	; 0x9035
 6b0:	13060000 	movwne	r0, #24576	; 0x6000
 6b4:	3a0b0b01 	bcc	2c32c0 <__RW_SIZE__+0x2c2d3c>
 6b8:	01053b0b 	tsteq	r5, fp, lsl #22
 6bc:	07000013 	smladeq	r0, r3, r0, r0
 6c0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 6c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 6c8:	0b381349 	bleq	e053f4 <__RW_SIZE__+0xe04e70>
 6cc:	0d080000 	stceq	0, cr0, [r8, #-0]
 6d0:	3a0e0300 	bcc	3812d8 <__RW_SIZE__+0x380d54>
 6d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 6d8:	000b3813 	andeq	r3, fp, r3, lsl r8
 6dc:	00160900 	andseq	r0, r6, r0, lsl #18
 6e0:	0b3a0e03 	bleq	e83ef4 <__RW_SIZE__+0xe83970>
 6e4:	1349053b 	movtne	r0, #38203	; 0x953b
 6e8:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 6ec:	03193f00 	tsteq	r9, #0, 30
 6f0:	3b0b3a0e 	blcc	2cef30 <__RW_SIZE__+0x2ce9ac>
 6f4:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 6f8:	97184006 	ldrls	r4, [r8, -r6]
 6fc:	00001942 	andeq	r1, r0, r2, asr #18
 700:	3f012e0b 	svccc	0x00012e0b
 704:	3a0e0319 	bcc	381370 <__RW_SIZE__+0x380dec>
 708:	110b3b0b 	tstne	fp, fp, lsl #22
 70c:	40061201 	andmi	r1, r6, r1, lsl #4
 710:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 714:	00001301 	andeq	r1, r0, r1, lsl #6
 718:	0300340c 	movweq	r3, #1036	; 0x40c
 71c:	3b0b3a08 	blcc	2cef44 <__RW_SIZE__+0x2ce9c0>
 720:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 724:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
 728:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 72c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 730:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 734:	0000193c 	andeq	r1, r0, ip, lsr r9
 738:	01110100 	tsteq	r1, r0, lsl #2
 73c:	0b130e25 	bleq	4c3fd8 <__RW_SIZE__+0x4c3a54>
 740:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 744:	06120111 			; <UNDEFINED> instruction: 0x06120111
 748:	00001710 	andeq	r1, r0, r0, lsl r7
 74c:	0b002402 	bleq	975c <__RW_SIZE__+0x91d8>
 750:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 754:	0300000e 	movweq	r0, #14
 758:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 75c:	0b3b0b3a 	bleq	ec344c <__RW_SIZE__+0xec2ec8>
 760:	00001349 	andeq	r1, r0, r9, asr #6
 764:	0b002404 	bleq	977c <__RW_SIZE__+0x91f8>
 768:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 76c:	05000008 	streq	r0, [r0, #-8]
 770:	13490035 	movtne	r0, #36917	; 0x9035
 774:	13060000 	movwne	r0, #24576	; 0x6000
 778:	3a0b0b01 	bcc	2c3384 <__RW_SIZE__+0x2c2e00>
 77c:	01053b0b 	tsteq	r5, fp, lsl #22
 780:	07000013 	smladeq	r0, r3, r0, r0
 784:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 788:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 78c:	0b381349 	bleq	e054b8 <__RW_SIZE__+0xe04f34>
 790:	0d080000 	stceq	0, cr0, [r8, #-0]
 794:	3a0e0300 	bcc	38139c <__RW_SIZE__+0x380e18>
 798:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 79c:	000b3813 	andeq	r3, fp, r3, lsl r8
 7a0:	00160900 	andseq	r0, r6, r0, lsl #18
 7a4:	0b3a0e03 	bleq	e83fb8 <__RW_SIZE__+0xe83a34>
 7a8:	1349053b 	movtne	r0, #38203	; 0x953b
 7ac:	040a0000 	streq	r0, [sl], #-0
 7b0:	0b0e0301 	bleq	3813bc <__RW_SIZE__+0x380e38>
 7b4:	3b0b3a0b 	blcc	2cefe8 <__RW_SIZE__+0x2cea64>
 7b8:	0013010b 	andseq	r0, r3, fp, lsl #2
 7bc:	00280b00 	eoreq	r0, r8, r0, lsl #22
 7c0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 7c4:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
 7c8:	03193f00 	tsteq	r9, #0, 30
 7cc:	3b0b3a0e 	blcc	2cf00c <__RW_SIZE__+0x2cea88>
 7d0:	1119270b 	tstne	r9, fp, lsl #14
 7d4:	40061201 	andmi	r1, r6, r1, lsl #4
 7d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 7dc:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
 7e0:	03193f01 	tsteq	r9, #1, 30
 7e4:	3b0b3a0e 	blcc	2cf024 <__RW_SIZE__+0x2ceaa0>
 7e8:	1119270b 	tstne	r9, fp, lsl #14
 7ec:	40061201 	andmi	r1, r6, r1, lsl #4
 7f0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 7f4:	00001301 	andeq	r1, r0, r1, lsl #6
 7f8:	0300050e 	movweq	r0, #1294	; 0x50e
 7fc:	3b0b3a0e 	blcc	2cf03c <__RW_SIZE__+0x2ceab8>
 800:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 804:	0f000017 	svceq	0x00000017
 808:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 80c:	0b3a0e03 	bleq	e84020 <__RW_SIZE__+0xe83a9c>
 810:	01110b3b 	tsteq	r1, fp, lsr fp
 814:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 818:	00194297 	mulseq	r9, r7, r2
 81c:	00051000 	andeq	r1, r5, r0
 820:	0b3a0e03 	bleq	e84034 <__RW_SIZE__+0xe83ab0>
 824:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 828:	00001802 	andeq	r1, r0, r2, lsl #16
 82c:	03003411 	movweq	r3, #1041	; 0x411
 830:	3b0b3a0e 	blcc	2cf070 <__RW_SIZE__+0x2ceaec>
 834:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 838:	12000017 	andne	r0, r0, #23
 83c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 840:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 844:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 848:	0000193c 	andeq	r1, r0, ip, lsr r9
 84c:	01110100 	tsteq	r1, r0, lsl #2
 850:	0b130e25 	bleq	4c40ec <__RW_SIZE__+0x4c3b68>
 854:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 858:	06120111 			; <UNDEFINED> instruction: 0x06120111
 85c:	00001710 	andeq	r1, r0, r0, lsl r7
 860:	0b002402 	bleq	9870 <__RW_SIZE__+0x92ec>
 864:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 868:	0300000e 	movweq	r0, #14
 86c:	0b0b0024 	bleq	2c0904 <__RW_SIZE__+0x2c0380>
 870:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 874:	0f040000 	svceq	0x00040000
 878:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 87c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 880:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 884:	0b3a0e03 	bleq	e84098 <__RW_SIZE__+0xe83b14>
 888:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 88c:	01111349 	tsteq	r1, r9, asr #6
 890:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 894:	01194297 			; <UNDEFINED> instruction: 0x01194297
 898:	06000013 			; <UNDEFINED> instruction: 0x06000013
 89c:	08030005 	stmdaeq	r3, {r0, r2}
 8a0:	0b3b0b3a 	bleq	ec3590 <__RW_SIZE__+0xec300c>
 8a4:	17021349 	strne	r1, [r2, -r9, asr #6]
 8a8:	34070000 	strcc	r0, [r7], #-0
 8ac:	3a0e0300 	bcc	3814b4 <__RW_SIZE__+0x380f30>
 8b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8b4:	3c193f13 	ldccc	15, cr3, [r9], {19}
 8b8:	08000019 	stmdaeq	r0, {r0, r3, r4}
 8bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 8c0:	0b3b0b3a 	bleq	ec35b0 <__RW_SIZE__+0xec302c>
 8c4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 8c8:	34090000 	strcc	r0, [r9], #-0
 8cc:	3a0e0300 	bcc	3814d4 <__RW_SIZE__+0x380f50>
 8d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8d4:	00170213 	andseq	r0, r7, r3, lsl r2
 8d8:	00340a00 	eorseq	r0, r4, r0, lsl #20
 8dc:	0b3a0e03 	bleq	e840f0 <__RW_SIZE__+0xe83b6c>
 8e0:	1349053b 	movtne	r0, #38203	; 0x953b
 8e4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 8e8:	350b0000 	strcc	r0, [fp, #-0]
 8ec:	00134900 	andseq	r4, r3, r0, lsl #18
 8f0:	11010000 	mrsne	r0, (UNDEF: 1)
 8f4:	130e2501 	movwne	r2, #58625	; 0xe501
 8f8:	1b0e030b 	blne	38152c <__RW_SIZE__+0x380fa8>
 8fc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 900:	00171006 	andseq	r1, r7, r6
 904:	00240200 	eoreq	r0, r4, r0, lsl #4
 908:	0b3e0b0b 	bleq	f8353c <__RW_SIZE__+0xf82fb8>
 90c:	00000e03 	andeq	r0, r0, r3, lsl #28
 910:	03001603 	movweq	r1, #1539	; 0x603
 914:	3b0b3a0e 	blcc	2cf154 <__RW_SIZE__+0x2cebd0>
 918:	0013490b 	andseq	r4, r3, fp, lsl #18
 91c:	00240400 	eoreq	r0, r4, r0, lsl #8
 920:	0b3e0b0b 	bleq	f83554 <__RW_SIZE__+0xf82fd0>
 924:	00000803 	andeq	r0, r0, r3, lsl #16
 928:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 92c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 930:	13490026 	movtne	r0, #36902	; 0x9026
 934:	13070000 	movwne	r0, #28672	; 0x7000
 938:	3a0b0b01 	bcc	2c3544 <__RW_SIZE__+0x2c2fc0>
 93c:	01053b0b 	tsteq	r5, fp, lsl #22
 940:	08000013 	stmdaeq	r0, {r0, r1, r4}
 944:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 948:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 94c:	0b381349 	bleq	e05678 <__RW_SIZE__+0xe050f4>
 950:	0d090000 	stceq	0, cr0, [r9, #-0]
 954:	3a080300 	bcc	20155c <__RW_SIZE__+0x200fd8>
 958:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 95c:	000b3813 	andeq	r3, fp, r3, lsl r8
 960:	00160a00 	andseq	r0, r6, r0, lsl #20
 964:	0b3a0e03 	bleq	e84178 <__RW_SIZE__+0xe83bf4>
 968:	1349053b 	movtne	r0, #38203	; 0x953b
 96c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 970:	03193f01 	tsteq	r9, #1, 30
 974:	3b0b3a0e 	blcc	2cf1b4 <__RW_SIZE__+0x2cec30>
 978:	1119270b 	tstne	r9, fp, lsl #14
 97c:	40061201 	andmi	r1, r6, r1, lsl #4
 980:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 984:	00001301 	andeq	r1, r0, r1, lsl #6
 988:	0300050c 	movweq	r0, #1292	; 0x50c
 98c:	3b0b3a0e 	blcc	2cf1cc <__RW_SIZE__+0x2cec48>
 990:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 994:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
 998:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 99c:	0b3a0e03 	bleq	e841b0 <__RW_SIZE__+0xe83c2c>
 9a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 9a4:	01111349 	tsteq	r1, r9, asr #6
 9a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 9ac:	00194297 	mulseq	r9, r7, r2
 9b0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
 9b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 9b8:	0b3b0b3a 	bleq	ec36a8 <__RW_SIZE__+0xec3124>
 9bc:	01111927 	tsteq	r1, r7, lsr #18
 9c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 9c4:	00194297 	mulseq	r9, r7, r2
 9c8:	00340f00 	eorseq	r0, r4, r0, lsl #30
 9cc:	0b3a0e03 	bleq	e841e0 <__RW_SIZE__+0xe83c5c>
 9d0:	1349053b 	movtne	r0, #38203	; 0x953b
 9d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 9d8:	01000000 	mrseq	r0, (UNDEF: 0)
 9dc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 9e0:	0e030b13 	vmoveq.32	d3[0], r0
 9e4:	01110e1b 	tsteq	r1, fp, lsl lr
 9e8:	17100612 			; <UNDEFINED> instruction: 0x17100612
 9ec:	24020000 	strcs	r0, [r2], #-0
 9f0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 9f4:	000e030b 	andeq	r0, lr, fp, lsl #6
 9f8:	00160300 	andseq	r0, r6, r0, lsl #6
 9fc:	0b3a0e03 	bleq	e84210 <__RW_SIZE__+0xe83c8c>
 a00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a04:	24040000 	strcs	r0, [r4], #-0
 a08:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 a0c:	0008030b 	andeq	r0, r8, fp, lsl #6
 a10:	00350500 	eorseq	r0, r5, r0, lsl #10
 a14:	00001349 	andeq	r1, r0, r9, asr #6
 a18:	0b011306 	bleq	45638 <__RW_SIZE__+0x450b4>
 a1c:	3b0b3a0b 	blcc	2cf250 <__RW_SIZE__+0x2ceccc>
 a20:	00130105 	andseq	r0, r3, r5, lsl #2
 a24:	000d0700 	andeq	r0, sp, r0, lsl #14
 a28:	0b3a0803 	bleq	e82a3c <__RW_SIZE__+0xe824b8>
 a2c:	1349053b 	movtne	r0, #38203	; 0x953b
 a30:	00000b38 	andeq	r0, r0, r8, lsr fp
 a34:	03000d08 	movweq	r0, #3336	; 0xd08
 a38:	3b0b3a0e 	blcc	2cf278 <__RW_SIZE__+0x2cecf4>
 a3c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 a40:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 a44:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 a48:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 a4c:	00001349 	andeq	r1, r0, r9, asr #6
 a50:	3f002e0a 	svccc	0x00002e0a
 a54:	3a0e0319 	bcc	3816c0 <__RW_SIZE__+0x38113c>
 a58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 a5c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 a60:	97184006 	ldrls	r4, [r8, -r6]
 a64:	00001942 	andeq	r1, r0, r2, asr #18
 a68:	3f012e0b 	svccc	0x00012e0b
 a6c:	3a0e0319 	bcc	3816d8 <__RW_SIZE__+0x381154>
 a70:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 a74:	11134919 	tstne	r3, r9, lsl r9
 a78:	40061201 	andmi	r1, r6, r1, lsl #4
 a7c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 a80:	00001301 	andeq	r1, r0, r1, lsl #6
 a84:	0300340c 	movweq	r3, #1036	; 0x40c
 a88:	3b0b3a0e 	blcc	2cf2c8 <__RW_SIZE__+0x2ced44>
 a8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a90:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
 a94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 a98:	0b3a0e03 	bleq	e842ac <__RW_SIZE__+0xe83d28>
 a9c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 aa0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 aa4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 aa8:	00130119 	andseq	r0, r3, r9, lsl r1
 aac:	00050e00 	andeq	r0, r5, r0, lsl #28
 ab0:	0b3a0e03 	bleq	e842c4 <__RW_SIZE__+0xe83d40>
 ab4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ab8:	00001702 	andeq	r1, r0, r2, lsl #14
 abc:	0300340f 	movweq	r3, #1039	; 0x40f
 ac0:	3b0b3a08 	blcc	2cf2e8 <__RW_SIZE__+0x2ced64>
 ac4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 ac8:	10000017 	andne	r0, r0, r7, lsl r0
 acc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 ad0:	0b3b0b3a 	bleq	ec37c0 <__RW_SIZE__+0xec323c>
 ad4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 ad8:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 adc:	03193f01 	tsteq	r9, #1, 30
 ae0:	3b0b3a0e 	blcc	2cf320 <__RW_SIZE__+0x2ced9c>
 ae4:	1119270b 	tstne	r9, fp, lsl #14
 ae8:	40061201 	andmi	r1, r6, r1, lsl #4
 aec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 af0:	00001301 	andeq	r1, r0, r1, lsl #6
 af4:	3f002e12 	svccc	0x00002e12
 af8:	3a0e0319 	bcc	381764 <__RW_SIZE__+0x3811e0>
 afc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 b00:	11134919 	tstne	r3, r9, lsl r9
 b04:	40061201 	andmi	r1, r6, r1, lsl #4
 b08:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 b0c:	34130000 	ldrcc	r0, [r3], #-0
 b10:	3a0e0300 	bcc	381718 <__RW_SIZE__+0x381194>
 b14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 b18:	3c193f13 	ldccc	15, cr3, [r9], {19}
 b1c:	00000019 	andeq	r0, r0, r9, lsl r0
 b20:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 b24:	030b130e 	movweq	r1, #45838	; 0xb30e
 b28:	110e1b0e 	tstne	lr, lr, lsl #22
 b2c:	10061201 	andne	r1, r6, r1, lsl #4
 b30:	02000017 	andeq	r0, r0, #23
 b34:	0b0b0024 	bleq	2c0bcc <__RW_SIZE__+0x2c0648>
 b38:	0e030b3e 	vmoveq.16	d3[0], r0
 b3c:	16030000 	strne	r0, [r3], -r0
 b40:	3a0e0300 	bcc	381748 <__RW_SIZE__+0x3811c4>
 b44:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b48:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 b4c:	0b0b0024 	bleq	2c0be4 <__RW_SIZE__+0x2c0660>
 b50:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 b54:	35050000 	strcc	r0, [r5, #-0]
 b58:	00134900 	andseq	r4, r3, r0, lsl #18
 b5c:	01130600 	tsteq	r3, r0, lsl #12
 b60:	0b3a0b0b 	bleq	e83794 <__RW_SIZE__+0xe83210>
 b64:	1301053b 	movwne	r0, #5435	; 0x153b
 b68:	0d070000 	stceq	0, cr0, [r7, #-0]
 b6c:	3a080300 	bcc	201774 <__RW_SIZE__+0x2011f0>
 b70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 b74:	000b3813 	andeq	r3, fp, r3, lsl r8
 b78:	000d0800 	andeq	r0, sp, r0, lsl #16
 b7c:	0b3a0e03 	bleq	e84390 <__RW_SIZE__+0xe83e0c>
 b80:	1349053b 	movtne	r0, #38203	; 0x953b
 b84:	00000b38 	andeq	r0, r0, r8, lsr fp
 b88:	03001609 	movweq	r1, #1545	; 0x609
 b8c:	3b0b3a0e 	blcc	2cf3cc <__RW_SIZE__+0x2cee48>
 b90:	00134905 	andseq	r4, r3, r5, lsl #18
 b94:	000f0a00 	andeq	r0, pc, r0, lsl #20
 b98:	00000b0b 	andeq	r0, r0, fp, lsl #22
 b9c:	0b000f0b 	bleq	47d0 <__RW_SIZE__+0x424c>
 ba0:	0013490b 	andseq	r4, r3, fp, lsl #18
 ba4:	00260c00 	eoreq	r0, r6, r0, lsl #24
 ba8:	00001349 	andeq	r1, r0, r9, asr #6
 bac:	0301130d 	movweq	r1, #4877	; 0x130d
 bb0:	3a0b0b0e 	bcc	2c37f0 <__RW_SIZE__+0x2c326c>
 bb4:	010b3b0b 	tsteq	fp, fp, lsl #22
 bb8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 bbc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 bc0:	0b381349 	bleq	e058ec <__RW_SIZE__+0xe05368>
 bc4:	00001934 	andeq	r1, r0, r4, lsr r9
 bc8:	3f012e0f 	svccc	0x00012e0f
 bcc:	3a0e0319 	bcc	381838 <__RW_SIZE__+0x3812b4>
 bd0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 bd4:	010b2019 	tsteq	fp, r9, lsl r0
 bd8:	10000013 	andne	r0, r0, r3, lsl r0
 bdc:	08030005 	stmdaeq	r3, {r0, r2}
 be0:	0b3b0b3a 	bleq	ec38d0 <__RW_SIZE__+0xec334c>
 be4:	00001349 	andeq	r1, r0, r9, asr #6
 be8:	3f012e11 	svccc	0x00012e11
 bec:	3a0e0319 	bcc	381858 <__RW_SIZE__+0x3812d4>
 bf0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 bf4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 bf8:	96184006 	ldrls	r4, [r8], -r6
 bfc:	13011942 	movwne	r1, #6466	; 0x1942
 c00:	05120000 	ldreq	r0, [r2, #-0]
 c04:	3a0e0300 	bcc	38180c <__RW_SIZE__+0x381288>
 c08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c0c:	00170213 	andseq	r0, r7, r3, lsl r2
 c10:	00341300 	eorseq	r1, r4, r0, lsl #6
 c14:	0b3a0803 	bleq	e82c28 <__RW_SIZE__+0xe826a4>
 c18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 c1c:	00001702 	andeq	r1, r0, r2, lsl #14
 c20:	03003414 	movweq	r3, #1044	; 0x414
 c24:	3b0b3a0e 	blcc	2cf464 <__RW_SIZE__+0x2ceee0>
 c28:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 c2c:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 c30:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 c34:	0b3b0b3a 	bleq	ec3924 <__RW_SIZE__+0xec33a0>
 c38:	00001349 	andeq	r1, r0, r9, asr #6
 c3c:	31012e16 	tstcc	r1, r6, lsl lr
 c40:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 c44:	97184006 	ldrls	r4, [r8, -r6]
 c48:	13011942 	movwne	r1, #6466	; 0x1942
 c4c:	05170000 	ldreq	r0, [r7, #-0]
 c50:	02133100 	andseq	r3, r3, #0, 2
 c54:	18000018 	stmdane	r0, {r3, r4}
 c58:	13310005 	teqne	r1, #5
 c5c:	00001702 	andeq	r1, r0, r2, lsl #14
 c60:	31011d19 	tstcc	r1, r9, lsl sp
 c64:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 c68:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 c6c:	1a00000b 	bne	ca0 <__RW_SIZE__+0x71c>
 c70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 c74:	0b3a0e03 	bleq	e84488 <__RW_SIZE__+0xe83f04>
 c78:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 c7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 c80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 c84:	00130119 	andseq	r0, r3, r9, lsl r1
 c88:	00051b00 	andeq	r1, r5, r0, lsl #22
 c8c:	0b3a0803 	bleq	e82ca0 <__RW_SIZE__+0xe8271c>
 c90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 c94:	00001802 	andeq	r1, r0, r2, lsl #16
 c98:	0000181c 	andeq	r1, r0, ip, lsl r8
 c9c:	00341d00 	eorseq	r1, r4, r0, lsl #26
 ca0:	0b3a0803 	bleq	e82cb4 <__RW_SIZE__+0xe82730>
 ca4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ca8:	00001802 	andeq	r1, r0, r2, lsl #16
 cac:	0300341e 	movweq	r3, #1054	; 0x41e
 cb0:	3b0b3a0e 	blcc	2cf4f0 <__RW_SIZE__+0x2cef6c>
 cb4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 cb8:	1f000018 	svcne	0x00000018
 cbc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 cc0:	17550152 			; <UNDEFINED> instruction: 0x17550152
 cc4:	0b590b58 	bleq	1643a2c <__RW_SIZE__+0x16434a8>
 cc8:	00001301 	andeq	r1, r0, r1, lsl #6
 ccc:	01828920 	orreq	r8, r2, r0, lsr #18
 cd0:	31011101 	tstcc	r1, r1, lsl #2
 cd4:	21000013 	tstcs	r0, r3, lsl r0
 cd8:	0001828a 	andeq	r8, r1, sl, lsl #5
 cdc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 ce0:	22000018 	andcs	r0, r0, #24
 ce4:	13490101 	movtne	r0, #37121	; 0x9101
 ce8:	00001301 	andeq	r1, r0, r1, lsl #6
 cec:	49002123 	stmdbmi	r0, {r0, r1, r5, r8, sp}
 cf0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 cf4:	00342400 	eorseq	r2, r4, r0, lsl #8
 cf8:	0b3a0e03 	bleq	e8450c <__RW_SIZE__+0xe83f88>
 cfc:	1349053b 	movtne	r0, #38203	; 0x953b
 d00:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 d04:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
 d08:	03193f01 	tsteq	r9, #1, 30
 d0c:	3b0b3a0e 	blcc	2cf54c <__RW_SIZE__+0x2cefc8>
 d10:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 d14:	00193c13 	andseq	r3, r9, r3, lsl ip
 d18:	00052600 	andeq	r2, r5, r0, lsl #12
 d1c:	00001349 	andeq	r1, r0, r9, asr #6
 d20:	00110100 	andseq	r0, r1, r0, lsl #2
 d24:	01110610 	tsteq	r1, r0, lsl r6
 d28:	08030112 	stmdaeq	r3, {r1, r4, r8}
 d2c:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
 d30:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
  14:	000000d8 	ldrdeq	r0, [r0], -r8
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	03280002 	teqeq	r8, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003120 	stmdaeq	r0, {r5, r8, ip, sp}
  34:	00000058 	andeq	r0, r0, r8, asr r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	04f30002 	ldrbteq	r0, [r3], #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
  54:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	09fc0002 	ldmibeq	ip!, {r1}^
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
  74:	000000c6 	andeq	r0, r0, r6, asr #1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0ced0002 	stcleq	0, cr0, [sp], #8
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
  94:	00000072 	andeq	r0, r0, r2, ror r0
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	0ee80002 	cdpeq	0, 14, cr0, cr8, cr2, {0}
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip, sp}
  b4:	000003fc 	strdeq	r0, [r0], -ip
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	14e70002 	strbtne	r0, [r7], #2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08003754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, sp}
  d4:	000000e8 	andeq	r0, r0, r8, ror #1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	17010002 	strne	r0, [r1, -r2]
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
  f4:	0000018a 	andeq	r0, r0, sl, lsl #3
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	1b890002 	blne	fe240114 <__ZI_LIMIT__+0xde23fb40>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
 114:	00000044 	andeq	r0, r0, r4, asr #32
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	1c880002 	stcne	0, cr0, [r8], {2}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003a10 	stmdaeq	r0, {r4, r9, fp, ip, sp}
 134:	0000007e 	andeq	r0, r0, lr, ror r0
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	1de70002 	stclne	0, cr0, [r7, #8]!
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
 154:	0000021c 	andeq	r0, r0, ip, lsl r2
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	22340002 	eorscs	r0, r4, #2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
 174:	00000198 	muleq	r0, r8, r1
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	268b0002 	strcs	r0, [fp], r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08003000 	stmdaeq	r0, {ip, sp}
 194:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ae 	andeq	r0, r0, lr, lsr #1
   4:	007d0002 	rsbseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
  60:	31663233 	cmncc	r6, r3, lsr r2
  64:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
  68:	00000000 	andeq	r0, r0, r0
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
  7c:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
  80:	0000682e 	andeq	r6, r0, lr, lsr #16
  84:	00000000 	andeq	r0, r0, r0
  88:	30480205 	subcc	r0, r8, r5, lsl #4
  8c:	13150800 	tstne	r5, #0, 16
  90:	413d2d59 	teqmi	sp, r9, asr sp
  94:	2b233e29 	blcs	8cf940 <__RW_SIZE__+0x8cf3bc>
  98:	4b4b683d 	blmi	12da194 <__RW_SIZE__+0x12d9c10>
  9c:	136b4b67 	cmnne	fp, #105472	; 0x19c00
  a0:	83136a83 	tsthi	r3, #536576	; 0x83000
  a4:	2276136a 	rsbscs	r1, r6, #-1476395007	; 0xa8000001
  a8:	13314e4b 	teqne	r1, #1200	; 0x4b0
  ac:	00030259 	andeq	r0, r3, r9, asr r2
  b0:	00a30101 	adceq	r0, r3, r1, lsl #2
  b4:	00020000 	andeq	r0, r2, r0
  b8:	0000007f 	andeq	r0, r0, pc, ror r0
  bc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  c0:	0101000d 	tsteq	r1, sp
  c4:	00000101 	andeq	r0, r0, r1, lsl #2
  c8:	00000100 	andeq	r0, r0, r0, lsl #2
  cc:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
  d0:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
  d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  d8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
  dc:	756f535c 	strbvc	r5, [pc, #-860]!	; fffffd88 <__ZI_LIMIT__+0xdffff7b4>
  e0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  e4:	2b472079 	blcs	11c82d0 <__RW_SIZE__+0x11c7d4c>
  e8:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  ec:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
  f0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  f4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  f8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  fc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 100:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 104:	6c630000 	stclvs	0, cr0, [r3], #-0
 108:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
 10c:	00000063 	andeq	r0, r0, r3, rrx
 110:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 114:	31663233 	cmncc	r6, r3, lsr r2
 118:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 11c:	00000000 	andeq	r0, r0, r0
 120:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 124:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 128:	00000100 	andeq	r0, r0, r0, lsl #2
 12c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 130:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 134:	0000682e 	andeq	r6, r0, lr, lsr #16
 138:	00000000 	andeq	r0, r0, r0
 13c:	31200205 	teqcc	r0, r5, lsl #4
 140:	13150800 	tstne	r5, #0, 16
 144:	2f2d2167 	svccs	0x002d2167
 148:	2121212d 	teqcs	r1, sp, lsr #2
 14c:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 150:	9f753d01 	svcls	0x00753d01
 154:	01000702 	tsteq	r0, r2, lsl #14
 158:	0000e201 	andeq	lr, r0, r1, lsl #4
 15c:	65000200 	strvs	r0, [r0, #-512]	; 0xfffffe00
 160:	02000000 	andeq	r0, r0, #0
 164:	0d0efb01 	vstreq	d15, [lr, #-4]
 168:	01010100 	mrseq	r0, (UNDEF: 17)
 16c:	00000001 	andeq	r0, r0, r1
 170:	01000001 	tsteq	r0, r1
 174:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 178:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 17c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 180:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 184:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 188:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 18c:	2b2b4720 	blcs	ad1e14 <__RW_SIZE__+0xad1890>
 190:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 194:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 198:	6f6e2d6d 	svcvs	0x006e2d6d
 19c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1a0:	2f696261 	svccs	0x00696261
 1a4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1a8:	00656475 	rsbeq	r6, r5, r5, ror r4
 1ac:	726f6300 	rsbvc	r6, pc, #0, 6
 1b0:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 1b4:	00632e33 	rsbeq	r2, r3, r3, lsr lr
 1b8:	73000000 	movwvc	r0, #0
 1bc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 1c0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	78020500 	stmdavc	r2, {r8, sl}
 1cc:	03080031 	movweq	r0, #32817	; 0x8031
 1d0:	150103bf 	strne	r0, [r1, #-959]	; 0xfffffc41
 1d4:	010c034e 	tsteq	ip, lr, asr #6
 1d8:	0c034c13 	stceq	12, cr4, [r3], {19}
 1dc:	034e1501 	movteq	r1, #58625	; 0xe501
 1e0:	4c13010c 	ldfmis	f0, [r3], {12}
 1e4:	15010a03 	strne	r0, [r1, #-2563]	; 0xfffff5fd
 1e8:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 1ec:	4a0b0313 	bmi	2c0e40 <__RW_SIZE__+0x2c08bc>
 1f0:	0a033015 	beq	cc24c <__RW_SIZE__+0xcbcc8>
 1f4:	0b03132e 	bleq	c4eb4 <__RW_SIZE__+0xc4930>
 1f8:	0330154a 	teqeq	r0, #310378496	; 0x12800000
 1fc:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 200:	30154a0b 	andscc	r4, r5, fp, lsl #20
 204:	132e0a03 	teqne	lr, #12288	; 0x3000
 208:	154a0d03 	strbne	r0, [sl, #-3331]	; 0xfffff2fd
 20c:	200b0322 	andcs	r0, fp, r2, lsr #6
 210:	0b032215 	bleq	c8a6c <__RW_SIZE__+0xc84e8>
 214:	03221520 	teqeq	r2, #32, 10	; 0x8000000
 218:	3015200b 	andscc	r2, r5, fp
 21c:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 220:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
 224:	0b033015 	bleq	cc280 <__RW_SIZE__+0xcbcfc>
 228:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 22c:	3e152e0c 	cdpcc	14, 1, cr2, cr5, cr12, {0}
 230:	15200c03 	strne	r0, [r0, #-3075]!	; 0xfffff3fd
 234:	200c033e 	andcs	r0, ip, lr, lsr r3
 238:	01023015 	tsteq	r2, r5, lsl r0
 23c:	b8010100 	stmdalt	r1, {r8}
 240:	02000000 	andeq	r0, r0, #0
 244:	00007d00 	andeq	r7, r0, r0, lsl #26
 248:	fb010200 	blx	40a52 <__RW_SIZE__+0x404ce>
 24c:	01000d0e 	tsteq	r0, lr, lsl #26
 250:	00010101 	andeq	r0, r1, r1, lsl #2
 254:	00010000 	andeq	r0, r1, r0
 258:	3a430100 	bcc	10c0660 <__RW_SIZE__+0x10c00dc>
 25c:	646f435c 	strbtvs	r4, [pc], #-860	; 264 <__ZI_SIZE__+0x210>
 260:	756f5365 	strbvc	r5, [pc, #-869]!	; ffffff03 <__ZI_LIMIT__+0xdffff92f>
 264:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 268:	6f535c79 	svcvs	0x00535c79
 26c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 270:	47207972 			; <UNDEFINED> instruction: 0x47207972
 274:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 278:	2f657469 	svccs	0x00657469
 27c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 280:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 284:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 288:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 28c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 290:	6b000065 	blvs	42c <__ZI_SIZE__+0x3d8>
 294:	632e7965 	teqvs	lr, #1654784	; 0x194000
 298:	00000000 	andeq	r0, r0, r0
 29c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 2a0:	30316632 	eorscc	r6, r1, r2, lsr r6
 2a4:	00682e78 	rsbeq	r2, r8, r8, ror lr
 2a8:	73000000 	movwvc	r0, #0
 2ac:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 2b0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 2b4:	63000001 	movwvs	r0, #1
 2b8:	5f65726f 	svcpl	0x0065726f
 2bc:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 2c0:	00000068 	andeq	r0, r0, r8, rrx
 2c4:	05000000 	streq	r0, [r0, #-0]
 2c8:	00321c02 	eorseq	r1, r2, r2, lsl #24
 2cc:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
 2d0:	13a43d2d 			; <UNDEFINED> instruction: 0x13a43d2d
 2d4:	030e3f75 	movweq	r3, #61301	; 0xef75
 2d8:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 2dc:	03312e0c 	teqeq	r1, #12, 28	; 0xc0
 2e0:	0d030166 	stfeqs	f0, [r3, #-408]	; 0xfffffe68
 2e4:	10032cf2 	strdne	r2, [r3], -r2	; <UNPREDICTABLE>
 2e8:	03312f2e 	teqeq	r1, #46, 30	; 0xb8
 2ec:	0d030161 	stfeqs	f0, [r3, #-388]	; 0xfffffe7c
 2f0:	17032cf2 			; <UNDEFINED> instruction: 0x17032cf2
 2f4:	0102302e 	tsteq	r2, lr, lsr #32
 2f8:	9b010100 	blls	40700 <__RW_SIZE__+0x4017c>
 2fc:	02000000 	andeq	r0, r0, #0
 300:	00007d00 	andeq	r7, r0, r0, lsl #26
 304:	fb010200 	blx	40b0e <__RW_SIZE__+0x4058a>
 308:	01000d0e 	tsteq	r0, lr, lsl #26
 30c:	00010101 	andeq	r0, r1, r1, lsl #2
 310:	00010000 	andeq	r0, r1, r0
 314:	3a430100 	bcc	10c071c <__RW_SIZE__+0x10c0198>
 318:	646f435c 	strbtvs	r4, [pc], #-860	; 320 <__ZI_SIZE__+0x2cc>
 31c:	756f5365 	strbvc	r5, [pc, #-869]!	; ffffffbf <__ZI_LIMIT__+0xdffff9eb>
 320:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 324:	6f535c79 	svcvs	0x00535c79
 328:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 32c:	47207972 			; <UNDEFINED> instruction: 0x47207972
 330:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 334:	2f657469 	svccs	0x00657469
 338:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 33c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 340:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 344:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 348:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 34c:	6c000065 	stcvs	0, cr0, [r0], {101}	; 0x65
 350:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
 354:	00000000 	andeq	r0, r0, r0
 358:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 35c:	30316632 	eorscc	r6, r1, r2, lsr r6
 360:	00682e78 	rsbeq	r2, r8, r8, ror lr
 364:	73000000 	movwvc	r0, #0
 368:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 36c:	00682e74 	rsbeq	r2, r8, r4, ror lr
 370:	63000001 	movwvs	r0, #1
 374:	5f65726f 	svcpl	0x0065726f
 378:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 37c:	00000068 	andeq	r0, r0, r8, rrx
 380:	05000000 	streq	r0, [r0, #-0]
 384:	0032e402 	eorseq	lr, r2, r2, lsl #8
 388:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
 38c:	6a833d2d 	bvs	fe0cf848 <__ZI_LIMIT__+0xde0cf274>
 390:	a213da13 	andsge	sp, r3, #77824	; 0x13000
 394:	00090213 	andeq	r0, r9, r3, lsl r2
 398:	01510101 	cmpeq	r1, r1, lsl #2
 39c:	00020000 	andeq	r0, r2, r0
 3a0:	0000009a 	muleq	r0, sl, r0
 3a4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 3a8:	0101000d 	tsteq	r1, sp
 3ac:	00000101 	andeq	r0, r0, r1, lsl #2
 3b0:	00000100 	andeq	r0, r0, r0, lsl #2
 3b4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 3b8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 3bc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 3c0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 3c4:	756f535c 	strbvc	r5, [pc, #-860]!	; 70 <__ZI_SIZE__+0x1c>
 3c8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 3cc:	2b472079 	blcs	11c85b8 <__RW_SIZE__+0x11c8034>
 3d0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 3d4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 3d8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 3dc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 3e0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 3e4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 3e8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 3ec:	616d0000 	cmnvs	sp, r0
 3f0:	632e6e69 	teqvs	lr, #1680	; 0x690
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 3fc:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 400:	00000100 	andeq	r0, r0, r0, lsl #2
 404:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 408:	30316632 	eorscc	r6, r1, r2, lsr r6
 40c:	00682e78 	rsbeq	r2, r8, r8, ror lr
 410:	70000000 	andvc	r0, r0, r0
 414:	682e6d77 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, sp, lr}
 418:	00000000 	andeq	r0, r0, r0
 41c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 420:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 424:	0000682e 	andeq	r6, r0, lr, lsr #16
 428:	65640000 	strbvs	r0, [r4, #-0]!
 42c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 430:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
 434:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
 438:	00000068 	andeq	r0, r0, r8, rrx
 43c:	05000000 	streq	r0, [r0, #-0]
 440:	00335802 	eorseq	r5, r3, r2, lsl #16
 444:	01130308 	tsteq	r3, r8, lsl #6
 448:	4c838421 	cfstrsmi	mvf8, [r3], {33}	; 0x21
 44c:	02004c4c 	andeq	r4, r0, #76, 24	; 0x4c00
 450:	4a060104 	bmi	180868 <__RW_SIZE__+0x1802e4>
 454:	95f04b06 	ldrbls	r4, [r0, #2822]!	; 0xb06
 458:	032cbc2c 	teqeq	ip, #44, 24	; 0x2c00
 45c:	09032e79 	stmdbeq	r3, {r0, r3, r4, r5, r6, r9, sl, fp, sp}
 460:	03292cac 	teqeq	r9, #172, 24	; 0xac00
 464:	0031c80a 	eorseq	ip, r1, sl, lsl #16
 468:	2f010402 	svccs	0x00010402
 46c:	2d2fe54b 	cfstr32cs	mvfx14, [pc, #-300]!	; 348 <__ZI_SIZE__+0x2f4>
 470:	0200912f 	andeq	r9, r0, #-1073741813	; 0xc000000b
 474:	90060204 	andls	r0, r6, r4, lsl #4
 478:	243f6706 	ldrtcs	r6, [pc], #-1798	; 480 <__ZI_SIZE__+0x42c>
 47c:	2d252a08 	vstmdbcs	r5!, {s4-s11}
 480:	00bb2f21 	adcseq	r2, fp, r1, lsr #30
 484:	06020402 	streq	r0, [r2], -r2, lsl #8
 488:	3f750666 	svccc	0x00750666
 48c:	2f3c4d03 	svccs	0x003c4d03
 490:	2f314b2f 	svccs	0x00314b2f
 494:	032e2e03 	teqeq	lr, #3, 28	; 0x30
 498:	0340ba10 	movteq	fp, #2576	; 0xa10
 49c:	75682e70 	strbvc	r2, [r8, #-3696]!	; 0xfffff190
 4a0:	3c0c033e 	stccc	3, cr0, [ip], {62}	; 0x3e
 4a4:	03af772f 			; <UNDEFINED> instruction: 0x03af772f
 4a8:	032e7fbb 	teqeq	lr, #748	; 0x2ec
 4ac:	032e00c5 	teqeq	lr, #197	; 0xc5
 4b0:	032e7fbb 	teqeq	lr, #748	; 0x2ec
 4b4:	032e00c5 	teqeq	lr, #197	; 0xc5
 4b8:	4c2e7fbb 	stcmi	15, cr7, [lr], #-748	; 0xfffffd14
 4bc:	68686891 	stmdavs	r8!, {r0, r4, r7, fp, sp, lr}^
 4c0:	300375bb 			; <UNDEFINED> instruction: 0x300375bb
 4c4:	2e14033c 	mrccs	3, 0, r0, cr4, cr12, {1}
 4c8:	e5665103 	strb	r5, [r6, #-259]!	; 0xfffffefd
 4cc:	bb2f212d 	bllt	bc8988 <__RW_SIZE__+0xbc8404>
 4d0:	03e42703 	mvneq	r2, #786432	; 0xc0000
 4d4:	4b2f6649 	blmi	bd9e00 <__RW_SIZE__+0xbd987c>
 4d8:	2f2d2fe5 	svccs	0x002d2fe5
 4dc:	081f0391 	ldmdaeq	pc, {r0, r4, r7, r8, r9}	; <UNPREDICTABLE>
 4e0:	4c756812 	ldclmi	8, cr6, [r5], #-72	; 0xffffffb8
 4e4:	7447033d 	strbvc	r0, [r7], #-829	; 0xfffffcc3
 4e8:	05025a5a 	streq	r5, [r2, #-2650]	; 0xfffff5a6
 4ec:	bc010100 	stflts	f0, [r1], {-0}
 4f0:	02000000 	andeq	r0, r0, #0
 4f4:	00007f00 	andeq	r7, r0, r0, lsl #30
 4f8:	fb010200 	blx	40d02 <__RW_SIZE__+0x4077e>
 4fc:	01000d0e 	tsteq	r0, lr, lsl #26
 500:	00010101 	andeq	r0, r1, r1, lsl #2
 504:	00010000 	andeq	r0, r1, r0
 508:	3a430100 	bcc	10c0910 <__RW_SIZE__+0x10c038c>
 50c:	646f435c 	strbtvs	r4, [pc], #-860	; 514 <__ZI_SIZE__+0x4c0>
 510:	756f5365 	strbvc	r5, [pc, #-869]!	; 1b3 <__ZI_SIZE__+0x15f>
 514:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 518:	6f535c79 	svcvs	0x00535c79
 51c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 520:	47207972 			; <UNDEFINED> instruction: 0x47207972
 524:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 528:	2f657469 	svccs	0x00657469
 52c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 530:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 534:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 538:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 53c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 540:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
 544:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 548:	0000632e 	andeq	r6, r0, lr, lsr #6
 54c:	74730000 	ldrbtvc	r0, [r3], #-0
 550:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 554:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 558:	00000068 	andeq	r0, r0, r8, rrx
 55c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 560:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 564:	00010068 	andeq	r0, r1, r8, rrx
 568:	726f6300 	rsbvc	r6, pc, #0, 6
 56c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 570:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 574:	00000000 	andeq	r0, r0, r0
 578:	54020500 	strpl	r0, [r2], #-1280	; 0xfffffb00
 57c:	15080037 	strne	r0, [r8, #-55]	; 0xffffffc9
 580:	3f2b5b14 	svccc	0x002b5b14
 584:	226a4d67 	rsbcs	r4, sl, #6592	; 0x19c0
 588:	02040200 	andeq	r0, r4, #0, 4
 58c:	69069006 	stmdbvs	r6, {r1, r2, ip, pc}
 590:	24314c83 	ldrtcs	r4, [r1], #-3203	; 0xfffff37d
 594:	02040200 	andeq	r0, r4, #0, 4
 598:	68069006 	stmdavs	r6, {r1, r2, ip, pc}
 59c:	23314b83 	teqcs	r1, #134144	; 0x20c00
 5a0:	02040200 	andeq	r0, r4, #0, 4
 5a4:	68069006 	stmdavs	r6, {r1, r2, ip, pc}
 5a8:	02024b83 	andeq	r4, r2, #134144	; 0x20c00
 5ac:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
 5b0:	02000001 	andeq	r0, r0, #1
 5b4:	00008600 	andeq	r8, r0, r0, lsl #12
 5b8:	fb010200 	blx	40dc2 <__RW_SIZE__+0x4083e>
 5bc:	01000d0e 	tsteq	r0, lr, lsl #26
 5c0:	00010101 	andeq	r0, r1, r1, lsl #2
 5c4:	00010000 	andeq	r0, r1, r0
 5c8:	3a430100 	bcc	10c09d0 <__RW_SIZE__+0x10c044c>
 5cc:	646f435c 	strbtvs	r4, [pc], #-860	; 5d4 <__RW_SIZE__+0x50>
 5d0:	756f5365 	strbvc	r5, [pc, #-869]!	; 273 <__ZI_SIZE__+0x21f>
 5d4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 5d8:	6f535c79 	svcvs	0x00535c79
 5dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 5e0:	47207972 			; <UNDEFINED> instruction: 0x47207972
 5e4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 5e8:	2f657469 	svccs	0x00657469
 5ec:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 5f0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 5f4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 5f8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 5fc:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 600:	70000065 	andvc	r0, r0, r5, rrx
 604:	632e6d77 	teqvs	lr, #7616	; 0x1dc0
 608:	00000000 	andeq	r0, r0, r0
 60c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 610:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 614:	00000100 	andeq	r0, r0, r0, lsl #2
 618:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 61c:	30316632 	eorscc	r6, r1, r2, lsr r6
 620:	00682e78 	rsbeq	r2, r8, r8, ror lr
 624:	70000000 	andvc	r0, r0, r0
 628:	682e6d77 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, sp, lr}
 62c:	00000000 	andeq	r0, r0, r0
 630:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 634:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 638:	0000682e 	andeq	r6, r0, lr, lsr #16
 63c:	00000000 	andeq	r0, r0, r0
 640:	383c0205 	ldmdacc	ip!, {r0, r2, r9}
 644:	14190800 	ldrne	r0, [r9], #-2048	; 0xfffff800
 648:	03580c03 	cmpeq	r8, #768	; 0x300
 64c:	28402e74 	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp}^
 650:	442e7803 	strtmi	r7, [lr], #-2051	; 0xfffff7fd
 654:	03200a03 	teqeq	r0, #12288	; 0x3000
 658:	03592e76 	cmpeq	r9, #1888	; 0x760
 65c:	6f032011 	svcvs	0x00032011
 660:	4f4b5b2e 	svcmi	0x004b5b2e
 664:	14348983 	ldrtne	r8, [r4], #-2435	; 0xfffff67d
 668:	1c248651 	stcne	6, cr8, [r4], #-324	; 0xfffffebc
 66c:	9f134040 	svcls	0x00134040
 670:	2b5b2286 	blcs	16c9090 <__RW_SIZE__+0x16c8b0c>
 674:	3c0b033f 	stccc	3, cr0, [fp], {63}	; 0x3f
 678:	592e7503 	stmdbpl	lr!, {r0, r1, r8, sl, ip, sp, lr}
 67c:	03200a03 	teqeq	r0, #12288	; 0x3000
 680:	285b2076 	ldmdacs	fp, {r1, r2, r4, r5, r6, sp}^
 684:	3d2e7803 	stccc	8, cr7, [lr, #-12]!
 688:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
 68c:	7a03263f 	bvc	c9f90 <__RW_SIZE__+0xc9a0c>
 690:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
 694:	2079031e 	rsbscs	r0, r9, lr, lsl r3
 698:	21212131 	teqcs	r1, r1, lsr r1
 69c:	212f2121 	teqcs	pc, r1, lsr #2
 6a0:	9459133f 	ldrbls	r1, [r9], #-831	; 0xfffffcc1
 6a4:	3d223333 	stccc	3, cr3, [r2, #-204]!	; 0xffffff34
 6a8:	3d3c7503 	cfldr32cc	mvfx7, [ip, #-12]!
 6ac:	2f40211f 	svccs	0x0040211f
 6b0:	03022f1f 	movweq	r2, #12063	; 0x2f1f
 6b4:	52010100 	andpl	r0, r1, #0, 2
 6b8:	02000000 	andeq	r0, r0, #0
 6bc:	00002e00 	andeq	r2, r0, r0, lsl #28
 6c0:	fb010200 	blx	40eca <__RW_SIZE__+0x40946>
 6c4:	01000d0e 	tsteq	r0, lr, lsl #26
 6c8:	00010101 	andeq	r0, r1, r1, lsl #2
 6cc:	00010000 	andeq	r0, r1, r0
 6d0:	72000100 	andvc	r0, r0, #0, 2
 6d4:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 6d8:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
 6dc:	00000000 	andeq	r0, r0, r0
 6e0:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 6e4:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 6e8:	0000682e 	andeq	r6, r0, lr, lsr #16
 6ec:	00000000 	andeq	r0, r0, r0
 6f0:	39c80205 	stmibcc	r8, {r0, r2, r9}^
 6f4:	27150800 	ldrcs	r0, [r5, -r0, lsl #16]
 6f8:	27587903 	ldrbcs	r7, [r8, -r3, lsl #18]
 6fc:	2c3e4c5b 	ldccs	12, cr4, [lr], #-364	; 0xfffffe94
 700:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
 704:	3c770301 	ldclcc	3, cr0, [r7], #-4
 708:	01000902 	tsteq	r0, r2, lsl #18
 70c:	00009401 	andeq	r9, r0, r1, lsl #8
 710:	72000200 	andvc	r0, r0, #0, 4
 714:	02000000 	andeq	r0, r0, #0
 718:	0d0efb01 	vstreq	d15, [lr, #-4]
 71c:	01010100 	mrseq	r0, (UNDEF: 17)
 720:	00000001 	andeq	r0, r0, r1
 724:	01000001 	tsteq	r0, r1
 728:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 72c:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 730:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 734:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 738:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 73c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 740:	2b2b4720 	blcs	ad23c8 <__RW_SIZE__+0xad1e44>
 744:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 748:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 74c:	6f6e2d6d 	svcvs	0x006e2d6d
 750:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 754:	2f696261 	svccs	0x00696261
 758:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 75c:	00656475 	rsbeq	r6, r5, r5, ror r4
 760:	73797300 	cmnvc	r9, #0, 6
 764:	6b636974 	blvs	18dad3c <__RW_SIZE__+0x18da7b8>
 768:	0000632e 	andeq	r6, r0, lr, lsr #6
 76c:	6f630000 	svcvs	0x00630000
 770:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 774:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 778:	00000000 	andeq	r0, r0, r0
 77c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 780:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 784:	00000100 	andeq	r0, r0, r0, lsl #2
 788:	02050000 	andeq	r0, r5, #0
 78c:	08003a10 	stmdaeq	r0, {r4, r9, fp, ip, sp}
 790:	f3672115 	vbit	d18, d7, d5
 794:	5913be21 	ldmdbpl	r3, {r0, r5, r9, sl, fp, ip, sp, pc}
 798:	2359133f 	cmpcs	r9, #-67108864	; 0xfc000000
 79c:	13235913 	teqne	r3, #311296	; 0x4c000
 7a0:	01000702 	tsteq	r0, r2, lsl #14
 7a4:	0000f101 	andeq	pc, r0, r1, lsl #2
 7a8:	7f000200 	svcvc	0x00000200
 7ac:	02000000 	andeq	r0, r0, #0
 7b0:	0d0efb01 	vstreq	d15, [lr, #-4]
 7b4:	01010100 	mrseq	r0, (UNDEF: 17)
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	01000001 	tsteq	r0, r1
 7c0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 7c4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 7c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 7cc:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 7d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 7d4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 7d8:	2b2b4720 	blcs	ad2460 <__RW_SIZE__+0xad1edc>
 7dc:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 7e0:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 7e4:	6f6e2d6d 	svcvs	0x006e2d6d
 7e8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 7ec:	2f696261 	svccs	0x00696261
 7f0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 7f4:	00656475 	rsbeq	r6, r5, r5, ror r4
 7f8:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 7fc:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
 800:	00000000 	andeq	r0, r0, r0
 804:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 808:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 80c:	00000100 	andeq	r0, r0, r0, lsl #2
 810:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 814:	30316632 	eorscc	r6, r1, r2, lsr r6
 818:	00682e78 	rsbeq	r2, r8, r8, ror lr
 81c:	63000000 	movwvs	r0, #0
 820:	5f65726f 	svcpl	0x0065726f
 824:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 828:	00000068 	andeq	r0, r0, r8, rrx
 82c:	05000000 	streq	r0, [r0, #-0]
 830:	003a9002 	eorseq	r9, sl, r2
 834:	010d0308 	tsteq	sp, r8, lsl #6
 838:	302c5a21 	eorcc	r5, ip, r1, lsr #20
 83c:	222a2f21 	eorcs	r2, sl, #33, 30	; 0x84
 840:	59222121 	stmdbpl	r2!, {r0, r5, r8, sp}
 844:	83233f59 	teqhi	r3, #356	; 0x164
 848:	201e03bc 			; <UNDEFINED> instruction: 0x201e03bc
 84c:	305aae22 	subscc	sl, sl, r2, lsr #28
 850:	1e301d2d 	cdpne	13, 3, cr1, cr0, cr13, {1}
 854:	21212122 	teqcs	r1, r2, lsr #2
 858:	2b3f2b23 	blcs	fcb4ec <__RW_SIZE__+0xfcaf68>
 85c:	1e222c23 	cdpne	12, 2, cr2, cr2, cr3, {1}
 860:	67593e4c 	ldrbvs	r3, [r9, -ip, asr #28]
 864:	01040200 	mrseq	r0, R12_usr
 868:	d7443759 	smlsldle	r3, r4, r9, r7
 86c:	674b1d23 	strbvs	r1, [fp, -r3, lsr #26]
 870:	01040200 	mrseq	r0, R12_usr
 874:	7a675a59 	bvc	19d71e0 <__RW_SIZE__+0x19d6c5c>
 878:	2a4e2a25 	bcs	138b114 <__RW_SIZE__+0x138ab90>
 87c:	32562c24 	subscc	r2, r6, #36, 24	; 0x2400
 880:	21222b1f 	teqcs	r2, pc, lsl fp
 884:	67592221 	ldrbvs	r2, [r9, -r1, lsr #4]
 888:	133f5959 	teqne	pc, #1458176	; 0x164000
 88c:	5f1f2184 	svcpl	0x001f2184
 890:	869f1323 	ldrhi	r1, [pc], r3, lsr #6
 894:	000c0213 	andeq	r0, ip, r3, lsl r2
 898:	014c0101 	cmpeq	ip, r1, lsl #2
 89c:	00020000 	andeq	r0, r2, r0
 8a0:	000000e9 	andeq	r0, r0, r9, ror #1
 8a4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 8a8:	0101000d 	tsteq	r1, sp
 8ac:	00000101 	andeq	r0, r0, r1, lsl #2
 8b0:	00000100 	andeq	r0, r0, r0, lsl #2
 8b4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 8b8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 8bc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 8c0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 8c4:	756f535c 	strbvc	r5, [pc, #-860]!	; 570 <__ZI_SIZE__+0x51c>
 8c8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 8cc:	2b472079 	blcs	11c8ab8 <__RW_SIZE__+0x11c8534>
 8d0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 8d4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 8d8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 8dc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 8e0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 8e4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 8e8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 8ec:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 8f0:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 8f4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 8f8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 8fc:	756f535c 	strbvc	r5, [pc, #-860]!	; 5a8 <__RW_SIZE__+0x24>
 900:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 904:	2b472079 	blcs	11c8af0 <__RW_SIZE__+0x11c856c>
 908:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 90c:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 744 <__RW_SIZE__+0x1c0>
 910:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 914:	612f6363 	teqvs	pc, r3, ror #6
 918:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 91c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 920:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 924:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 928:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
 92c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 930:	00006564 	andeq	r6, r0, r4, ror #10
 934:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 938:	0000632e 	andeq	r6, r0, lr, lsr #6
 93c:	74730000 	ldrbtvc	r0, [r3], #-0
 940:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 944:	0100682e 	tsteq	r0, lr, lsr #16
 948:	74730000 	ldrbtvc	r0, [r3], #-0
 94c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 950:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 954:	00000068 	andeq	r0, r0, r8, rrx
 958:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 95c:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
 960:	00020068 	andeq	r0, r2, r8, rrx
 964:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 968:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 96c:	00000100 	andeq	r0, r0, r0, lsl #2
 970:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 974:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 978:	00003e6e 	andeq	r3, r0, lr, ror #28
 97c:	6f630000 	svcvs	0x00630000
 980:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 984:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 988:	00000000 	andeq	r0, r0, r0
 98c:	02050000 	andeq	r0, r5, #0
 990:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
 994:	2c5a251a 	cfldr64cs	mvdx2, [sl], {26}
 998:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 99c:	13084c67 	movwne	r4, #35943	; 0x8c67
 9a0:	2f59083d 	svccs	0x0059083d
 9a4:	211e6830 	tstcs	lr, r0, lsr r8
 9a8:	2121212d 	teqcs	r1, sp, lsr #2
 9ac:	0200136a 	andeq	r1, r0, #-1476395007	; 0xa8000001
 9b0:	ad340104 	ldfges	f0, [r4, #-16]!
 9b4:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
 9b8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 9bc:	03215275 	teqeq	r1, #1342177287	; 0x50000007
 9c0:	1d4b2e76 	stclne	14, cr2, [fp, #-472]	; 0xfffffe28
 9c4:	4e257534 	mcrmi	5, 1, r7, cr5, cr4, {1}
 9c8:	752e7203 	strvc	r7, [lr, #-515]!	; 0xfffffdfd
 9cc:	3c3c1003 	ldccc	0, cr1, [ip], #-12
 9d0:	03212d41 	teqeq	r1, #4160	; 0x1040
 9d4:	76032e74 			; <UNDEFINED> instruction: 0x76032e74
 9d8:	341d593c 	ldrcc	r5, [sp], #-2364	; 0xfffff6c4
 9dc:	0f032575 	svceq	0x00032575
 9e0:	5867034a 	stmdapl	r7!, {r1, r3, r6, r8, r9}^
 9e4:	00020275 	andeq	r0, r2, r5, ror r2
 9e8:	004b0101 	subeq	r0, fp, r1, lsl #2
 9ec:	00020000 	andeq	r0, r2, r0
 9f0:	0000001d 	andeq	r0, r0, sp, lsl r0
 9f4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 9f8:	0101000d 	tsteq	r1, sp
 9fc:	00000101 	andeq	r0, r0, r1, lsl #2
 a00:	00000100 	andeq	r0, r0, r0, lsl #2
 a04:	72630001 	rsbvc	r0, r3, #1
 a08:	732e3074 	teqvc	lr, #116	; 0x74
 a0c:	00000000 	andeq	r0, r0, r0
 a10:	02050000 	andeq	r0, r5, #0
 a14:	08003008 	stmdaeq	r0, {r3, ip, sp}
 a18:	21011103 	tstcs	r1, r3, lsl #2
 a1c:	23212221 	teqcs	r1, #268435458	; 0x10000002
 a20:	2f2f2121 	svccs	0x002f2121
 a24:	21302123 	teqcs	r0, r3, lsr #2
 a28:	30242f21 	eorcc	r2, r4, r1, lsr #30
 a2c:	2f2e6503 	svccs	0x002e6503
 a30:	2e0d032f 	cdpcs	3, 0, cr0, cr13, cr15, {1}
 a34:	01000202 	tsteq	r0, r2, lsl #4
 a38:	Address 0x00000a38 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
   4:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
   8:	4f4a0052 	svcmi	0x004a0052
   c:	00315246 	eorseq	r5, r1, r6, asr #4
  10:	52464f4a 	subpl	r4, r6, #296	; 0x128
  14:	53420033 	movtpl	r0, #8243	; 0x2033
  18:	53005252 	movwpl	r5, #594	; 0x252
  1c:	3152504d 	cmpcc	r2, sp, asr #32
  20:	504d5300 	subpl	r5, sp, r0, lsl #6
  24:	41003252 	tstmi	r0, r2, asr r2
  28:	535f6364 	cmppl	pc, #100, 6	; 0x90000001
  2c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	4a007261 	bmi	1c9c8 <__RW_SIZE__+0x1c444>
  40:	00525153 	subseq	r5, r2, r3, asr r1
  44:	45424841 	strbmi	r4, [r2, #-2113]	; 0xfffff7bf
  48:	7300524e 	movwvc	r5, #590	; 0x24e
  4c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	444a0074 	strbmi	r0, [sl], #-116	; 0xffffff8c
  60:	4a003152 	bmi	c5b0 <__RW_SIZE__+0xc02c>
  64:	00325244 	eorseq	r5, r2, r4, asr #4
  68:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
  6c:	52444a00 	subpl	r4, r4, #0, 20
  70:	50410034 	subpl	r0, r1, r4, lsr r0
  74:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
  78:	73005254 	movwvc	r5, #596	; 0x254
  7c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  80:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  84:	42504100 	subsmi	r4, r0, #0, 2
  88:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
  8c:	42504100 	subsmi	r4, r0, #0, 2
  90:	54535232 	ldrbpl	r5, [r3], #-562	; 0xfffffdce
  94:	3a440052 	bcc	11001e4 <__RW_SIZE__+0x10ffc60>
  98:	6a65795c 	bvs	195e610 <__RW_SIZE__+0x195e08c>
  9c:	72705c69 	rsbsvc	r5, r0, #26880	; 0x6900
  a0:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
  a4:	69665c74 	stmdbvs	r6!, {r2, r4, r5, r6, sl, fp, ip, lr}^
  a8:	61776d72 	cmnvs	r7, r2, ror sp
  ac:	315f6572 	cmpcc	pc, r2, ror r5	; <UNPREDICTABLE>
  b0:	3132315c 	teqcc	r2, ip, asr r1
  b4:	50470037 	subpl	r0, r7, r7, lsr r0
  b8:	545f4f49 	ldrbpl	r4, [pc], #-3913	; c0 <__ZI_SIZE__+0x6c>
  bc:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
  c0:	6c006665 	stcvs	6, cr6, [r0], {101}	; 0x65
  c4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  cc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  d0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d8:	64410074 	strbvs	r0, [r1], #-116	; 0xffffff8c
  dc:	65475f63 	strbvs	r5, [r7, #-3939]	; 0xfffff09d
  e0:	61445f74 	hvcvs	17908	; 0x45f4
  e4:	4a006174 	bmi	186bc <__RW_SIZE__+0x18138>
  e8:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
  ec:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
  f0:	49003452 	stmdbmi	r0, {r1, r4, r6, sl, ip, sp}
  f4:	525f4d54 	subspl	r4, pc, #84, 26	; 0x1500
  f8:	66754278 			; <UNDEFINED> instruction: 0x66754278
  fc:	00726566 	rsbseq	r6, r2, r6, ror #10
 100:	20554e47 	subscs	r4, r5, r7, asr #28
 104:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 108:	20312e38 	eorscs	r2, r1, r8, lsr lr
 10c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 110:	6f633d75 	svcvs	0x00633d75
 114:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 118:	20336d2d 	eorscs	r6, r3, sp, lsr #26
 11c:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 120:	20626d75 	rsbcs	r6, r2, r5, ror sp
 124:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 128:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 12c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 130:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 134:	616d2d20 	cmnvs	sp, r0, lsr #26
 138:	20736370 	rsbscs	r6, r3, r0, ror r3
 13c:	6f6e6d2d 	svcvs	0x006e6d2d
 140:	7568742d 	strbvc	r7, [r8, #-1069]!	; 0xfffffbd3
 144:	692d626d 	pushvs	{r0, r2, r3, r5, r6, r9, sp, lr}
 148:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 14c:	6b726f77 	blvs	1c9bf30 <__RW_SIZE__+0x1c9b9ac>
 150:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 154:	20334f2d 	eorscs	r4, r3, sp, lsr #30
 158:	6f6e662d 	svcvs	0x006e662d
 15c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 160:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 164:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
 168:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 16c:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 170:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 174:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 178:	74732d6f 	ldrbtvc	r2, [r3], #-3439	; 0xfffff291
 17c:	74636972 	strbtvc	r6, [r3], #-2418	; 0xfffff68e
 180:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
 184:	6e697361 	cdpvs	3, 6, cr7, cr9, cr1, {3}
 188:	662d2067 	strtvs	r2, [sp], -r7, rrx
 18c:	632d6f6e 	teqvs	sp, #440	; 0x1b8
 190:	6f6d6d6f 	svcvs	0x006d6d6f
 194:	6973006e 	ldmdbvs	r3!, {r1, r2, r3, r5, r6}^
 198:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 19c:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	42504100 	subsmi	r4, r0, #0, 2
 1b0:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
 1b4:	63644100 	cmnvs	r4, #0, 2
 1b8:	7364435f 	cmnvc	r4, #2080374785	; 0x7c000001
 1bc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 1c0:	51530074 	cmppl	r3, r4, ror r0
 1c4:	53003152 	movwpl	r3, #338	; 0x152
 1c8:	00325251 	eorseq	r5, r2, r1, asr r2
 1cc:	33525153 	cmpcc	r2, #-1073741804	; 0xc0000014
 1d0:	63644100 	cmnvs	r4, #0, 2
 1d4:	6f74535f 	svcvs	0x0074535f
 1d8:	43520070 	cmpmi	r2, #112	; 0x70
 1dc:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 1e0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 1e4:	44410066 	strbmi	r0, [r1], #-102	; 0xffffff9a
 1e8:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 1ec:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 1f0:	69750066 	ldmdbvs	r5!, {r1, r2, r5, r6}^
 1f4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1f8:	6100745f 	tstvs	r0, pc, asr r4
 1fc:	632e6364 	teqvs	lr, #100, 6	; 0x90000001
 200:	63644100 	cmnvs	r4, #0, 2
 204:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 208:	6174535f 	cmnvs	r4, pc, asr r3
 20c:	00737574 	rsbseq	r7, r3, r4, ror r5
 210:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
 214:	414c4600 	cmpmi	ip, r0, lsl #12
 218:	545f4853 	ldrbpl	r4, [pc], #-2131	; 220 <__ZI_SIZE__+0x1cc>
 21c:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 220:	57006665 	strpl	r6, [r0, -r5, ror #12]
 224:	00525052 	subseq	r5, r2, r2, asr r0
 228:	636f6c63 	cmnvs	pc, #25344	; 0x6300
 22c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 230:	4b54504f 	blmi	1514374 <__RW_SIZE__+0x1513df0>
 234:	00525945 	subseq	r5, r2, r5, asr #18
 238:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 23c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 240:	6f6c4300 	svcvs	0x006c4300
 244:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 248:	0074696e 	rsbseq	r6, r4, lr, ror #18
 24c:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 250:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 254:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
 258:	5f5f0072 	svcpl	0x005f0072
 25c:	5f746573 	svcpl	0x00746573
 260:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
 264:	004c4f52 	subeq	r4, ip, r2, asr pc
 268:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
 26c:	5f5f0065 	svcpl	0x005f0065
 270:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 274:	70005758 	andvc	r5, r0, r8, asr r7
 278:	614d6972 	hvcvs	54930	; 0xd692
 27c:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
 280:	664f706f 	strbvs	r7, [pc], -pc, rrx
 284:	636f7250 	cmnvs	pc, #80, 4
 288:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 28c:	6166006b 	cmnvs	r6, fp, rrx
 290:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
 294:	006b7361 	rsbeq	r7, fp, r1, ror #6
 298:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 29c:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 2a0:	5f00632e 	svcpl	0x0000632e
 2a4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2a8:	50534d5f 	subspl	r4, r3, pc, asr sp
 2ac:	735f5f00 	cmpvc	pc, #0, 30
 2b0:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 124 <__ZI_SIZE__+0xd0>
 2b4:	5f005053 	svcpl	0x00005053
 2b8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2bc:	5053505f 	subspl	r5, r3, pc, asr r0
 2c0:	735f5f00 	cmpvc	pc, #0, 30
 2c4:	505f7465 	subspl	r7, pc, r5, ror #8
 2c8:	5f005053 	svcpl	0x00005053
 2cc:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 2d0:	5f003631 	svcpl	0x00003631
 2d4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2d8:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
 2dc:	4b53414d 	blmi	14d0818 <__RW_SIZE__+0x14d0294>
 2e0:	735f5f00 	cmpvc	pc, #0, 30
 2e4:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
 2e8:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
 2ec:	4b53414d 	blmi	14d0828 <__RW_SIZE__+0x14d02a4>
 2f0:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
 2f4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 12c <__ZI_SIZE__+0xd8>
 2f8:	735f5f00 	cmpvc	pc, #0, 30
 2fc:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
 300:	50455341 	subpl	r5, r5, r1, asr #6
 304:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
 308:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 30c:	7200745f 	andvc	r7, r0, #1593835520	; 0x5f000000
 310:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 314:	5f5f0074 	svcpl	0x005f0074
 318:	53564552 	cmppl	r6, #343932928	; 0x14800000
 31c:	6f740048 	svcvs	0x00740048
 320:	4d664f70 	stclmi	15, cr4, [r6, #-448]!	; 0xfffffe40
 324:	536e6961 	cmnpl	lr, #1589248	; 0x184000
 328:	6b636174 	blvs	18d8900 <__RW_SIZE__+0x18d837c>
 32c:	735f5f00 	cmpvc	pc, #0, 30
 330:	505f7465 	subspl	r7, pc, r5, ror #8
 334:	414d4952 	cmpmi	sp, r2, asr r9
 338:	5f004b53 	svcpl	0x00004b53
 33c:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 340:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 344:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 348:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
 34c:	5f004c4f 	svcpl	0x00004c4f
 350:	4942525f 	stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
 354:	5f5f0054 	svcpl	0x005f0054
 358:	5f746567 	svcpl	0x00746567
 35c:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 360:	00495250 	subeq	r5, r9, r0, asr r2
 364:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 368:	745f3631 	ldrbvc	r3, [pc], #-1585	; 370 <__ZI_SIZE__+0x31c>
 36c:	535f5f00 	cmppl	pc, #0, 30
 370:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
 374:	5f5f0057 	svcpl	0x005f0057
 378:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 37c:	5f004258 	svcpl	0x00004258
 380:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
 384:	00425845 	subeq	r5, r2, r5, asr #16
 388:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 38c:	41465f74 	hvcmi	26100	; 0x65f4
 390:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
 394:	004b5341 	subeq	r5, fp, r1, asr #6
 398:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 39c:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 3a0:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 3a4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 3a8:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 3ac:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 3b0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 3b4:	4b006465 	blmi	19550 <__RW_SIZE__+0x18fcc>
 3b8:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
 3bc:	505f7465 	subspl	r7, pc, r5, ror #8
 3c0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 3c4:	4b006465 	blmi	19560 <__RW_SIZE__+0x18fdc>
 3c8:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 3cc:	5f746961 	svcpl	0x00746961
 3d0:	5f79654b 	svcpl	0x0079654b
 3d4:	73657250 	cmnvc	r5, #80, 4
 3d8:	00646573 	rsbeq	r6, r4, r3, ror r5
 3dc:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 3e0:	654b0063 	strbvs	r0, [fp, #-99]	; 0xffffff9d
 3e4:	6f505f79 	svcvs	0x00505f79
 3e8:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 3ec:	0074696e 	rsbseq	r6, r4, lr, ror #18
 3f0:	5f79654b 	svcpl	0x0079654b
 3f4:	63656843 	cmnvs	r5, #4390912	; 0x430000
 3f8:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 3fc:	00747570 	rsbseq	r7, r4, r0, ror r5
 400:	5f44454c 	svcpl	0x0044454c
 404:	5f6c6c41 	svcpl	0x006c6c41
 408:	0066664f 	rsbeq	r6, r6, pc, asr #12
 40c:	5f44454c 	svcpl	0x0044454c
 410:	70736944 	rsbsvc	r6, r3, r4, asr #18
 414:	0079616c 	rsbseq	r6, r9, ip, ror #2
 418:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 41c:	454c0063 	strbmi	r0, [ip, #-99]	; 0xffffff9d
 420:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
 424:	6e4f5f6c 	cdpvs	15, 4, cr5, cr15, cr12, {3}
 428:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 42c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 430:	45520074 	ldrbmi	r0, [r2, #-116]	; 0xffffff8c
 434:	53524556 	cmppl	r2, #360710144	; 0x15800000
 438:	54470045 	strbpl	r0, [r7], #-69	; 0xffffffbb
 43c:	53005250 	movwpl	r5, #592	; 0x250
 440:	495f7379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 444:	0074696e 	rsbseq	r6, r4, lr, ror #18
 448:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 44c:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 450:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
 454:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 458:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 45c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 460:	69645f00 	stmdbvs	r4!, {r8, r9, sl, fp, ip, lr}^
 464:	41550072 	cmpmi	r5, r2, ror r0
 468:	4f435452 	svcmi	0x00435452
 46c:	4f52544e 	svcmi	0x0052544e
 470:	4552004c 	ldrbmi	r0, [r2, #-76]	; 0xffffffb4
 474:	56524553 			; <UNDEFINED> instruction: 0x56524553
 478:	00344445 	eorseq	r4, r4, r5, asr #8
 47c:	63657865 	cmnvs	r5, #6619136	; 0x650000
 480:	41657475 	smcmi	22341	; 0x5745
 484:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 2b8 <__ZI_SIZE__+0x264>
 488:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
 48c:	65786500 	ldrbvs	r6, [r8, #-1280]!	; 0xfffffb00
 490:	65747563 	ldrbvs	r7, [r4, #-1379]!	; 0xfffffa9d
 494:	6867694c 	stmdavs	r7!, {r2, r3, r6, r8, fp, sp, lr}^
 498:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
 49c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 2d4 <__ZI_SIZE__+0x280>
 4a0:	746f6d00 	strbtvc	r6, [pc], #-3328	; 4a8 <__ZI_SIZE__+0x454>
 4a4:	705f726f 	subsvc	r7, pc, pc, ror #4
 4a8:	695f6d77 	ldmdbvs	pc, {r0, r1, r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 4ac:	0074696e 	rsbseq	r6, r4, lr, ror #18
 4b0:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 4b4:	00445241 	subeq	r5, r4, r1, asr #4
 4b8:	65657073 	strbvs	r7, [r5, #-115]!	; 0xffffff8d
 4bc:	55410064 	strbpl	r0, [r1, #-100]	; 0xffffff9c
 4c0:	414d4f54 	cmpmi	sp, r4, asr pc
 4c4:	00434954 	subeq	r4, r3, r4, asr r9
 4c8:	6f746f6d 	svcvs	0x00746f6d
 4cc:	61745372 	cmnvs	r4, r2, ror r3
 4d0:	63006574 	movwvs	r6, #1396	; 0x574
 4d4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 4d8:	6d5f6c6f 	ldclvs	12, cr6, [pc, #-444]	; 324 <__ZI_SIZE__+0x2d0>
 4dc:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 4e0:	53455200 	movtpl	r5, #20992	; 0x5200
 4e4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 4e8:	52003044 	andpl	r3, r0, #68	; 0x44
 4ec:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 4f0:	31444556 	cmpcc	r4, r6, asr r5
 4f4:	53455200 	movtpl	r5, #20992	; 0x5200
 4f8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 4fc:	52003244 	andpl	r3, r0, #68, 4	; 0x40000004
 500:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 504:	33444556 	movtcc	r4, #17750	; 0x4556
 508:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 50c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 510:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 514:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 518:	45520035 	ldrbmi	r0, [r2, #-53]	; 0xffffffcb
 51c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 520:	00364445 	eorseq	r4, r6, r5, asr #8
 524:	5377656e 	cmnpl	r7, #461373440	; 0x1b800000
 528:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
 52c:	65786500 	ldrbvs	r6, [r8, #-1280]!	; 0xfffffb00
 530:	65747563 	ldrbvs	r7, [r4, #-1379]!	; 0xfffffa9d
 534:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 538:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
 53c:	006c6f72 	rsbeq	r6, ip, r2, ror pc
 540:	6e61665f 	mcrvs	6, 3, r6, cr1, cr15, {2}
 544:	4f545300 	svcmi	0x00545300
 548:	614d0050 	qdaddvs	r0, r0, sp
 54c:	66006e69 	strvs	r6, [r0], -r9, ror #28
 550:	74536e61 	ldrbvc	r6, [r3], #-3681	; 0xfffff19f
 554:	00657461 	rsbeq	r7, r5, r1, ror #8
 558:	44636461 	strbtmi	r6, [r3], #-1121	; 0xfffffb9f
 55c:	00617461 	rsbeq	r7, r1, r1, ror #8
 560:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 564:	72505f31 	subsvc	r5, r0, #49, 30	; 0xc4
 568:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 56c:	47494c00 	strbmi	r4, [r9, -r0, lsl #24]
 570:	4f435448 	svcmi	0x00435448
 574:	4f52544e 	svcmi	0x0052544e
 578:	6f4d004c 	svcvs	0x004d004c
 57c:	5f726f74 	svcpl	0x00726f74
 580:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 584:	746f6d00 	strbtvc	r6, [pc], #-3328	; 58c <__RW_SIZE__+0x8>
 588:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
 58c:	746f4d00 	strbtvc	r4, [pc], #-3328	; 594 <__RW_SIZE__+0x10>
 590:	525f726f 	subspl	r7, pc, #-268435450	; 0xf0000006
 594:	72657665 	rsbvc	r7, r5, #105906176	; 0x6500000
 598:	4d006573 	cfstr32mi	mvfx6, [r0, #-460]	; 0xfffffe34
 59c:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 5a0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 5a4:	6f4d0074 	svcvs	0x004d0074
 5a8:	5f726f74 	svcpl	0x00726f74
 5ac:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
 5b0:	00647261 	rsbeq	r7, r4, r1, ror #4
 5b4:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
 5b8:	414d4400 	cmpmi	sp, r0, lsl #8
 5bc:	43430052 	movtmi	r0, #12370	; 0x3052
 5c0:	0031524d 	eorseq	r5, r1, sp, asr #4
 5c4:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
 5c8:	69640032 	stmdbvs	r4!, {r1, r4, r5}^
 5cc:	74636572 	strbtvc	r6, [r3], #-1394	; 0xfffffa8e
 5d0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 5d4:	2e6d7770 	mcrcs	7, 3, r7, cr13, cr0, {3}
 5d8:	43430063 	movtmi	r0, #12387	; 0x3063
 5dc:	43003152 	movwmi	r3, #338	; 0x152
 5e0:	00325243 	eorseq	r5, r2, r3, asr #4
 5e4:	34524343 	ldrbcc	r4, [r2], #-835	; 0xfffffcbd
 5e8:	53455200 	movtpl	r5, #20992	; 0x5200
 5ec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 5f0:	00393144 	eorseq	r3, r9, r4, asr #2
 5f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5f8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5fc:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
 600:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 604:	31444556 	cmpcc	r4, r6, asr r5
 608:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
 60c:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 610:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 614:	4d530066 	ldclmi	0, cr0, [r3, #-408]	; 0xfffffe68
 618:	43005243 	movwmi	r5, #579	; 0x243
 61c:	00335243 	eorseq	r5, r3, r3, asr #4
 620:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 624:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 628:	52003031 	andpl	r3, r0, #49	; 0x31
 62c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 630:	31444556 	cmpcc	r4, r6, asr r5
 634:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
 638:	56524553 			; <UNDEFINED> instruction: 0x56524553
 63c:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
 640:	53455200 	movtpl	r5, #20992	; 0x5200
 644:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 648:	00343144 	eorseq	r3, r4, r4, asr #2
 64c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 650:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 654:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
 658:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 65c:	31444556 	cmpcc	r4, r6, asr r5
 660:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
 664:	56524553 			; <UNDEFINED> instruction: 0x56524553
 668:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
 66c:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
 670:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
 674:	4f5f334d 	svcmi	0x005f334d
 678:	465f7475 			; <UNDEFINED> instruction: 0x465f7475
 67c:	5f716572 	svcpl	0x00716572
 680:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 684:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 688:	42006e6f 	andmi	r6, r0, #1776	; 0x6f0
 68c:	00525444 	subseq	r5, r2, r4, asr #8
 690:	334d4954 	movtcc	r4, #55636	; 0xd954
 694:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
 698:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 69c:	45520074 	ldrbmi	r0, [r2, #-116]	; 0xffffff8c
 6a0:	56524553 			; <UNDEFINED> instruction: 0x56524553
 6a4:	00374445 	eorseq	r4, r7, r5, asr #8
 6a8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 6ac:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 6b0:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
 6b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 6b8:	00394445 	eorseq	r4, r9, r5, asr #8
 6bc:	79747564 	ldmdbvc	r4!, {r2, r5, r6, r8, sl, ip, sp, lr}^
 6c0:	6379635f 	cmnvs	r9, #2080374785	; 0x7c000001
 6c4:	5400656c 	strpl	r6, [r0], #-1388	; 0xfffffa94
 6c8:	5f334d49 	svcpl	0x00334d49
 6cc:	5f74754f 	svcpl	0x0074754f
 6d0:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 6d4:	61656800 	cmnvs	r5, r0, lsl #16
 6d8:	72700070 	rsbsvc	r0, r0, #112	; 0x70
 6dc:	65487665 	strbvs	r7, [r8, #-1637]	; 0xfffff99b
 6e0:	6e007061 	cdpvs	0, 0, cr7, cr0, cr1, {3}
 6e4:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 6e8:	00706165 	rsbseq	r6, r0, r5, ror #2
 6ec:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 6f0:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 6f4:	735f0063 	cmpvc	pc, #99	; 0x63
 6f8:	006b7262 	rsbeq	r7, fp, r2, ror #4
 6fc:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 700:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 704:	5f5f5449 	svcpl	0x005f5449
 708:	73795300 	cmnvc	r9, #0, 6
 70c:	6b636954 	blvs	18dac64 <__RW_SIZE__+0x18da6e0>
 710:	6f74535f 	svcvs	0x0074535f
 714:	79730070 	ldmdbvc	r3!, {r4, r5, r6}^
 718:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
 71c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 720:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
 724:	79530042 	ldmdbvc	r3, {r1, r6}^
 728:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 72c:	68435f6b 	stmdavs	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 730:	5f6b6365 	svcpl	0x006b6365
 734:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 738:	0074756f 	rsbseq	r7, r4, pc, ror #10
 73c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
 740:	414f4c00 	cmpmi	pc, r0, lsl #24
 744:	79530044 	ldmdbvc	r3, {r2, r6}^
 748:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 74c:	75525f6b 	ldrbvc	r5, [r2, #-3947]	; 0xfffff095
 750:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 754:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 758:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 75c:	6d006570 	cfstr32vs	mvfx6, [r0, #-448]	; 0xfffffe40
 760:	00636573 	rsbeq	r6, r3, r3, ror r5
 764:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 768:	5f6b6369 	svcpl	0x006b6369
 76c:	5f746547 	svcpl	0x00746547
 770:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 774:	73795300 	cmnvc	r9, #0, 6
 778:	6b636954 	blvs	18dacd0 <__RW_SIZE__+0x18da74c>
 77c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 780:	616f4c5f 	cmnvs	pc, pc, asr ip	; <UNPREDICTABLE>
 784:	69545f64 	ldmdbvs	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 788:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
 78c:	5f344d49 	svcpl	0x00344d49
 790:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
 794:	54007461 	strpl	r7, [r0], #-1121	; 0xfffffb9f
 798:	5f344d49 	svcpl	0x00344d49
 79c:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 7a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 7a4:	68435f34 	stmdavs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 7a8:	5f6b6365 	svcpl	0x006b6365
 7ac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 7b0:	0074756f 	rsbseq	r7, r4, pc, ror #10
 7b4:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 7b8:	6f74535f 	svcvs	0x0074535f
 7bc:	74617770 	strbtvc	r7, [r1], #-1904	; 0xfffff890
 7c0:	535f6863 	cmppl	pc, #6488064	; 0x630000
 7c4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 7c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 7cc:	74535f32 	ldrbvc	r5, [r3], #-3890	; 0xfffff0ce
 7d0:	6177706f 	cmnvs	r7, pc, rrx
 7d4:	5f686374 	svcpl	0x00686374
 7d8:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 7dc:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 7e0:	69740065 	ldmdbvs	r4!, {r0, r2, r5, r6}^
 7e4:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 7e8:	6f640063 	svcvs	0x00640063
 7ec:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 7f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 7f4:	65445f32 	strbvs	r5, [r4, #-3890]	; 0xfffff0ce
 7f8:	0079616c 	rsbseq	r6, r9, ip, ror #2
 7fc:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 800:	6168435f 	cmnvs	r8, pc, asr r3
 804:	5f65676e 	svcpl	0x0065676e
 808:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 80c:	61550065 	cmpvs	r5, r5, rrx
 810:	5f317472 	svcpl	0x00317472
 814:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
 818:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
 81c:	72660065 	rsbvc	r0, r6, #101	; 0x65
 820:	55006361 	strpl	r6, [r0, #-865]	; 0xfffffc9f
 824:	31747261 	cmncc	r4, r1, ror #4
 828:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 82c:	74535f64 	ldrbvc	r5, [r3], #-3940	; 0xfffff09c
 830:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 834:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
 838:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 83c:	73007473 	movwvc	r7, #1139	; 0x473
 840:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 844:	61620067 	cmnvs	r2, r7, rrx
 848:	6d006475 	cfstrsvs	mvf6, [r0, #-468]	; 0xfffffe2c
 84c:	00746e61 	rsbseq	r6, r4, r1, ror #28
 850:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 854:	70737600 	rsbsvc	r7, r3, r0, lsl #12
 858:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 85c:	61640066 	cmnvs	r4, r6, rrx
 860:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
 864:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 868:	5f5f0063 	svcpl	0x005f0063
 86c:	63756e67 	cmnvs	r5, #1648	; 0x670
 870:	5f61765f 	svcpl	0x0061765f
 874:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a0>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45ab8>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
  1c:	0000006a 	andeq	r0, r0, sl, rrx
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	080030b4 	stmdaeq	r0, {r2, r4, r5, r7, ip, sp}
  2c:	0000001a 	andeq	r0, r0, sl, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	080030d0 	stmdaeq	r0, {r4, r6, r7, ip, sp}
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	0000000c 	andeq	r0, r0, ip
  44:	00000000 	andeq	r0, r0, r0
  48:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
  4c:	00000022 	andeq	r0, r0, r2, lsr #32
  50:	0000000c 	andeq	r0, r0, ip
  54:	00000000 	andeq	r0, r0, r0
  58:	08003110 	stmdaeq	r0, {r4, r8, ip, sp}
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	0000000c 	andeq	r0, r0, ip
  64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  68:	7c020001 	stcvc	0, cr0, [r2], {1}
  6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  70:	0000000c 	andeq	r0, r0, ip
  74:	00000060 	andeq	r0, r0, r0, rrx
  78:	08003120 	stmdaeq	r0, {r5, r8, ip, sp}
  7c:	00000058 	andeq	r0, r0, r8, asr r0
  80:	0000000c 	andeq	r0, r0, ip
  84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  88:	7c020001 	stcvc	0, cr0, [r2], {1}
  8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  90:	0000000c 	andeq	r0, r0, ip
  94:	00000080 	andeq	r0, r0, r0, lsl #1
  98:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
  9c:	00000008 	andeq	r0, r0, r8
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	00000080 	andeq	r0, r0, r0, lsl #1
  a8:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  ac:	00000006 	andeq	r0, r0, r6
  b0:	0000000c 	andeq	r0, r0, ip
  b4:	00000080 	andeq	r0, r0, r0, lsl #1
  b8:	08003188 	stmdaeq	r0, {r3, r7, r8, ip, sp}
  bc:	00000008 	andeq	r0, r0, r8
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	00000080 	andeq	r0, r0, r0, lsl #1
  c8:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
  cc:	00000006 	andeq	r0, r0, r6
  d0:	0000000c 	andeq	r0, r0, ip
  d4:	00000080 	andeq	r0, r0, r0, lsl #1
  d8:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
  dc:	00000006 	andeq	r0, r0, r6
  e0:	0000000c 	andeq	r0, r0, ip
  e4:	00000080 	andeq	r0, r0, r0, lsl #1
  e8:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
  ec:	00000006 	andeq	r0, r0, r6
  f0:	0000000c 	andeq	r0, r0, ip
  f4:	00000080 	andeq	r0, r0, r0, lsl #1
  f8:	080031a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp}
  fc:	00000006 	andeq	r0, r0, r6
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000080 	andeq	r0, r0, r0, lsl #1
 108:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
 10c:	00000006 	andeq	r0, r0, r6
 110:	0000000c 	andeq	r0, r0, ip
 114:	00000080 	andeq	r0, r0, r0, lsl #1
 118:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
 11c:	00000006 	andeq	r0, r0, r6
 120:	0000000c 	andeq	r0, r0, ip
 124:	00000080 	andeq	r0, r0, r0, lsl #1
 128:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
 12c:	00000006 	andeq	r0, r0, r6
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000080 	andeq	r0, r0, r0, lsl #1
 138:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
 13c:	00000006 	andeq	r0, r0, r6
 140:	0000000c 	andeq	r0, r0, ip
 144:	00000080 	andeq	r0, r0, r0, lsl #1
 148:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
 14c:	00000006 	andeq	r0, r0, r6
 150:	0000000c 	andeq	r0, r0, ip
 154:	00000080 	andeq	r0, r0, r0, lsl #1
 158:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
 15c:	00000004 	andeq	r0, r0, r4
 160:	0000000c 	andeq	r0, r0, ip
 164:	00000080 	andeq	r0, r0, r0, lsl #1
 168:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
 16c:	00000004 	andeq	r0, r0, r4
 170:	0000000c 	andeq	r0, r0, ip
 174:	00000080 	andeq	r0, r0, r0, lsl #1
 178:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
 17c:	00000004 	andeq	r0, r0, r4
 180:	0000000c 	andeq	r0, r0, ip
 184:	00000080 	andeq	r0, r0, r0, lsl #1
 188:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
 18c:	00000006 	andeq	r0, r0, r6
 190:	0000000c 	andeq	r0, r0, ip
 194:	00000080 	andeq	r0, r0, r0, lsl #1
 198:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
 19c:	00000008 	andeq	r0, r0, r8
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	00000080 	andeq	r0, r0, r0, lsl #1
 1a8:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
 1ac:	00000008 	andeq	r0, r0, r8
 1b0:	0000000c 	andeq	r0, r0, ip
 1b4:	00000080 	andeq	r0, r0, r0, lsl #1
 1b8:	080031fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, ip, sp}
 1bc:	00000006 	andeq	r0, r0, r6
 1c0:	0000000c 	andeq	r0, r0, ip
 1c4:	00000080 	andeq	r0, r0, r0, lsl #1
 1c8:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
 1cc:	00000008 	andeq	r0, r0, r8
 1d0:	0000000c 	andeq	r0, r0, ip
 1d4:	00000080 	andeq	r0, r0, r0, lsl #1
 1d8:	0800320c 	stmdaeq	r0, {r2, r3, r9, ip, sp}
 1dc:	00000008 	andeq	r0, r0, r8
 1e0:	0000000c 	andeq	r0, r0, ip
 1e4:	00000080 	andeq	r0, r0, r0, lsl #1
 1e8:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
 1ec:	00000006 	andeq	r0, r0, r6
 1f0:	0000000c 	andeq	r0, r0, ip
 1f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1f8:	7c020001 	stcvc	0, cr0, [r2], {1}
 1fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 200:	0000000c 	andeq	r0, r0, ip
 204:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 208:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
 20c:	00000026 	andeq	r0, r0, r6, lsr #32
 210:	0000000c 	andeq	r0, r0, ip
 214:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 218:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
 21c:	00000014 	andeq	r0, r0, r4, lsl r0
 220:	0000000c 	andeq	r0, r0, ip
 224:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 228:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
 22c:	0000002a 	andeq	r0, r0, sl, lsr #32
 230:	0000000c 	andeq	r0, r0, ip
 234:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 238:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
 23c:	0000002e 	andeq	r0, r0, lr, lsr #32
 240:	0000000c 	andeq	r0, r0, ip
 244:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 248:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
 24c:	0000002e 	andeq	r0, r0, lr, lsr #32
 250:	0000000c 	andeq	r0, r0, ip
 254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 258:	7c020001 	stcvc	0, cr0, [r2], {1}
 25c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 260:	0000000c 	andeq	r0, r0, ip
 264:	00000250 	andeq	r0, r0, r0, asr r2
 268:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
 26c:	0000002e 	andeq	r0, r0, lr, lsr #32
 270:	0000000c 	andeq	r0, r0, ip
 274:	00000250 	andeq	r0, r0, r0, asr r2
 278:	08003314 	stmdaeq	r0, {r2, r4, r8, r9, ip, sp}
 27c:	0000001c 	andeq	r0, r0, ip, lsl r0
 280:	0000000c 	andeq	r0, r0, ip
 284:	00000250 	andeq	r0, r0, r0, asr r2
 288:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
 28c:	00000012 	andeq	r0, r0, r2, lsl r0
 290:	0000000c 	andeq	r0, r0, ip
 294:	00000250 	andeq	r0, r0, r0, asr r2
 298:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
 29c:	00000012 	andeq	r0, r0, r2, lsl r0
 2a0:	0000000c 	andeq	r0, r0, ip
 2a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2a8:	7c020001 	stcvc	0, cr0, [r2], {1}
 2ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2b0:	00000014 	andeq	r0, r0, r4, lsl r0
 2b4:	000002a0 	andeq	r0, r0, r0, lsr #5
 2b8:	08003358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip, sp}
 2bc:	000000d6 	ldrdeq	r0, [r0], -r6
 2c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 2c4:	00018e02 	andeq	r8, r1, r2, lsl #28
 2c8:	00000018 	andeq	r0, r0, r8, lsl r0
 2cc:	000002a0 	andeq	r0, r0, r0, lsr #5
 2d0:	08003430 	stmdaeq	r0, {r4, r5, sl, ip, sp}
 2d4:	0000006e 	andeq	r0, r0, lr, rrx
 2d8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 2dc:	41018e02 	tstmi	r1, r2, lsl #28
 2e0:	0000100e 	andeq	r1, r0, lr
 2e4:	00000018 	andeq	r0, r0, r8, lsl r0
 2e8:	000002a0 	andeq	r0, r0, r0, lsr #5
 2ec:	080034a0 	stmdaeq	r0, {r5, r7, sl, ip, sp}
 2f0:	0000006a 	andeq	r0, r0, sl, rrx
 2f4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 2f8:	54018e02 	strpl	r8, [r1], #-3586	; 0xfffff1fe
 2fc:	0000100e 	andeq	r1, r0, lr
 300:	00000020 	andeq	r0, r0, r0, lsr #32
 304:	000002a0 	andeq	r0, r0, r0, lsr #5
 308:	0800350c 	stmdaeq	r0, {r2, r3, r8, sl, ip, sp}
 30c:	00000248 	andeq	r0, r0, r8, asr #4
 310:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 314:	86068507 	strhi	r8, [r6], -r7, lsl #10
 318:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 31c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
 320:	280e4101 	stmdacs	lr, {r0, r8, lr}
 324:	0000000c 	andeq	r0, r0, ip
 328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 32c:	7c020001 	stcvc	0, cr0, [r2], {1}
 330:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 334:	0000000c 	andeq	r0, r0, ip
 338:	00000324 	andeq	r0, r0, r4, lsr #6
 33c:	08003754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, sp}
 340:	00000032 	andeq	r0, r0, r2, lsr r0
 344:	00000010 	andeq	r0, r0, r0, lsl r0
 348:	00000324 	andeq	r0, r0, r4, lsr #6
 34c:	08003788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip, sp}
 350:	0000003c 	andeq	r0, r0, ip, lsr r0
 354:	00080e41 	andeq	r0, r8, r1, asr #28
 358:	00000010 	andeq	r0, r0, r0, lsl r0
 35c:	00000324 	andeq	r0, r0, r4, lsr #6
 360:	080037c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip, sp}
 364:	0000003c 	andeq	r0, r0, ip, lsr r0
 368:	00080e41 	andeq	r0, r8, r1, asr #28
 36c:	00000010 	andeq	r0, r0, r0, lsl r0
 370:	00000324 	andeq	r0, r0, r4, lsr #6
 374:	08003800 	stmdaeq	r0, {fp, ip, sp}
 378:	0000003c 	andeq	r0, r0, ip, lsr r0
 37c:	00080e41 	andeq	r0, r8, r1, asr #28
 380:	0000000c 	andeq	r0, r0, ip
 384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 388:	7c020001 	stcvc	0, cr0, [r2], {1}
 38c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 390:	0000000c 	andeq	r0, r0, ip
 394:	00000380 	andeq	r0, r0, r0, lsl #7
 398:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
 39c:	00000074 	andeq	r0, r0, r4, ror r0
 3a0:	0000000c 	andeq	r0, r0, ip
 3a4:	00000380 	andeq	r0, r0, r0, lsl #7
 3a8:	080038b0 	stmdaeq	r0, {r4, r5, r7, fp, ip, sp}
 3ac:	00000026 	andeq	r0, r0, r6, lsr #32
 3b0:	0000000c 	andeq	r0, r0, ip
 3b4:	00000380 	andeq	r0, r0, r0, lsl #7
 3b8:	080038d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip, sp}
 3bc:	00000022 	andeq	r0, r0, r2, lsr #32
 3c0:	00000018 	andeq	r0, r0, r8, lsl r0
 3c4:	00000380 	andeq	r0, r0, r0, lsl #7
 3c8:	080038fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp}
 3cc:	00000076 	andeq	r0, r0, r6, ror r0
 3d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 3d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 3d8:	00018702 	andeq	r8, r1, r2, lsl #14
 3dc:	0000000c 	andeq	r0, r0, ip
 3e0:	00000380 	andeq	r0, r0, r0, lsl #7
 3e4:	08003974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, sp}
 3e8:	00000052 	andeq	r0, r0, r2, asr r0
 3ec:	0000000c 	andeq	r0, r0, ip
 3f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 3f4:	7c020001 	stcvc	0, cr0, [r2], {1}
 3f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 3fc:	00000014 	andeq	r0, r0, r4, lsl r0
 400:	000003ec 	andeq	r0, r0, ip, ror #7
 404:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
 408:	00000044 	andeq	r0, r0, r4, asr #32
 40c:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
 410:	00000001 	andeq	r0, r0, r1
 414:	0000000c 	andeq	r0, r0, ip
 418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 41c:	7c020001 	stcvc	0, cr0, [r2], {1}
 420:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 424:	00000018 	andeq	r0, r0, r8, lsl r0
 428:	00000414 	andeq	r0, r0, r4, lsl r4
 42c:	08003a10 	stmdaeq	r0, {r4, r9, fp, ip, sp}
 430:	00000048 	andeq	r0, r0, r8, asr #32
 434:	83100e41 	tsthi	r0, #1040	; 0x410
 438:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 43c:	00018e02 	andeq	r8, r1, r2, lsl #28
 440:	0000000c 	andeq	r0, r0, ip
 444:	00000414 	andeq	r0, r0, r4, lsl r4
 448:	08003a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip, sp}
 44c:	00000010 	andeq	r0, r0, r0, lsl r0
 450:	0000000c 	andeq	r0, r0, ip
 454:	00000414 	andeq	r0, r0, r4, lsl r4
 458:	08003a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip, sp}
 45c:	0000000c 	andeq	r0, r0, ip
 460:	0000000c 	andeq	r0, r0, ip
 464:	00000414 	andeq	r0, r0, r4, lsl r4
 468:	08003a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip, sp}
 46c:	0000000c 	andeq	r0, r0, ip
 470:	0000000c 	andeq	r0, r0, ip
 474:	00000414 	andeq	r0, r0, r4, lsl r4
 478:	08003a80 	stmdaeq	r0, {r7, r9, fp, ip, sp}
 47c:	0000000e 	andeq	r0, r0, lr
 480:	0000000c 	andeq	r0, r0, ip
 484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 488:	7c020001 	stcvc	0, cr0, [r2], {1}
 48c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 490:	00000014 	andeq	r0, r0, r4, lsl r0
 494:	00000480 	andeq	r0, r0, r0, lsl #9
 498:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
 49c:	0000003e 	andeq	r0, r0, lr, lsr r0
 4a0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 4a4:	00018502 	andeq	r8, r1, r2, lsl #10
 4a8:	00000014 	andeq	r0, r0, r4, lsl r0
 4ac:	00000480 	andeq	r0, r0, r0, lsl #9
 4b0:	08003ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip, sp}
 4b4:	0000002c 	andeq	r0, r0, ip, lsr #32
 4b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
 4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
 4c0:	00000018 	andeq	r0, r0, r8, lsl r0
 4c4:	00000480 	andeq	r0, r0, r0, lsl #9
 4c8:	08003afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
 4cc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 4d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 4d8:	00018e02 	andeq	r8, r1, r2, lsl #28
 4dc:	00000014 	andeq	r0, r0, r4, lsl r0
 4e0:	00000480 	andeq	r0, r0, r0, lsl #9
 4e4:	08003bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp}
 4e8:	00000062 	andeq	r0, r0, r2, rrx
 4ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 4f0:	00018502 	andeq	r8, r1, r2, lsl #10
 4f4:	0000000c 	andeq	r0, r0, ip
 4f8:	00000480 	andeq	r0, r0, r0, lsl #9
 4fc:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
 500:	00000020 	andeq	r0, r0, r0, lsr #32
 504:	0000000c 	andeq	r0, r0, ip
 508:	00000480 	andeq	r0, r0, r0, lsl #9
 50c:	08003c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip, sp}
 510:	00000022 	andeq	r0, r0, r2, lsr #32
 514:	0000000c 	andeq	r0, r0, ip
 518:	00000480 	andeq	r0, r0, r0, lsl #9
 51c:	08003c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, ip, sp}
 520:	00000018 	andeq	r0, r0, r8, lsl r0
 524:	0000000c 	andeq	r0, r0, ip
 528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 52c:	7c020001 	stcvc	0, cr0, [r2], {1}
 530:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 534:	00000018 	andeq	r0, r0, r8, lsl r0
 538:	00000524 	andeq	r0, r0, r4, lsr #10
 53c:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
 540:	000000b8 	strheq	r0, [r0], -r8
 544:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 548:	86038504 	strhi	r8, [r3], -r4, lsl #10
 54c:	00018e02 	andeq	r8, r1, r2, lsl #28
 550:	0000000c 	andeq	r0, r0, ip
 554:	00000524 	andeq	r0, r0, r4, lsr #10
 558:	08003d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip, sp}
 55c:	0000003a 	andeq	r0, r0, sl, lsr r0
 560:	00000014 	andeq	r0, r0, r4, lsl r0
 564:	00000524 	andeq	r0, r0, r4, lsr #10
 568:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
 56c:	00000042 	andeq	r0, r0, r2, asr #32
 570:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 574:	00018502 	andeq	r8, r1, r2, lsl #10
 578:	00000024 	andeq	r0, r0, r4, lsr #32
 57c:	00000524 	andeq	r0, r0, r4, lsr #10
 580:	08003de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, sp}
 584:	00000060 	andeq	r0, r0, r0, rrx
 588:	80100e41 	andshi	r0, r0, r1, asr #28
 58c:	82038104 	andhi	r8, r3, #4, 2
 590:	41018302 	tstmi	r1, r2, lsl #6
 594:	07841c0e 	streq	r1, [r4, lr, lsl #24]
 598:	058e0685 	streq	r0, [lr, #1669]	; 0x685
 59c:	02a80e41 	adceq	r0, r8, #1040	; 0x410
 5a0:	0000000c 	andeq	r0, r0, ip
 5a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 5a8:	7c020001 	stcvc	0, cr0, [r2], {1}
 5ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5b0:	00000018 	andeq	r0, r0, r8, lsl r0
 5b4:	000005a0 	andeq	r0, r0, r0, lsr #11
 5b8:	08003e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, ip, sp}
 5bc:	00000032 	andeq	r0, r0, r2, lsr r0
 5c0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 5c4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 5c8:	780e4101 	stmdavc	lr, {r0, r8, lr}
 5cc:	00000014 	andeq	r0, r0, r4, lsl r0
 5d0:	000005a0 	andeq	r0, r0, r0, lsr #11
 5d4:	08003e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
 5d8:	0000001a 	andeq	r0, r0, sl, lsl r0
 5dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 5e0:	00018502 	andeq	r8, r1, r2, lsl #10
 5e4:	0000000c 	andeq	r0, r0, ip
 5e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 5ec:	7c020001 	stcvc	0, cr0, [r2], {1}
 5f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5f4:	00000028 	andeq	r0, r0, r8, lsr #32
 5f8:	000005e4 	andeq	r0, r0, r4, ror #11
 5fc:	08003e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip, sp}
 600:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
 604:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 608:	86088509 	strhi	r8, [r8], -r9, lsl #10
 60c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 610:	8a048905 	bhi	122a2c <__RW_SIZE__+0x1224a8>
 614:	8e028b03 	vmlahi.f64	d8, d2, d3
 618:	c80e4101 	stmdagt	lr, {r0, r8, lr}
 61c:	00000002 	andeq	r0, r0, r2
 620:	0000000c 	andeq	r0, r0, ip
 624:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 628:	7c020001 	stcvc	0, cr0, [r2], {1}
 62c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 630:	00000024 	andeq	r0, r0, r4, lsr #32
 634:	00000620 	andeq	r0, r0, r0, lsr #12
 638:	08005350 	stmdaeq	r0, {r4, r6, r8, r9, ip, lr}
 63c:	0000014a 	andeq	r0, r0, sl, asr #2
 640:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 644:	86088509 	strhi	r8, [r8], -r9, lsl #10
 648:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 64c:	8a048905 	bhi	122a68 <__RW_SIZE__+0x1224e4>
 650:	8e028b03 	vmlahi.f64	d8, d2, d3
 654:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
 658:	00000028 	andeq	r0, r0, r8, lsr #32
 65c:	00000620 	andeq	r0, r0, r0, lsr #12
 660:	0800549c 	stmdaeq	r0, {r2, r3, r4, r7, sl, ip, lr}
 664:	00000f8a 	andeq	r0, r0, sl, lsl #31
 668:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 66c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 670:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 674:	8a048905 	bhi	122a90 <__RW_SIZE__+0x12250c>
 678:	8e028b03 	vmlahi.f64	d8, d2, d3
 67c:	900e4101 	andls	r4, lr, r1, lsl #2
 680:	00000001 	andeq	r0, r0, r1
 684:	0000000c 	andeq	r0, r0, ip
 688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 68c:	7c020001 	stcvc	0, cr0, [r2], {1}
 690:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 694:	00000014 	andeq	r0, r0, r4, lsl r0
 698:	00000684 	andeq	r0, r0, r4, lsl #13
 69c:	08006428 	stmdaeq	r0, {r3, r5, sl, sp, lr}
 6a0:	00000052 	andeq	r0, r0, r2, asr r0
 6a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 6a8:	00018e02 	andeq	r8, r1, r2, lsl #28
 6ac:	0000000c 	andeq	r0, r0, ip
 6b0:	00000684 	andeq	r0, r0, r4, lsl #13
 6b4:	0800647c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp, lr}
 6b8:	0000000a 	andeq	r0, r0, sl
 6bc:	0000000c 	andeq	r0, r0, ip
 6c0:	00000684 	andeq	r0, r0, r4, lsl #13
 6c4:	08006488 	stmdaeq	r0, {r3, r7, sl, sp, lr}
 6c8:	0000000c 	andeq	r0, r0, ip
 6cc:	0000000c 	andeq	r0, r0, ip
 6d0:	00000684 	andeq	r0, r0, r4, lsl #13
 6d4:	08006494 	stmdaeq	r0, {r2, r4, r7, sl, sp, lr}
 6d8:	00000008 	andeq	r0, r0, r8
 6dc:	0000000c 	andeq	r0, r0, ip
 6e0:	00000684 	andeq	r0, r0, r4, lsl #13
 6e4:	0800649c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp, lr}
 6e8:	00000004 	andeq	r0, r0, r4
 6ec:	0000000c 	andeq	r0, r0, ip
 6f0:	00000684 	andeq	r0, r0, r4, lsl #13
 6f4:	080064a0 	stmdaeq	r0, {r5, r7, sl, sp, lr}
 6f8:	00000008 	andeq	r0, r0, r8
 6fc:	0000000c 	andeq	r0, r0, ip
 700:	00000684 	andeq	r0, r0, r4, lsl #13
 704:	080064a8 	stmdaeq	r0, {r3, r5, r7, sl, sp, lr}
 708:	00000012 	andeq	r0, r0, r2, lsl r0
 70c:	0000000c 	andeq	r0, r0, ip
 710:	00000684 	andeq	r0, r0, r4, lsl #13
 714:	080064bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, sp, lr}
 718:	00000008 	andeq	r0, r0, r8
 71c:	0000000c 	andeq	r0, r0, ip
 720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 724:	7c020001 	stcvc	0, cr0, [r2], {1}
 728:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 72c:	0000000c 	andeq	r0, r0, ip
 730:	0000071c 	andeq	r0, r0, ip, lsl r7
 734:	080064c4 	stmdaeq	r0, {r2, r6, r7, sl, sp, lr}
 738:	00000010 	andeq	r0, r0, r0, lsl r0
 73c:	0000000c 	andeq	r0, r0, ip
 740:	0000071c 	andeq	r0, r0, ip, lsl r7
 744:	080064d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp, lr}
 748:	00000010 	andeq	r0, r0, r0, lsl r0
 74c:	0000000c 	andeq	r0, r0, ip
 750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 754:	7c020001 	stcvc	0, cr0, [r2], {1}
 758:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 75c:	00000024 	andeq	r0, r0, r4, lsr #32
 760:	0000074c 	andeq	r0, r0, ip, asr #14
 764:	080064e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp, lr}
 768:	0000056e 	andeq	r0, r0, lr, ror #10
 76c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 770:	86088509 	strhi	r8, [r8], -r9, lsl #10
 774:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 778:	8a048905 	bhi	122b94 <__RW_SIZE__+0x122610>
 77c:	8e028b03 	vmlahi.f64	d8, d2, d3
 780:	300e4401 	andcc	r4, lr, r1, lsl #8
 784:	0000000c 	andeq	r0, r0, ip
 788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 78c:	7c020001 	stcvc	0, cr0, [r2], {1}
 790:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 794:	00000018 	andeq	r0, r0, r8, lsl r0
 798:	00000784 	andeq	r0, r0, r4, lsl #15
 79c:	08006a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, sp, lr}
 7a0:	00000090 	muleq	r0, r0, r0
 7a4:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
 7a8:	86028503 	strhi	r8, [r2], -r3, lsl #10
 7ac:	00000001 	andeq	r0, r0, r1
 7b0:	0000000c 	andeq	r0, r0, ip
 7b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7b8:	7c020001 	stcvc	0, cr0, [r2], {1}
 7bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7c0:	00000018 	andeq	r0, r0, r8, lsl r0
 7c4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 7c8:	08006ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, sp, lr}
 7cc:	000000a6 	andeq	r0, r0, r6, lsr #1
 7d0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 7d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 7d8:	00018702 	andeq	r8, r1, r2, lsl #14
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
 7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7ec:	0000000c 	andeq	r0, r0, ip
 7f0:	000007dc 	ldrdeq	r0, [r0], -ip
 7f4:	08006b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, sp, lr}
 7f8:	00000002 	andeq	r0, r0, r2
 7fc:	0000000c 	andeq	r0, r0, ip
 800:	000007dc 	ldrdeq	r0, [r0], -ip
 804:	08006b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, sp, lr}
 808:	00000002 	andeq	r0, r0, r2
 80c:	0000000c 	andeq	r0, r0, ip
 810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 814:	7c020001 	stcvc	0, cr0, [r2], {1}
 818:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 81c:	00000018 	andeq	r0, r0, r8, lsl r0
 820:	0000080c 	andeq	r0, r0, ip, lsl #16
 824:	08006b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, sp, lr}
 828:	0000006c 	andeq	r0, r0, ip, rrx
 82c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 830:	86038504 	strhi	r8, [r3], -r4, lsl #10
 834:	00018e02 	andeq	r8, r1, r2, lsl #28
 838:	00000018 	andeq	r0, r0, r8, lsl r0
 83c:	0000080c 	andeq	r0, r0, ip, lsl #16
 840:	08006c00 	stmdaeq	r0, {sl, fp, sp, lr}
 844:	00000036 	andeq	r0, r0, r6, lsr r0
 848:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 84c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 850:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
 854:	00000024 	andeq	r0, r0, r4, lsr #32
 858:	0000080c 	andeq	r0, r0, ip, lsl #16
 85c:	08006c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, sp, lr}
 860:	0000008c 	andeq	r0, r0, ip, lsl #1
 864:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
 868:	86078508 	strhi	r8, [r7], -r8, lsl #10
 86c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
 870:	8a038904 	bhi	e2c88 <__RW_SIZE__+0xe2704>
 874:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
 878:	0000280e 	andeq	r2, r0, lr, lsl #16
 87c:	00000020 	andeq	r0, r0, r0, lsr #32
 880:	0000080c 	andeq	r0, r0, ip, lsl #16
 884:	08006cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, sp, lr}
 888:	00000098 	muleq	r0, r8, r0
 88c:	83200e42 	teqhi	r0, #1056	; 0x420
 890:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
 894:	87058606 	strhi	r8, [r5, -r6, lsl #12]
 898:	89038804 	stmdbhi	r3, {r2, fp, pc}
 89c:	00018e02 	andeq	r8, r1, r2, lsl #28
 8a0:	0000000c 	andeq	r0, r0, ip
 8a4:	0000080c 	andeq	r0, r0, ip, lsl #16
 8a8:	08006d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr}
 8ac:	0000003c 	andeq	r0, r0, ip, lsr r0
 8b0:	0000000c 	andeq	r0, r0, ip
 8b4:	0000080c 	andeq	r0, r0, ip, lsl #16
 8b8:	08006d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, sp, lr}
 8bc:	00000056 	andeq	r0, r0, r6, asr r0
 8c0:	00000014 	andeq	r0, r0, r4, lsl r0
 8c4:	0000080c 	andeq	r0, r0, ip, lsl #16
 8c8:	08006df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr}
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 8d4:	00018e02 	andeq	r8, r1, r2, lsl #28
 8d8:	00000024 	andeq	r0, r0, r4, lsr #32
 8dc:	0000080c 	andeq	r0, r0, ip, lsl #16
 8e0:	08006e04 	stmdaeq	r0, {r2, r9, sl, fp, sp, lr}
 8e4:	00000140 	andeq	r0, r0, r0, asr #2
 8e8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 8ec:	86088509 	strhi	r8, [r8], -r9, lsl #10
 8f0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 8f4:	8a048905 	bhi	122d10 <__RW_SIZE__+0x12278c>
 8f8:	8e028b03 	vmlahi.f64	d8, d2, d3
 8fc:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
 900:	00000020 	andeq	r0, r0, r0, lsr #32
 904:	0000080c 	andeq	r0, r0, ip, lsl #16
 908:	08006f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp, lr}
 90c:	000000b8 	strheq	r0, [r0], -r8
 910:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
 914:	86068507 	strhi	r8, [r6], -r7, lsl #10
 918:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 91c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
 920:	280e4201 	stmdacs	lr, {r0, r9, lr}
 924:	00000024 	andeq	r0, r0, r4, lsr #32
 928:	0000080c 	andeq	r0, r0, ip, lsl #16
 92c:	08006ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
 930:	000000b6 	strheq	r0, [r0], -r6
 934:	83280e42 	teqhi	r8, #1056	; 0x420
 938:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
 93c:	87078608 	strhi	r8, [r7, -r8, lsl #12]
 940:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 944:	8b038a04 	blhi	e315c <__RW_SIZE__+0xe2bd8>
 948:	00018e02 	andeq	r8, r1, r2, lsl #28
 94c:	00000014 	andeq	r0, r0, r4, lsl r0
 950:	0000080c 	andeq	r0, r0, ip, lsl #16
 954:	080070b4 	stmdaeq	r0, {r2, r4, r5, r7, ip, sp, lr}
 958:	00000042 	andeq	r0, r0, r2, asr #32
 95c:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
 960:	00000001 	andeq	r0, r0, r1
 964:	00000024 	andeq	r0, r0, r4, lsr #32
 968:	0000080c 	andeq	r0, r0, ip, lsl #16
 96c:	080070f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip, sp, lr}
 970:	000000ea 	andeq	r0, r0, sl, ror #1
 974:	83280e42 	teqhi	r8, #1056	; 0x420
 978:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
 97c:	87078608 	strhi	r8, [r7, -r8, lsl #12]
 980:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 984:	8b038a04 	blhi	e319c <__RW_SIZE__+0xe2c18>
 988:	00018e02 	andeq	r8, r1, r2, lsl #28
 98c:	0000000c 	andeq	r0, r0, ip
 990:	0000080c 	andeq	r0, r0, ip, lsl #16
 994:	080071e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp, lr}
 998:	00000042 	andeq	r0, r0, r2, asr #32
 99c:	0000001c 	andeq	r0, r0, ip, lsl r0
 9a0:	0000080c 	andeq	r0, r0, ip, lsl #16
 9a4:	08007228 	stmdaeq	r0, {r3, r5, r9, ip, sp, lr}
 9a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 9ac:	83180e41 	tsthi	r8, #1040	; 0x410
 9b0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
 9b4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
 9b8:	00018e02 	andeq	r8, r1, r2, lsl #28
 9bc:	00000020 	andeq	r0, r0, r0, lsr #32
 9c0:	0000080c 	andeq	r0, r0, ip, lsl #16
 9c4:	080072d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, sp, lr}
 9c8:	000000ba 	strheq	r0, [r0], -sl
 9cc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 9d0:	86058506 	strhi	r8, [r5], -r6, lsl #10
 9d4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 9d8:	41018e02 	tstmi	r1, r2, lsl #28
 9dc:	0000200e 	andeq	r2, r0, lr
 9e0:	00000020 	andeq	r0, r0, r0, lsr #32
 9e4:	0000080c 	andeq	r0, r0, ip, lsl #16
 9e8:	08007390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp, lr}
 9ec:	0000005e 	andeq	r0, r0, lr, asr r0
 9f0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 9f4:	86068507 	strhi	r8, [r6], -r7, lsl #10
 9f8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 9fc:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
 a00:	280e4101 	stmdacs	lr, {r0, r8, lr}
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	0000080c 	andeq	r0, r0, ip, lsl #16
 a0c:	080073f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp, lr}
 a10:	00000034 	andeq	r0, r0, r4, lsr r0
 a14:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 a18:	00018e02 	andeq	r8, r1, r2, lsl #28
 a1c:	00000018 	andeq	r0, r0, r8, lsl r0
 a20:	0000080c 	andeq	r0, r0, ip, lsl #16
 a24:	08007424 	stmdaeq	r0, {r2, r5, sl, ip, sp, lr}
 a28:	00000046 	andeq	r0, r0, r6, asr #32
 a2c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 a30:	86028503 	strhi	r8, [r2], -r3, lsl #10
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000014 	andeq	r0, r0, r4, lsl r0
 a3c:	0000080c 	andeq	r0, r0, ip, lsl #16
 a40:	0800746c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip, sp, lr}
 a44:	0000005e 	andeq	r0, r0, lr, asr r0
 a48:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	0000000c 	andeq	r0, r0, ip
 a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a58:	7c020001 	stcvc	0, cr0, [r2], {1}
 a5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a60:	0000000c 	andeq	r0, r0, ip
 a64:	00000a50 	andeq	r0, r0, r0, asr sl
 a68:	080074cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip, sp, lr}
 a6c:	00000050 	andeq	r0, r0, r0, asr r0
 a70:	0000000c 	andeq	r0, r0, ip
 a74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a78:	7c020001 	stcvc	0, cr0, [r2], {1}
 a7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a80:	00000018 	andeq	r0, r0, r8, lsl r0
 a84:	00000a70 	andeq	r0, r0, r0, ror sl
 a88:	0800751c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip, sp, lr}
 a8c:	00000026 	andeq	r0, r0, r6, lsr #32
 a90:	83100e41 	tsthi	r0, #1040	; 0x410
 a94:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 a98:	00018e02 	andeq	r8, r1, r2, lsl #28
 a9c:	0000000c 	andeq	r0, r0, ip
 aa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 aa4:	7c020001 	stcvc	0, cr0, [r2], {1}
 aa8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 aac:	0000000c 	andeq	r0, r0, ip
 ab0:	00000a9c 	muleq	r0, ip, sl
 ab4:	08007780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp, lr}
 ab8:	0000005e 	andeq	r0, r0, lr, asr r0
 abc:	0000000c 	andeq	r0, r0, ip
 ac0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 ac4:	7c020001 	stcvc	0, cr0, [r2], {1}
 ac8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 acc:	00000024 	andeq	r0, r0, r4, lsr #32
 ad0:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
 ad4:	080077e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr}
 ad8:	00000104 	andeq	r0, r0, r4, lsl #2
 adc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 ae0:	86088509 	strhi	r8, [r8], -r9, lsl #10
 ae4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 ae8:	8a048905 	bhi	122f04 <__RW_SIZE__+0x122980>
 aec:	8e028b03 	vmlahi.f64	d8, d2, d3
 af0:	300e4301 	andcc	r4, lr, r1, lsl #6
 af4:	00000028 	andeq	r0, r0, r8, lsr #32
 af8:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
 afc:	080078e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp, lr}
 b00:	00000adc 	ldrdeq	r0, [r0], -ip
 b04:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 b08:	86088509 	strhi	r8, [r8], -r9, lsl #10
 b0c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 b10:	8a048905 	bhi	122f2c <__RW_SIZE__+0x1229a8>
 b14:	8e028b03 	vmlahi.f64	d8, d2, d3
 b18:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
 b1c:	00000001 	andeq	r0, r0, r1
 b20:	0000000c 	andeq	r0, r0, ip
 b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 b28:	7c020001 	stcvc	0, cr0, [r2], {1}
 b2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 b30:	00000014 	andeq	r0, r0, r4, lsl r0
 b34:	00000b20 	andeq	r0, r0, r0, lsr #22
 b38:	080083c0 	stmdaeq	r0, {r6, r7, r8, r9, pc}
 b3c:	00000062 	andeq	r0, r0, r2, rrx
 b40:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 b44:	00018e02 	andeq	r8, r1, r2, lsl #28
 b48:	0000000c 	andeq	r0, r0, ip
 b4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 b50:	7c020001 	stcvc	0, cr0, [r2], {1}
 b54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 b58:	0000001c 	andeq	r0, r0, ip, lsl r0
 b5c:	00000b48 	andeq	r0, r0, r8, asr #22
 b60:	08008424 	stmdaeq	r0, {r2, r5, sl, pc}
 b64:	000000a2 	andeq	r0, r0, r2, lsr #1
 b68:	83180e41 	tsthi	r8, #1040	; 0x410
 b6c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
 b70:	87038604 	strhi	r8, [r3, -r4, lsl #12]
 b74:	00018e02 	andeq	r8, r1, r2, lsl #28
 b78:	0000001c 	andeq	r0, r0, ip, lsl r0
 b7c:	00000b48 	andeq	r0, r0, r8, asr #22
 b80:	080084c8 	stmdaeq	r0, {r3, r6, r7, sl, pc}
 b84:	00000198 	muleq	r0, r8, r1
 b88:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 b8c:	86058506 	strhi	r8, [r5], -r6, lsl #10
 b90:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 b94:	00018e02 	andeq	r8, r1, r2, lsl #28
 b98:	0000000c 	andeq	r0, r0, ip
 b9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 ba0:	7c020001 	stcvc	0, cr0, [r2], {1}
 ba4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 ba8:	00000018 	andeq	r0, r0, r8, lsl r0
 bac:	00000b98 	muleq	r0, r8, fp
 bb0:	08008660 	stmdaeq	r0, {r5, r6, r9, sl, pc}
 bb4:	000000ce 	andeq	r0, r0, lr, asr #1
 bb8:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 bbc:	86038504 	strhi	r8, [r3], -r4, lsl #10
 bc0:	00018702 	andeq	r8, r1, r2, lsl #14
 bc4:	0000000c 	andeq	r0, r0, ip
 bc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 bcc:	7c020001 	stcvc	0, cr0, [r2], {1}
 bd0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 bd4:	00000018 	andeq	r0, r0, r8, lsl r0
 bd8:	00000bc4 	andeq	r0, r0, r4, asr #23
 bdc:	08008730 	stmdaeq	r0, {r4, r5, r8, r9, sl, pc}
 be0:	0000009e 	muleq	r0, lr, r0
 be4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 be8:	86038504 	strhi	r8, [r3], -r4, lsl #10
 bec:	00018702 	andeq	r8, r1, r2, lsl #14
 bf0:	0000000c 	andeq	r0, r0, ip
 bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 bf8:	7c020001 	stcvc	0, cr0, [r2], {1}
 bfc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c00:	00000024 	andeq	r0, r0, r4, lsr #32
 c04:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c08:	080087d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, pc}
 c0c:	000003ea 	andeq	r0, r0, sl, ror #7
 c10:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 c14:	86088509 	strhi	r8, [r8], -r9, lsl #10
 c18:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 c1c:	8a048905 	bhi	123038 <__RW_SIZE__+0x122ab4>
 c20:	8e028b03 	vmlahi.f64	d8, d2, d3
 c24:	300e4201 	andcc	r4, lr, r1, lsl #4
 c28:	0000000c 	andeq	r0, r0, ip
 c2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c30:	7c020001 	stcvc	0, cr0, [r2], {1}
 c34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c38:	00000018 	andeq	r0, r0, r8, lsl r0
 c3c:	00000c28 	andeq	r0, r0, r8, lsr #24
 c40:	08008bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, pc}
 c44:	0000001a 	andeq	r0, r0, sl, lsl r0
 c48:	83100e41 	tsthi	r0, #1040	; 0x410
 c4c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 c50:	00018e02 	andeq	r8, r1, r2, lsl #28
 c54:	00000018 	andeq	r0, r0, r8, lsl r0
 c58:	00000c28 	andeq	r0, r0, r8, lsr #24
 c5c:	08008bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp, pc}
 c60:	000000d6 	ldrdeq	r0, [r0], -r6
 c64:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
 c68:	86038504 	strhi	r8, [r3], -r4, lsl #10
 c6c:	00018e02 	andeq	r8, r1, r2, lsl #28
 c70:	0000000c 	andeq	r0, r0, ip
 c74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c78:	7c010001 	stcvc	0, cr0, [r1], {1}
 c7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c80:	0000000c 	andeq	r0, r0, ip
 c84:	00000c70 	andeq	r0, r0, r0, ror ip
 c88:	08008cb1 	stmdaeq	r0, {r0, r4, r5, r7, sl, fp, pc}
 c8c:	0000025c 	andeq	r0, r0, ip, asr r2
 c90:	0000000c 	andeq	r0, r0, ip
 c94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c98:	7c010001 	stcvc	0, cr0, [r1], {1}
 c9c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 ca0:	00000014 	andeq	r0, r0, r4, lsl r0
 ca4:	00000c90 	muleq	r0, r0, ip
 ca8:	08009861 	stmdaeq	r0, {r0, r5, r6, fp, ip, pc}
 cac:	0000002c 	andeq	r0, r0, ip, lsr #32
 cb0:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
 cb4:	00000010 	andeq	r0, r0, r0, lsl r0
 cb8:	0000000c 	andeq	r0, r0, ip
 cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 cc0:	7c020001 	stcvc	0, cr0, [r2], {1}
 cc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 cc8:	00000020 	andeq	r0, r0, r0, lsr #32
 ccc:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 cd0:	0800988c 	stmdaeq	r0, {r2, r3, r7, fp, ip, pc}
 cd4:	00000030 	andeq	r0, r0, r0, lsr r0
 cd8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
 cdc:	86078508 	strhi	r8, [r7], -r8, lsl #10
 ce0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
 ce4:	8a038904 	bhi	e30fc <__RW_SIZE__+0xe2b78>
 ce8:	00018e02 	andeq	r8, r1, r2, lsl #28
 cec:	00000020 	andeq	r0, r0, r0, lsr #32
 cf0:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 cf4:	080098bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, pc}
 cf8:	00000030 	andeq	r0, r0, r0, lsr r0
 cfc:	83200e42 	teqhi	r0, #1056	; 0x420
 d00:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
 d04:	87058606 	strhi	r8, [r5, -r6, lsl #12]
 d08:	89038804 	stmdbhi	r3, {r2, fp, pc}
 d0c:	00018e02 	andeq	r8, r1, r2, lsl #28
 d10:	0000000c 	andeq	r0, r0, ip
 d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 d18:	7c020001 	stcvc	0, cr0, [r2], {1}
 d1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 d20:	00000024 	andeq	r0, r0, r4, lsr #32
 d24:	00000d10 	andeq	r0, r0, r0, lsl sp
 d28:	080098ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip, pc}
 d2c:	00000352 	andeq	r0, r0, r2, asr r3
 d30:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 d34:	86088509 	strhi	r8, [r8], -r9, lsl #10
 d38:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 d3c:	8a048905 	bhi	123158 <__RW_SIZE__+0x122bd4>
 d40:	8e028b03 	vmlahi.f64	d8, d2, d3
 d44:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
 d48:	0000000c 	andeq	r0, r0, ip
 d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 d50:	7c020001 	stcvc	0, cr0, [r2], {1}
 d54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 d58:	00000024 	andeq	r0, r0, r4, lsr #32
 d5c:	00000d48 	andeq	r0, r0, r8, asr #26
 d60:	08009c40 	stmdaeq	r0, {r6, sl, fp, ip, pc}
 d64:	00000300 	andeq	r0, r0, r0, lsl #6
 d68:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 d6c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 d70:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 d74:	8a048905 	bhi	123190 <__RW_SIZE__+0x122c0c>
 d78:	8e028b03 	vmlahi.f64	d8, d2, d3
 d7c:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
   4:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  10:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  20:	90080031 	andls	r0, r8, r1, lsr r0
  24:	02080031 	andeq	r0, r8, #49	; 0x31
  28:	909f3000 	addsls	r3, pc, r0
  2c:	90080031 	andls	r0, r8, r1, lsr r0
  30:	01080031 	tsteq	r8, r1, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	31980000 	orrscc	r0, r8, r0
  40:	319c0800 	orrscc	r0, ip, r0, lsl #16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	319c9f30 	orrscc	r9, ip, r0, lsr pc
  4c:	319e0800 	orrscc	r0, lr, r0, lsl #16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0031a800 	eorseq	sl, r1, r0, lsl #16
  60:	0031ac08 	eorseq	sl, r1, r8, lsl #24
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0031ac9f 	mlaseq	r1, pc, ip, sl	; <UNPREDICTABLE>
  6c:	0031ae08 	eorseq	sl, r1, r8, lsl #28
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
  80:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
  8c:	080031be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
  9c:	cc080031 	stcgt	0, cr0, [r8], {49}	; 0x31
  a0:	02080031 	andeq	r0, r8, #49	; 0x31
  a4:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
  a8:	ce080031 	mcrgt	0, 0, r0, cr8, cr1, {1}
  ac:	01080031 	tsteq	r8, r1, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	31d80000 	bicscc	r0, r8, r0
  bc:	31da0800 	bicscc	r0, sl, r0, lsl #16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0031da50 	eorseq	sp, r1, r0, asr sl
  c8:	0031dc08 	eorseq	sp, r1, r8, lsl #24
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
  dc:	da080031 	ble	2001a8 <__RW_SIZE__+0x1ffc24>
  e0:	02080031 	andeq	r0, r8, #49	; 0x31
  e4:	da9f3000 	ble	fe7cc0ec <__ZI_LIMIT__+0xde7cbb18>
  e8:	dc080031 	stcle	0, cr0, [r8], {49}	; 0x31
  ec:	01080031 	tsteq	r8, r1, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	31dc0000 	bicscc	r0, ip, r0
  fc:	31de0800 	bicscc	r0, lr, r0, lsl #16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0031de50 	eorseq	sp, r1, r0, asr lr
 108:	0031e008 	eorseq	lr, r1, r8
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	dc000000 	stcle	0, cr0, [r0], {-0}
 11c:	de080031 	mcrle	0, 0, r0, cr8, cr1, {1}
 120:	02080031 	andeq	r0, r8, #49	; 0x31
 124:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 128:	e0080031 	and	r0, r8, r1, lsr r0
 12c:	01080031 	tsteq	r8, r1, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	31e00000 	mvncc	r0, r0
 13c:	31e20800 	mvncc	r0, r0, lsl #16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0031e250 	eorseq	lr, r1, r0, asr r2
 148:	0031e408 	eorseq	lr, r1, r8, lsl #8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	e0000000 	and	r0, r0, r0
 15c:	e2080031 	and	r0, r8, #49	; 0x31
 160:	02080031 	andeq	r0, r8, #49	; 0x31
 164:	e29f3000 	adds	r3, pc, #0
 168:	e4080031 	str	r0, [r8], #-49	; 0xffffffcf
 16c:	01080031 	tsteq	r8, r1, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	31e40000 	mvncc	r0, r0
 17c:	31e80800 	mvncc	r0, r0, lsl #16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0031e850 	eorseq	lr, r1, r0, asr r8
 188:	0031ea08 	eorseq	lr, r1, r8, lsl #20
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	e4000000 	str	r0, [r0], #-0
 19c:	e8080031 	stmda	r8, {r0, r4, r5}
 1a0:	02080031 	andeq	r0, r8, #49	; 0x31
 1a4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
 1a8:	ea080031 	b	200274 <__RW_SIZE__+0x1ffcf0>
 1ac:	01080031 	tsteq	r8, r1, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	31ec0000 	mvncc	r0, r0
 1bc:	31f00800 	mvnscc	r0, r0, lsl #16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0031f050 	eorseq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
 1c8:	0031f408 	eorseq	pc, r1, r8, lsl #8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	ec000000 	stc	0, cr0, [r0], {-0}
 1dc:	f0080031 			; <UNDEFINED> instruction: 0xf0080031
 1e0:	02080031 	andeq	r0, r8, #49	; 0x31
 1e4:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
 1e8:	f4080031 	vst4.8	{d0-d3}, [r8 :256], r1
 1ec:	01080031 	tsteq	r8, r1, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	31f40000 	mvnscc	r0, r0
 1fc:	31f80800 	mvnscc	r0, r0, lsl #16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0031f850 	eorseq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 208:	0031fc08 	eorseq	pc, r1, r8, lsl #24
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 21c:	f8080031 			; <UNDEFINED> instruction: 0xf8080031
 220:	02080031 	andeq	r0, r8, #49	; 0x31
 224:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
 228:	fc080031 	stc2	0, cr0, [r8], {49}	; 0x31
 22c:	01080031 	tsteq	r8, r1, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	31fc0000 	mvnscc	r0, r0
 23c:	32000800 	andcc	r0, r0, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	00320050 	eorseq	r0, r2, r0, asr r0
 248:	00320208 	eorseq	r0, r2, r8, lsl #4
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	fc000000 	stc2	0, cr0, [r0], {-0}
 25c:	00080031 	andeq	r0, r8, r1, lsr r0
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	009f3000 	addseq	r3, pc, r0
 268:	02080032 	andeq	r0, r8, #50	; 0x32
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32040000 	andcc	r0, r4, #0
 27c:	320a0800 	andcc	r0, sl, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	00320a50 	eorseq	r0, r2, r0, asr sl
 288:	00320c08 	eorseq	r0, r2, r8, lsl #24
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	04000000 	streq	r0, [r0], #-0
 29c:	0a080032 	beq	20036c <__RW_SIZE__+0x1ffde8>
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	0a9f3000 	beq	fe7cc2ac <__ZI_LIMIT__+0xde7cbcd8>
 2a8:	0c080032 	stceq	0, cr0, [r8], {50}	; 0x32
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	320c0000 	andcc	r0, ip, #0
 2bc:	32120800 	andscc	r0, r2, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	00321250 	eorseq	r1, r2, r0, asr r2
 2c8:	00321408 	eorseq	r1, r2, r8, lsl #8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	0c000000 	stceq	0, cr0, [r0], {-0}
 2dc:	12080032 	andne	r0, r8, #50	; 0x32
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	129f3000 	addsne	r3, pc, #0
 2e8:	14080032 	strne	r0, [r8], #-50	; 0xffffffce
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32140000 	andscc	r0, r4, #0
 2fc:	32180800 	andscc	r0, r8, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	00321850 	eorseq	r1, r2, r0, asr r8
 308:	00321a08 	eorseq	r1, r2, r8, lsl #20
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	14000000 	strne	r0, [r0], #-0
 31c:	18080032 	stmdane	r8, {r1, r4, r5}
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
 328:	1a080032 	bne	2003f8 <__RW_SIZE__+0x1ffe74>
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00300000 	eorseq	r0, r0, r0
 33c:	003c0000 	eorseq	r0, ip, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00003c50 	andeq	r3, r0, r0, asr ip
 348:	00004000 	andeq	r4, r0, r0
 34c:	70000400 	andvc	r0, r0, r0, lsl #8
 350:	409f2000 	addsmi	r2, pc, r0
 354:	4c000000 	stcmi	0, cr0, [r0], {-0}
 358:	04000000 	streq	r0, [r0], #-0
 35c:	5001f300 	andpl	pc, r1, r0, lsl #6
 360:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 364:	00000000 	andeq	r0, r0, r0
 368:	00010600 	andeq	r0, r1, r0, lsl #12
 36c:	00010e00 	andeq	r0, r1, r0, lsl #28
 370:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 374:	0000010e 	andeq	r0, r0, lr, lsl #2
 378:	00000111 	andeq	r0, r0, r1, lsl r1
 37c:	00500001 	subseq	r0, r0, r1
 380:	00000000 	andeq	r0, r0, r0
 384:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 388:	70000003 	andvc	r0, r0, r3
 38c:	01000003 	tsteq	r0, r3
 390:	03705700 	cmneq	r0, #0, 14
 394:	03730000 	cmneq	r3, #0
 398:	00010000 	andeq	r0, r1, r0
 39c:	00000050 	andeq	r0, r0, r0, asr r0
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00007400 	andeq	r7, r0, r0, lsl #8
 3a8:	00008200 	andeq	r8, r0, r0, lsl #4
 3ac:	50000100 	andpl	r0, r0, r0, lsl #2
 3b0:	00000082 	andeq	r0, r0, r2, lsl #1
 3b4:	0000009a 	muleq	r0, sl, r0
 3b8:	01f30004 	mvnseq	r0, r4
 3bc:	00009f50 	andeq	r9, r0, r0, asr pc
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	01380000 	teqeq	r8, r0
 3c8:	01400000 	mrseq	r0, (UNDEF: 64)
 3cc:	00010000 	andeq	r0, r1, r0
 3d0:	00014050 	andeq	r4, r1, r0, asr r0
 3d4:	00014200 	andeq	r4, r1, r0, lsl #4
 3d8:	f3000400 	vshl.u8	d0, d0, d0
 3dc:	429f5001 	addsmi	r5, pc, #1
 3e0:	4a000001 	bmi	3ec <__ZI_SIZE__+0x398>
 3e4:	01000001 	tsteq	r0, r1
 3e8:	014a5000 	mrseq	r5, (UNDEF: 74)
 3ec:	01540000 	cmpeq	r4, r0
 3f0:	00110000 	andseq	r0, r1, r0
 3f4:	f301f40a 	vshl.u8	d15, d10, d1
 3f8:	01f35001 	mvnseq	r5, r1
 3fc:	282c3050 	stmdacs	ip!, {r4, r6, ip, sp}
 400:	13160001 	tstne	r6, #1
 404:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 408:	00000000 	andeq	r0, r0, r0
 40c:	00015400 	andeq	r5, r1, r0, lsl #8
 410:	00017000 	andeq	r7, r1, r0
 414:	50000100 	andpl	r0, r0, r0, lsl #2
 418:	0000017a 	andeq	r0, r0, sl, ror r1
 41c:	00000180 	andeq	r0, r0, r0, lsl #3
 420:	00500001 	subseq	r0, r0, r1
	...
 42c:	14000000 	strne	r0, [r0], #-0
 430:	01000000 	mrseq	r0, (UNDEF: 0)
 434:	00145000 	andseq	r5, r4, r0
 438:	001a0000 	andseq	r0, sl, r0
 43c:	00010000 	andeq	r0, r1, r0
 440:	00001a52 	andeq	r1, r0, r2, asr sl
 444:	00001c00 	andeq	r1, r0, r0, lsl #24
 448:	72000300 	andvc	r0, r0, #0, 6
 44c:	001c9f79 	andseq	r9, ip, r9, ror pc
 450:	00320000 	eorseq	r0, r2, r0
 454:	00040000 	andeq	r0, r4, r0
 458:	9f5001f3 	svcls	0x005001f3
 45c:	00000032 	andeq	r0, r0, r2, lsr r0
 460:	0000003c 	andeq	r0, r0, ip, lsr r0
 464:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 468:	44000000 	strmi	r0, [r0], #-0
 46c:	01000000 	mrseq	r0, (UNDEF: 0)
 470:	00005200 	andeq	r5, r0, r0, lsl #4
 474:	00000000 	andeq	r0, r0, r0
 478:	00180000 	andseq	r0, r8, r0
 47c:	002c0000 	eoreq	r0, ip, r0
 480:	00010000 	andeq	r0, r1, r0
 484:	00000050 	andeq	r0, r0, r0, asr r0
 488:	00000000 	andeq	r0, r0, r0
 48c:	00002000 	andeq	r2, r0, r0
 490:	00003200 	andeq	r3, r0, r0, lsl #4
 494:	52000100 	andpl	r0, r0, #0, 2
	...
 4a4:	00000011 	andeq	r0, r0, r1, lsl r0
 4a8:	11500001 	cmpne	r0, r1
 4ac:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 4b0:	04000000 	streq	r0, [r0], #-0
 4b4:	5001f300 	andpl	pc, r1, r0, lsl #6
 4b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4bc:	00000000 	andeq	r0, r0, r0
 4c0:	00005400 	andeq	r5, r0, r0, lsl #8
 4c4:	00005600 	andeq	r5, r0, r0, lsl #12
 4c8:	0a001d00 	beq	78d0 <__RW_SIZE__+0x734c>
 4cc:	0070ffff 	ldrshteq	pc, [r0], #-255	; 0xffffff01	; <UNPREDICTABLE>
 4d0:	1affff0a 	bne	100 <__ZI_SIZE__+0xac>
 4d4:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
 4d8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
 4dc:	00000000 	andeq	r0, r0, r0
 4e0:	3fc00000 	svccc	0x00c00000
 4e4:	9f2cf71e 	svcls	0x002cf71e
	...
 4f0:	0000006c 	andeq	r0, r0, ip, rrx
 4f4:	00000071 	andeq	r0, r0, r1, ror r0
 4f8:	71500001 	cmpvc	r0, r1
 4fc:	5c000000 	stcpl	0, cr0, [r0], {-0}
 500:	04000001 	streq	r0, [r0], #-1
 504:	5001f300 	andpl	pc, r1, r0, lsl #6
 508:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 50c:	00000000 	andeq	r0, r0, r0
 510:	0000c800 	andeq	ip, r0, r0, lsl #16
 514:	0000ce00 	andeq	ip, r0, r0, lsl #28
 518:	30000200 	andcc	r0, r0, r0, lsl #4
 51c:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
 520:	0000fa00 	andeq	pc, r0, r0, lsl #20
 524:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 530:	0000015c 	andeq	r0, r0, ip, asr r1
 534:	00000162 	andeq	r0, r0, r2, ror #2
 538:	62500001 	subsvs	r0, r0, #1
 53c:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
 540:	04000001 	streq	r0, [r0], #-1
 544:	5001f300 	andpl	pc, r1, r0, lsl #6
 548:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 54c:	00000000 	andeq	r0, r0, r0
 550:	00020400 	andeq	r0, r2, r0, lsl #8
 554:	00020800 	andeq	r0, r2, r0, lsl #16
 558:	50000100 	andpl	r0, r0, r0, lsl #2
 55c:	00000208 	andeq	r0, r0, r8, lsl #4
 560:	0000021c 	andeq	r0, r0, ip, lsl r2
 564:	01f30004 	mvnseq	r0, r4
 568:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 574:	00390000 	eorseq	r0, r9, r0
 578:	00010000 	andeq	r0, r1, r0
 57c:	00003950 	andeq	r3, r0, r0, asr r9
 580:	0000b800 	andeq	fp, r0, r0, lsl #16
 584:	f3000400 	vshl.u8	d0, d0, d0
 588:	009f5001 	addseq	r5, pc, r1
 58c:	00000000 	andeq	r0, r0, r0
 590:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 594:	b0000000 	andlt	r0, r0, r0
 598:	06000000 	streq	r0, [r0], -r0
 59c:	04935400 	ldreq	r5, [r3], #1024	; 0x400
 5a0:	00049355 	andeq	r9, r4, r5, asr r3
 5a4:	00000000 	andeq	r0, r0, r0
 5a8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 5ac:	61000000 	mrsvs	r0, (UNDEF: 0)
 5b0:	01000000 	mrseq	r0, (UNDEF: 0)
 5b4:	00615000 	rsbeq	r5, r1, r0
 5b8:	008a0000 	addeq	r0, sl, r0
 5bc:	00010000 	andeq	r0, r1, r0
 5c0:	00008a56 	andeq	r8, r0, r6, asr sl
 5c4:	00008e00 	andeq	r8, r0, r0, lsl #28
 5c8:	70000800 	andvc	r0, r0, r0, lsl #16
 5cc:	76253400 	strtvc	r3, [r5], -r0, lsl #8
 5d0:	8e9f2200 	cdphi	2, 9, cr2, cr15, cr0, {0}
 5d4:	b0000000 	andlt	r0, r0, r0
 5d8:	01000000 	mrseq	r0, (UNDEF: 0)
 5dc:	00005600 	andeq	r5, r0, r0, lsl #12
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	008a0000 	addeq	r0, sl, r0
 5e8:	00920000 	addseq	r0, r2, r0
 5ec:	00050000 	andeq	r0, r5, r0
 5f0:	1a3f0070 	bne	fc07b8 <__RW_SIZE__+0xfc0234>
 5f4:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
 5f8:	00009600 	andeq	r9, r0, r0, lsl #12
 5fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 608:	000000f4 	strdeq	r0, [r0], -r4
 60c:	00000104 	andeq	r0, r0, r4, lsl #2
 610:	04500001 	ldrbeq	r0, [r0], #-1
 614:	1c000001 	stcne	0, cr0, [r0], {1}
 618:	03000001 	movweq	r0, #1
 61c:	9f017000 	svcls	0x00017000
 620:	0000011c 	andeq	r0, r0, ip, lsl r1
 624:	00000120 	andeq	r0, r0, r0, lsr #2
 628:	24500001 	ldrbcs	r0, [r0], #-1
 62c:	36000001 	strcc	r0, [r0], -r1
 630:	03000001 	movweq	r0, #1
 634:	9f017000 	svcls	0x00017000
	...
 640:	00000104 	andeq	r0, r0, r4, lsl #2
 644:	0000011c 	andeq	r0, r0, ip, lsl r1
 648:	24540001 	ldrbcs	r0, [r4], #-1
 64c:	36000001 	strcc	r0, [r0], -r1
 650:	01000001 	tsteq	r0, r1
 654:	00005400 	andeq	r5, r0, r0, lsl #8
 658:	00000000 	andeq	r0, r0, r0
 65c:	014e0000 	mrseq	r0, (UNDEF: 78)
 660:	015a0000 	cmpeq	sl, r0
 664:	00040000 	andeq	r0, r4, r0
 668:	9f7dc091 	svcls	0x007dc091
 66c:	0000015a 	andeq	r0, r0, sl, asr r1
 670:	00000160 	andeq	r0, r0, r0, ror #2
 674:	60540001 	subsvs	r0, r4, r1
 678:	78000001 	stmdavc	r0, {r0}
 67c:	03000001 	movweq	r0, #1
 680:	9f017400 	svcls	0x00017400
 684:	00000178 	andeq	r0, r0, r8, ror r1
 688:	0000017c 	andeq	r0, r0, ip, ror r1
 68c:	86540001 	ldrbhi	r0, [r4], -r1
 690:	98000001 	stmdals	r0, {r0}
 694:	03000001 	movweq	r0, #1
 698:	9f017400 	svcls	0x00017400
	...
 6a4:	00000160 	andeq	r0, r0, r0, ror #2
 6a8:	00000178 	andeq	r0, r0, r8, ror r1
 6ac:	86500001 	ldrbhi	r0, [r0], -r1
 6b0:	98000001 	stmdals	r0, {r0}
 6b4:	01000001 	tsteq	r0, r1
 6b8:	00005000 	andeq	r5, r0, r0
 6bc:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
   4:	0800321a 	stmdaeq	r0, {r1, r3, r4, r9, ip, sp}
	...
  10:	0000024a 	andeq	r0, r0, sl, asr #4
  14:	0000024e 	andeq	r0, r0, lr, asr #4
  18:	00000252 	andeq	r0, r0, r2, asr r2
  1c:	00000256 	andeq	r0, r0, r6, asr r2
  20:	0000025a 	andeq	r0, r0, sl, asr r2
  24:	000002c4 	andeq	r0, r0, r4, asr #5
  28:	000003de 	ldrdeq	r0, [r0], -lr
  2c:	000003fc 	strdeq	r0, [r0], -ip
	...
  38:	000000fa 	strdeq	r0, [r0], -sl
  3c:	00000118 	andeq	r0, r0, r8, lsl r1
  40:	00000124 	andeq	r0, r0, r4, lsr #2
  44:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  50:	0000014e 	andeq	r0, r0, lr, asr #2
  54:	0000017c 	andeq	r0, r0, ip, ror r1
  58:	00000186 	andeq	r0, r0, r6, lsl #3
  5c:	00000198 	muleq	r0, r8, r1
	...
  68:	00000154 	andeq	r0, r0, r4, asr r1
  6c:	00000174 	andeq	r0, r0, r4, ror r1
  70:	00000186 	andeq	r0, r0, r6, lsl #3
  74:	00000198 	muleq	r0, r8, r1
	...
