<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › tzic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tzic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C)2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License. You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/exception.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#include &quot;irq-common.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> *****************************************</span>
<span class="cm"> * TZIC Registers                        *</span>
<span class="cm"> *****************************************</span>
<span class="cm"> */</span>

<span class="cp">#define TZIC_INTCNTL	0x0000	</span><span class="cm">/* Control register */</span><span class="cp"></span>
<span class="cp">#define TZIC_INTTYPE	0x0004	</span><span class="cm">/* Controller Type register */</span><span class="cp"></span>
<span class="cp">#define TZIC_IMPID	0x0008	</span><span class="cm">/* Distributor Implementer Identification */</span><span class="cp"></span>
<span class="cp">#define TZIC_PRIOMASK	0x000C	</span><span class="cm">/* Priority Mask Reg */</span><span class="cp"></span>
<span class="cp">#define TZIC_SYNCCTRL	0x0010	</span><span class="cm">/* Synchronizer Control register */</span><span class="cp"></span>
<span class="cp">#define TZIC_DSMINT	0x0014	</span><span class="cm">/* DSM interrupt Holdoffregister */</span><span class="cp"></span>
<span class="cp">#define TZIC_INTSEC0(i)	(0x0080 + ((i) &lt;&lt; 2)) </span><span class="cm">/* Interrupt Security Reg 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_ENSET0(i)	(0x0100 + ((i) &lt;&lt; 2)) </span><span class="cm">/* Enable Set Reg 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_ENCLEAR0(i) (0x0180 + ((i) &lt;&lt; 2)) </span><span class="cm">/* Enable Clear Reg 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_SRCSET0	0x0200	</span><span class="cm">/* Source Set Register 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_SRCCLAR0	0x0280	</span><span class="cm">/* Source Clear Register 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_PRIORITY0	0x0400	</span><span class="cm">/* Priority Register 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_PND0	0x0D00	</span><span class="cm">/* Pending Register 0 */</span><span class="cp"></span>
<span class="cp">#define TZIC_HIPND(i)	(0x0D80+ ((i) &lt;&lt; 2))	</span><span class="cm">/* High Priority Pending Register */</span><span class="cp"></span>
<span class="cp">#define TZIC_WAKEUP0(i)	(0x0E00 + ((i) &lt;&lt; 2))	</span><span class="cm">/* Wakeup Config Register */</span><span class="cp"></span>
<span class="cp">#define TZIC_SWINT	0x0F00	</span><span class="cm">/* Software Interrupt Rigger Register */</span><span class="cp"></span>
<span class="cp">#define TZIC_ID0	0x0FD0	</span><span class="cm">/* Indentification Register 0 */</span><span class="cp"></span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tzic_base</span><span class="p">;</span> <span class="cm">/* Used as irq controller base in entry-macro.S */</span>

<span class="cp">#define TZIC_NUM_IRQS 128</span>

<span class="cp">#ifdef CONFIG_FIQ</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">tzic_set_irq_fiq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTSEC0</span><span class="p">(</span><span class="n">index</span><span class="p">))</span> <span class="o">|</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTSEC0</span><span class="p">(</span><span class="n">index</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define tzic_set_irq_fiq NULL</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tzic_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_active</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_WAKEUP0</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tzic_irq_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_ENSET0</span><span class="p">(</span><span class="n">idx</span><span class="p">)),</span>
		     <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_WAKEUP0</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define tzic_irq_suspend NULL</span>
<span class="cp">#define tzic_irq_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mxc_extra_irq</span> <span class="n">tzic_extra_irq</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_FIQ</span>
	<span class="p">.</span><span class="n">set_irq_fiq</span> <span class="o">=</span> <span class="n">tzic_set_irq_fiq</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">tzic_init_gc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">irq_start</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;tzic&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">tzic_base</span><span class="p">,</span>
				    <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tzic_extra_irq</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_enabled</span> <span class="o">=</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

	<span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_disable_reg</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_unmask_enable_reg</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">irq_gc_set_wake</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_suspend</span> <span class="o">=</span> <span class="n">tzic_irq_suspend</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_resume</span> <span class="o">=</span> <span class="n">tzic_irq_resume</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">TZIC_ENCLEAR0</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">TZIC_ENSET0</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>

	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_NOREQUEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">tzic_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">irqofs</span><span class="p">,</span> <span class="n">handled</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">stat</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_HIPND</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="o">&amp;</span>
				<span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTSEC0</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

			<span class="k">while</span> <span class="p">(</span><span class="n">stat</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">irqofs</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="n">stat</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">irqofs</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
				<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irqofs</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function initializes the TZIC hardware and disables all the</span>
<span class="cm"> * interrupts. It registers the interrupt enable and disable functions</span>
<span class="cm"> * to the kernel for each interrupt source.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tzic_init_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">irqbase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">tzic_base</span> <span class="o">=</span> <span class="n">irqbase</span><span class="p">;</span>
	<span class="cm">/* put the TZIC into the reset value with</span>
<span class="cm">	 * all interrupts disabled</span>
<span class="cm">	 */</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTCNTL</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80010001</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTCNTL</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_PRIOMASK</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_SYNCCTRL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_INTSEC0</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* disable all interrupts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_ENCLEAR0</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* all IRQ no FIQ Warning :: No selection */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TZIC_NUM_IRQS</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">tzic_init_gc</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_FIQ</span>
	<span class="cm">/* Initialize FIQ */</span>
	<span class="n">init_FIQ</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;TrustZone Interrupt Controller (TZIC) initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * tzic_enable_wake() - enable wakeup interrupt</span>
<span class="cm"> *</span>
<span class="cm"> * @return			0 if successful; non-zero otherwise</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">tzic_enable_wake</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_DSMINT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_DSMINT</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_ENSET0</span><span class="p">(</span><span class="n">i</span><span class="p">)),</span>
			     <span class="n">tzic_base</span> <span class="o">+</span> <span class="n">TZIC_WAKEUP0</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
