{
    "DESIGN_NAME": "MatrixMath",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
