{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.04124,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0320388,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0587574,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0510665,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0313802,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0510665,
	"finish__timing__setup__tns": -0.299979,
	"finish__timing__setup__ws": -0.299979,
	"finish__clock__skew__setup": 0.0991622,
	"finish__clock__skew__hold": 0.0991622,
	"finish__timing__drv__max_slew_limit": 0.170785,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.113578,
	"finish__timing__drv__max_cap": 78,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.114574,
	"finish__power__switching__total": 0.0605631,
	"finish__power__leakage__total": 0.0264323,
	"finish__power__total": 0.201569,
	"finish__design__io": 1198,
	"finish__design__die__area": 1.755e+06,
	"finish__design__core__area": 1.69976e+06,
	"finish__design__instance__count": 302212,
	"finish__design__instance__area": 807661,
	"finish__design__instance__count__stdcell": 302188,
	"finish__design__instance__area__stdcell": 481994,
	"finish__design__instance__count__macros": 24,
	"finish__design__instance__area__macros": 325668,
	"finish__design__instance__utilization": 0.475161,
	"finish__design__instance__utilization__stdcell": 0.350772
}