Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 11 17:49:10 2025
| Host         : zhaowenheng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_adder_timing_summary_routed.rpt -pb top_adder_timing_summary_routed.pb -rpx top_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : top_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.844        0.000                      0                   75        0.261        0.000                      0                   75        9.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.844        0.000                      0                   75        0.261        0.000                      0                   75        9.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.964ns (19.714%)  route 3.926ns (80.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.869    10.344    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569    24.999    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[0]/C
                         clock pessimism              0.429    25.428    
                         clock uncertainty           -0.035    25.393    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.205    25.188    u_key/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.964ns (19.714%)  route 3.926ns (80.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.869    10.344    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569    24.999    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[1]/C
                         clock pessimism              0.429    25.428    
                         clock uncertainty           -0.035    25.393    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.205    25.188    u_key/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.964ns (19.714%)  route 3.926ns (80.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.869    10.344    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569    24.999    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[2]/C
                         clock pessimism              0.429    25.428    
                         clock uncertainty           -0.035    25.393    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.205    25.188    u_key/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.964ns (19.714%)  route 3.926ns (80.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.869    10.344    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569    24.999    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  u_key/cnt_reg[3]/C
                         clock pessimism              0.429    25.428    
                         clock uncertainty           -0.035    25.393    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.205    25.188    u_key/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.998ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.964ns (20.351%)  route 3.773ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.716    10.191    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y36         FDCE                                         r  u_key/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  u_key/cnt_reg[11]/C
                         clock pessimism              0.429    25.429    
                         clock uncertainty           -0.035    25.394    
    SLICE_X37Y36         FDCE (Setup_fdce_C_CE)      -0.205    25.189    u_key/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 14.998    

Slack (MET) :             14.998ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.964ns (20.351%)  route 3.773ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.716    10.191    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y36         FDCE                                         r  u_key/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  u_key/cnt_reg[12]/C
                         clock pessimism              0.429    25.429    
                         clock uncertainty           -0.035    25.394    
    SLICE_X37Y36         FDCE (Setup_fdce_C_CE)      -0.205    25.189    u_key/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 14.998    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.964ns (20.294%)  route 3.786ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.729    10.204    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[4]/C
                         clock pessimism              0.454    25.454    
                         clock uncertainty           -0.035    25.419    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.214    u_key/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.964ns (20.294%)  route 3.786ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.729    10.204    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[5]/C
                         clock pessimism              0.454    25.454    
                         clock uncertainty           -0.035    25.419    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.214    u_key/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.964ns (20.294%)  route 3.786ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.729    10.204    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[6]/C
                         clock pessimism              0.454    25.454    
                         clock uncertainty           -0.035    25.419    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.214    u_key/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 u_key/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.964ns (20.294%)  route 3.786ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 25.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.747     5.454    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.419     5.873 f  u_key/cnt_reg[8]/Q
                         net (fo=3, routed)           1.142     7.015    u_key/cnt[8]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.297     7.312 f  u_key/cnt[19]_i_6/O
                         net (fo=1, routed)           0.806     8.118    u_key/cnt[19]_i_6_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.242 f  u_key/cnt[19]_i_4/O
                         net (fo=22, routed)          1.109     9.351    u_key/cnt[19]_i_4_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.475 r  u_key/cnt[19]_i_1/O
                         net (fo=20, routed)          0.729    10.204    u_key/cnt[19]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.570    25.000    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  u_key/cnt_reg[7]/C
                         clock pessimism              0.454    25.454    
                         clock uncertainty           -0.035    25.419    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205    25.214    u_key/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 15.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 num_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.657%)  route 0.167ns (47.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  num_a_reg[1]/Q
                         net (fo=18, routed)          0.167     1.846    num_a_reg[1]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  num_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    p_0_in[5]
    SLICE_X39Y38         FDCE                                         r  num_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[5]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.092     1.630    num_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.112     1.791    key_flag
    SLICE_X39Y39         FDCE                                         r  num_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  num_a_reg[0]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y39         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.112     1.791    key_flag
    SLICE_X39Y39         FDCE                                         r  num_a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  num_a_reg[6]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y39         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.112     1.791    key_flag
    SLICE_X39Y39         FDCE                                         r  num_a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  num_a_reg[7]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y39         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 num_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.230ns (54.601%)  route 0.191ns (45.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.128     1.666 r  num_a_reg[4]/Q
                         net (fo=5, routed)           0.191     1.857    num_a_reg[4]
    SLICE_X39Y38         LUT5 (Prop_lut5_I4_O)        0.102     1.959 r  num_a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    p_0_in[4]
    SLICE_X39Y38         FDCE                                         r  num_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.107     1.645    num_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_seg/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.116%)  route 0.244ns (53.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.540    u_seg/sys_clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  u_seg/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  u_seg/state_reg[0]/Q
                         net (fo=12, routed)          0.244     1.948    u_seg/state[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.993 r  u_seg/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    u_seg/state[1]_i_1_n_0
    SLICE_X42Y39         FDCE                                         r  u_seg/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     2.057    u_seg/sys_clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  u_seg/state_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X42Y39         FDCE (Hold_fdce_C_D)         0.131     1.671    u_seg/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_seg/cnt_scan_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg/cnt_scan_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_seg/sys_clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  u_seg/cnt_scan_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     1.679 f  u_seg/cnt_scan_reg[0]/Q
                         net (fo=3, routed)           0.230     1.909    u_seg/cnt_scan[0]
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  u_seg/cnt_scan[0]_i_1/O
                         net (fo=1, routed)           0.000     1.954    u_seg/cnt_scan_0[0]
    SLICE_X41Y35         FDCE                                         r  u_seg/cnt_scan_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     2.054    u_seg/sys_clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  u_seg/cnt_scan_reg[0]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X41Y35         FDCE (Hold_fdce_C_D)         0.092     1.630    u_seg/cnt_scan_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.165     1.844    key_flag
    SLICE_X39Y38         FDCE                                         r  num_a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[1]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.165     1.844    key_flag
    SLICE_X39Y38         FDCE                                         r  num_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[2]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_key/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.538    u_key/sys_clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_key/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_key/key_flag_reg/Q
                         net (fo=8, routed)           0.165     1.844    key_flag
    SLICE_X39Y38         FDCE                                         r  num_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.055    sys_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  num_a_reg[3]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X39Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.515    num_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y39   num_a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   num_a_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   num_a_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   num_a_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   num_a_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   num_a_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y39   num_a_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y39   num_a_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y34   u_key/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   u_key/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   u_key/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   u_key/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   u_key/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   u_seg/cnt_scan_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   u_seg/cnt_scan_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_seg/cnt_scan_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_seg/cnt_scan_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_seg/cnt_scan_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y36   u_seg/cnt_scan_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y39   num_a_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   num_a_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   num_a_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   num_a_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   num_a_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   num_a_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y39   num_a_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y39   num_a_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37   u_key/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37   u_key/cnt_reg[13]/C



