/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 * Author: Naveen Krishna Ch <naveenkrishna.ch@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef _DT_BINDINGS_CLOCK_EXYNOS7_H
#define _DT_BINDINGS_CLOCK_EXYNOS7_H

/* TOPC */
#define ACLK_CCORE_532		1
#define ACLK_CCORE_133		2
#define ACLK_MFC_532		3
#define ACLK_MSCL_532		4
#define ACLK_PERIS_66		5
#define SCLK_CCI_PLL_A		6
#define SCLK_CCI_PLL_B		7
#define SCLK_BUS0_PLL_A		8
#define SCLK_BUS0_PLL_B		9
#define SCLK_BUS_PLL_G3D	10
#define SCLK_BUS1_PLL_A		11
#define SCLK_BUS1_PLL_B		12
#define SCLK_MFC_PLL_A		13
#define SCLK_MFC_PLL_B		14
#define SCLK_AUD_PLL		15
#define	FOUT_AUD_PLL		16
#define SCLK_BUS0_PLL_ATLAS		17
#define SCLK_BUS0_PLL_APOLLO		18
#define TOPC_NR_CLK		19

/* TOP0 */
#define ACLK_VPP1_400		1
#define ACLK_VPP0_400		2
#define ACLK_PERIC1_66		3
#define ACLK_PERIC0_66		4
#define ACLK_DISP_400		5
#define ACLK_ISP1_AHB_117	6
#define ACLK_ISP1_ISP1_468	7
#define ACLK_ISP0_TREX_532	8
#define ACLK_ISP0_TPU_590	9
#define ACLK_ISP0_ISP0_590	10
#define ACLK_CAM0_CSIS3_133	11
#define ACLK_CAM0_CSIS1_174	12
#define ACLK_CAM0_BNSD_690	13
#define ACLK_CAM0_BNSB_690	14
#define ACLK_CAM0_BNSA_690	15
#define ACLK_CAM0_CSIS0_690	16
#define ACLK_CAM0_NOCP_133	17
#define ACLK_CAM0_TREX_532	18
#define ACLK_CAM0_3AA1_468	19
#define ACLK_CAM0_3AA0_690	20
#define ACLK_CAM1_TREX_532	21
#define ACLK_CAM1_NOCP_133	22
#define ACLK_CAM1_BNSCSIS_133	23
#define ACLK_CAM1_BUSPERI_334	24
#define ACLK_CAM1_ARM_668	25
#define ACLK_CAM1_SCLVRA_491	26
#define SCLK_HDMI_SPDIF		27
#define SCLK_DSD		28
#define SCLK_DECON_VCLK		29
#define SCLK_DECON_EXT_ECLK	30
#define SCLK_DECON_INT_ECLK	31
#define SCLK_ISP_MTCADC		32
#define SCLK_ISP_UART		33
#define SCLK_ISP_SPI1		34
#define SCLK_ISP_SPI0		35
#define SCLK_SPDIF		36
#define SCLK_PCM1		37
#define SCLK_I2S1		38
#define SCLK_SPI1		39
#define SCLK_SPI0		40
#define SCLK_SPI3		41
#define SCLK_SPI2		42
#define SCLK_UART3		43
#define SCLK_UART2		44
#define SCLK_UART1		45
#define SCLK_UART0		46
#define SCLK_SPI4		47
#define SCLK_SPI5		48
#define TOP0_NR_CLK		49

/* ATLAS */
#define FOUT_ATLAS_PLL			1
#define MOUT_ATLAS_PLL			2
#define MOUT_SCLK_BUS0_PLL_ATLAS_USER	3
#define MOUT_ATLAS			4
#define DOUT_PCLK_DBG_CLK_ATLAS		5
#define DOUT_ATCLK_ATLAS		6
#define DOUT_PCLK_ATLAS			7
#define DOUT_ACLK_ATLAS			8
#define DOUT_ATLAS2			9
#define DOUT_ATLAS1			10
#define DOUT_CNTCLK_ATLAS		11
#define CLK_ATLAS			12
#define DOUT_SCLK_HPM_ATLAS		13
#define DOUT_ATLAS_PLL			14
#define CLK_ATLAS_CLK			15
#define CLK_ACLK_ATB_AUD_CSSYS  16
#define CLK_ACLK_ATB_APOLLO3_CSSYS 17
#define CLK_ACLK_ATB_APOLLO2_CSSYS 18
#define CLK_ACLK_ATB_APOLLO1_CSSYS 19
#define CLK_ACLK_ATB_APOLLO0_CSSYS 20
#define CLK_ACLK_ASYNCAHBS_CSSYS_SSS 21
#define CLK_ACLK_ASYNCAXIS_CSSYS_CCIX 22
#define CLK_ACLK_ASYNCACES_ATLAS_CCI 23
#define CLK_ACLK_AHB2APB_ATLASP 24
#define CLK_ACLK_ATLASNP_200  25
#define CLK_PCLK_ASYNCAPB_AUD_CSSYS 26
#define CLK_PCLK_ASYNCAPB_ISP_CSSYS 27
#define CLK_PCLK_ASYNCAPB_APOLLO_CSSYS 28
#define CLK_PCLK_PMU_ATLAS 29
#define CLK_PCLK_SYSREG_ATLAS 30
#define CLK_PCLK_SECJTAG 31
#define CLK_CNTCLK_ATLAS 32
#define CLK_SCLK_HPM_ATLAS 33
#define CLK_TRACECLK 34
#define CLK_CTMCLK 35
#define CLK_HCLK_CSSYS 36
#define CLK_PCLK_DBG_CSSYS 37
#define CLK_PCLK_DBG 38
#define CLK_ATCLK 39
#define ATLAS_NR_CLK			40


/* APOLLO */
#define FOUT_APOLLO_PLL			1
#define MOUT_APOLLO_PLL			2
#define MOUT_SCLK_BUS0_PLL_APOLLO_USER	4
#define MOUT_APOLLO			3
#define DOUT_PCLK_DBG_CLK_APOLLO		5
#define DOUT_ATCLK_APOLLO		6
#define DOUT_PCLK_APOLLO			7
#define DOUT_ACLK_APOLLO			8
#define DOUT_APOLLO2			9
#define DOUT_APOLLO1			10
#define DOUT_CNTCLK_APOLLO		11
#define CLK_APOLLO			12
#define DOUT_SCLK_HPM_APOLLO		13
#define DOUT_APOLLO_PLL			14
#define CLK_APOLLO_CLK			15
#define CLK_ACLK_ASATBSLV_APOLLO_3_CSSYS 16
#define CLK_ACLK_ASATBSLV_APOLLO_2_CSSYS 17
#define CLK_ACLK_ASATBSLV_APOLLO_1_CSSYS 18
#define CLK_ACLK_ASATBSLV_APOLLO_0_CSSYS 19
#define CLK_ACLK_ASYNCACES_APOLLO_CCI 20
#define CLK_ACLK_AHB2APB_APOLLOP 21
#define CLK_ACLK_APOLLONP_200 22
#define CLK_PCLK_ASAPBMST_CSSYS_APOLLO 23
#define CLK_PCLK_PMU_APOLLO 24
#define CLK_PCLK_SYSREG_APOLLO 25
#define CLK_CNTCLK_APOLLO 26
#define CLK_SCLK_HPM_APOLLO 27
#define ENABLE_ACLK_APOLLO 28
#define APOLLO_NR_CLK			29


/* TOP1 */
#define SCLK_PHY_FSYS0_26M	1
#define SCLK_PHY_FSYS0		2
#define SCLK_MMC2		3
#define SCLK_USBDRD300		4
#define SCLK_PHY_FSYS1		5
#define SCLK_TLX400_WIFI1	6
#define SCLK_UFSUNIPRO20	7
#define SCLK_MMC1		8
#define SCLK_MMC0		9
#define SCLK_PHY_FSYS1_26M	10
#define ACLK_FSYS0_200		11
#define ACLK_FSYS1_200		12
#define CLK_SCLK_PHY_FSYS1_26M  13
#define DOUT_SCLK_PHY_FSYS1_26M 14
#define TOP1_NR_CLK		15

/* G3D */
#define ACLK_G3D		1
#define ACLK_G3DND_800		2
#define ACLK_ASYNCAPBM_G3D	3
#define ACLK_BTS_G3D0		4
#define ACLK_BTS_G3D1		5
#define ACLK_XIU_G3D		6
#define ACLK_SFW100_G3D		7
#define ACLK_ASYNCAPBS_G3D	8
#define PCLK_BTS_G3D0		9
#define PCLK_BTS_G3D1		10
#define PCLK_GRAY_DEC		11
#define PCLK_SFW100_G3D		12
#define G3D_NR_CLK		13

/* CCORE */
#define ACLK_CCI	1
#define PCLK_RTC	2
#define CCORE_NR_CLK	3

/* CAM0 */
#define ACLK_FIMC_3AA0			1
#define ACLK_FIMC_3AA1			2
#define ACLK_FIMC_BNS_A			3
#define ACLK_FIMC_BNS_B			4
#define ACLK_FIMC_BNS_D			5
#define ACLK_PXL_ASBM_FIMC_BNS_C_INT	6
#define ACLK_PXL_ASBS_3AA0_IN		7
#define ACLK_PXL_ASBS_3AA1_IN		8
#define ACLK_PXL_ASBS_FIMC_BNS_C	9
#define ACLK_PXL_ASBS_FIMC_BNS_C_INT	10
#define ACLK_CSIS0_I_WRAP		11
#define ACLK_CSIS1_I_WRAP		12
#define ACLK_CSIS3_I_WRAP		13
#define ACLK_TREX_A_5X1			14
#define ACLK_TREX_A_5X1_AA0		15
#define ACLK_TREX_A_5X1_AA1		16
#define ACLK_TREX_A_5X1_BNS_A		17
#define ACLK_TREX_A_5X1_BNS_B		18
#define ACLK_TREX_A_5X1_BNS_D		19
#define ACLK_SYSMMU6			20
#define ACLK_AXI_LH_ASYNC_SI_TOP_CAM0	21
#define CCLK_ASYNCAPB_SOCP_3AA0		22
#define CCLK_ASYNCAPB_SOCP_3AA1		23
#define CCLK_ASYNCAPB_SOCP_FIMC_BNS_A	24
#define CCLK_ASYNCAPB_SOCP_FIMC_BNS_B	25
#define CCLK_ASYNCAPB_SOCP_FIMC_BNS_D	26
#define PCLK_FIMC_3AA0			27
#define PCLK_FIMC_3AA1			28
#define PCLK_FIMC_BNS_A			29
#define PCLK_FIMC_BNS_B			30
#define PCLK_FIMC_BNS_D			31
#define PCLK_CSIS0			32
#define PCLK_CSIS1			33
#define PCLK_CSIS3			34
#define PCLK_TREX_A_5X1			35
#define PCLK_SYSMMU6			36
#define PCLK_ASYNCAPB_SOCP_3AA0		37
#define PCLK_ASYNCAPB_SOCP_3AA1		38
#define PCLK_ASYNCAPB_SOCP_FIMC_BNS_A	39
#define PCLK_ASYNCAPB_SOCP_FIMC_BNS_B	40
#define PCLK_ASYNCAPB_SOCP_FIMC_BNS_D	41
#define PCLK_FREERUNCNT			42
#define PHYCLK_RXBYTECLKHS0_S2A_USER	43
#define PHYCLK_RXBYTECLKHS0_S4_USER	44
#define PHYCLK_RXBYTECLKHS1_S4_USER	45
#define PHYCLK_RXBYTECLKHS2_S4_USER	46
#define PHYCLK_RXBYTECLKHS3_S4_USER	47
#define PHYCLK_RXBYTECLKHS0_S1A_USER	48
#define CAM0_NR_CLK			49

/* CAM1 */
#define ACLK_FIMC_BNS_C			1
#define ACLK_FIMC_SCALER		2
#define ACLK_FIMC_VRA			3
#define CLK_B_TREX_B			4
#define CLK_BNS_C_TREX_B		5
#define ACLK_WRAP_CSIS2			6
#define CLK_CSATBDOWNSIZER_CAM1		7
#define ACLK_SYSMMU6_FIMC_BNS_C		8
#define ACLK_SYSMMU6_FIMC_ISP1		9
#define ACLK_SYSMMU6_FIMC_SCALER	10
#define ACLK_SYSMMU6_FIMC_VRA		11
#define ACLK_SYSMMU6_ISPCX		12
#define ACLK_GIC_ISP_ARM_SYS		13
#define CLK_ISP_CPU_TREX_B		14
#define CLK_MCU_ISP_400_ISP_ARM_SYS	15
#define ACLK_PXL_ASBS_FROM_BLKC		16
#define CLK_SCALER_TREX_B		17
#define CLK_VRA_TREX_B			18
#define ATCLKS_ASATBSLV_CAM1_CSSYS	19
#define HCLK_AHB_SFRISP2H		20
#define HCLK_AHB2APB_BRIDGE_IS5P	21
#define HCLK_AHBSYNCDN_ISP_PERI		22
#define HCLK_ASYNCAHBSLAVE_TO_BLKC	23
#define HCLK_ASYNCAHBSLAVE_TO_BLKD	24
#define CCLK_ASYNCAPB_SOCP_FIMC_BNS_C	25
#define CCLK_ASYNCAPB_SOCP_FIMC_SCALER	26
#define CCLK_ASYNCAPB_SOCP_FIMC_VRA_S0	27
#define CCLK_ASYNCAPB_SOCP_FIMC_VRA_S1	28
#define ACLK_XIU_N_ASYNC_MI_CORTEX	29
#define ACLK_XIU_N_ASYNC_MI_FROM_BLKD	30
#define ACLK_XIU_N_ASYNC_SI_CAM1	31
#define ACLK_XIU_N_ASYNC_SI_CORTEX	32
#define ACLK_XIU_N_ASYNC_SI_TO_BLKC	33
#define ACLK_XIU_N_ASYNC_SI_TO_BLKD	34
#define CLK_AXLH_ASYNC_SI_TOP_CAM1	35
#define CLK_133_CAM1_NOC_P_CAM1		36
#define PCLK_FIMC_BNS_C			37
#define PCLK_FIMC_IS_B_GLUE		38
#define PCLK_FIMC_SCALER		39
#define PCLK_FIMC_VRA			40
#define PCLK_CSIS2			41
#define PCLK_SYSMMU6_FIMC_BNS_C		42
#define PCLK_SYSMMU6_FIMC_ISP1		43
#define PCLK_SYSMMU6_FIMC_ISPCX		44
#define PCLK_SYSMMU6_FIMC_SCALER	45
#define PCLK_SYSMMU6_FIMC_VRA		46
#define PCLK_TREX_B			47
#define PCLKDBG_ASAPBMST_CSSYS_CAM1	48
#define PCLK_ASYNCAPB_SOCP_FIMC_BNS_C	49
#define PCLK_ASYNCAPB_SOCP_FIMC_SCALER	50
#define PCLK_ASYNCAPB_SOCP_FIMC_VRA_S0	51
#define PCLK_ASYNCAPB_SOCP_FIMC_VRA_S1	52
#define PCLK_XIU_N_ASYNC_MI_CORTEX	53
#define PCLK_XIU_N_ASYNC_MI_FROM_BLKD	54
#define PCLK_I2C0_ISP			55
#define PCLK_I2C1_ISP			56
#define PCLK_I2C2_ISP			57
#define PCLK_I2C3_ISP			58
#define PCLK_MCUCTL_ISP			59
#define PCLK_MPWM_ISP			60
#define PCLK_MTCADC_ISP			61
#define PCLK_PWM_ISP			62
#define PCLK_SPI0_ISP			63
#define PCLK_SPI1_ISP			64
#define PCLK_UART_ISP			65
#define PCLK_WDT_ISP			66
#define PHYCLK_RXBYTECLKHS0_S2B_USER	67
#define SCLK_I2C0_ISP			68
#define SCLK_I2C1_ISP			69
#define SCLK_I2C2_ISP			70
#define SCLK_I2C3_ISP			71
#define SCLK_ISP_MTCADC_USER		72
#define SCLK_ISP_PWM			73
#define SCLK_ISP_SPI0_USER		74
#define SCLK_ISP_SPI1_USER		75
#define SCLK_ISP_UART_USER		76
#define CAM1_NR_CLK			77

/* ISP0 */
#define ACLK_ISP_V4			1
#define ACLK_TPU_V1			2
#define CLK_ISP0_TREX_C			3
#define CLK_TPU_TREX_C			4
#define CCLK_ASYNCAPB_ISP		5
#define CCLK_ASYNCAPB_TPU		6
#define ACLK_SYSMMU600_ISP		7
#define ACLK_SYSMMU600_TPU		8
#define CLK_C_TREX_C			9
#define CLK_PXL_ASB_S_IN		10
#define CLK_AXI_LH_ASYNC_SI_TOP_ISP0	11
#define CLK_ISP_V4			12
#define CLK_TPU_V1			13
#define PCLK_ISP_V4			14
#define PCLK_TPU_V1			15
#define PCLK_ASYNCAPB_ISP		16
#define PCLK_ASYNCAPB_TPU		17
#define PCLK_SYSMMU600_ISP		18
#define PCLK_SYSMMU600_TPU		19
#define PCLK_C_TREX_C			20
#define ISP0_NR_CLK			21

/* ISP1 */
#define ACLK_FIMC_ISP1		1
#define CLK_FIMC_ISP1		2
#define ACLK_PXL_ASBS		3
#define ACLK_XIU_N_ASYNC_SI	4
#define PCLK_FIMC_ISP1		5
#define ISP1_NR_CLK		6

/* VPP */
#define ACLK_VPP_IDMA_VG0		1
#define ACLK_VPP_IDMA_VG1		2
#define ACLK_VPP_IDMA_VGR0		3
#define ACLK_VPP_IDMA_VGR1		4
#define ACLK_SMMU_VPP_0			5
#define ACLK_SMMU_VPP_SFW_0		6
#define ACLK_SMMU_VPP_1			7
#define ACLK_SMMU_VPP_SFW_1		8
#define ACLK_BTS_IDMA_VG0		9
#define ACLK_BTS_IDMA_VG1		10
#define ACLK_BTS_IDMA_VGR0		11
#define ACLK_BTS_IDMA_VGR1		12
#define ACLK_AXI_LH_ASYNC_SI_VPP_0	13
#define ACLK_AXI_LH_ASYNC_SI_VPP_1	14
#define ACLK_XIU_VPPX_0			15
#define ACLK_XIU_VPPX_1			16
#define PCLK_SMMU_VPP_0			17
#define PCLK_SMMU_VPP_SFW_0		18
#define PCLK_SMMU_VPP_1			19
#define PCLK_SMMU_VPP_SFW_1		20
#define PCLK_BTS_IDMA_VG0		21
#define PCLK_BTS_IDMA_VG1		22
#define PCLK_BTS_IDMA_VGR0		23
#define PCLK_BTS_IDMA_VGR1		24
#define PCLK_VPP			25
#define VPP_NR_CLK			26

/* PERIC0 */
#define PCLK_HSI2C0		1
#define PCLK_HSI2C1		2
#define PCLK_HSI2C4		3
#define PCLK_HSI2C5		4
#define PCLK_HSI2C9		5
#define PCLK_HSI2C10		6
#define PCLK_HSI2C11		7
#define PCLK_UART0		8
#define PCLK_ADCIF		9
#define PCLK_PWM		10
#define SCLK_UART0_USER		11
#define SCLK_PWM		12
#define PERIC0_NR_CLK		13

/* PERIC1 */
#define ACLK_AHB2APB_PERIC1P	1
#define ACLK_AHB2APB_PERIC2P	2
#define PCLK_HSI2C2		3
#define PCLK_HSI2C3		4
#define PCLK_HSI2C6		5
#define PCLK_HSI2C7		6
#define PCLK_HSI2C8		7
#define PCLK_UART1		8
#define PCLK_UART2		9
#define PCLK_UART3		10
#define PCLK_SPI0		11
#define PCLK_SPI1		12
#define PCLK_SPI2		13
#define PCLK_SPI3		14
#define PCLK_SPI4		15
#define PCLK_I2S1		16
#define PCLK_PCM1		17
#define PCLK_SPDIF		18
#define PCLK_SPI5		19
#define PCLK_GPIO_NFC		20
#define PCLK_GPIO_TOUCH		21
#define PCLK_GPIO_FF		22
#define PCLK_GPIO_ESE		23
#define SCLK_UART1_USER		24
#define SCLK_UART2_USER		25
#define SCLK_UART3_USER		26
#define SCLK_SPI0_USER		27
#define SCLK_SPI1_USER		28
#define SCLK_SPI2_USER		29
#define SCLK_SPI3_USER		30
#define SCLK_SPI4_USER		31
#define SCLK_I2S1_USER		32
#define SCLK_PCM1_USER		33
#define SCLK_SPDIF_USER		34
#define SCLK_SPI5_USER		35
#define IOCLK_SPI0_USER		36
#define IOCLK_SPI1_USER		37
#define IOCLK_SPI2_USER		38
#define IOCLK_SPI3_USER		39
#define IOCLK_SPI4_USER		40
#define IOCLK_I2S1_USER		41
#define IOCLK_SPI5_USER		42
#define PERIC1_NR_CLK		43

/* PERIS */
#define ACLK_AHB2APB_PERIS1P	1
#define PCLK_HDMI_CEC		2
#define PCLK_MCT		3
#define PCLK_WDT_ATLAS		4
#define PCLK_WDT_APOLLO		5
#define PCLK_SYSREG		6
#define PCLK_TMU		7
#define PCLK_TZPC0		8
#define PCLK_TZPC1		9
#define PCLK_TZPC2		10
#define PCLK_TZPC3		11
#define PCLK_TZPC4		12
#define PCLK_TZPC5		13
#define PCLK_TZPC6		14
#define PCLK_TZPC7		15
#define PCLK_TZPC8		16
#define PCLK_TZPC9		17
#define PCLK_TZPC10		18
#define PCLK_TZPC11		19
#define PCLK_TZPC12		20
#define PCLK_TZPC13		21
#define PCLK_TZPC14		22
#define PCLK_TZPC15		23
#define PCLK_OTP_CON_TOP	24
#define SCLK_OTP_CON_TOP	25
#define PCLK_TOPRTC		26
#define SCLK_TOPRTC		27
#define PCLK_CHIPID		28
#define SCLK_CHIPID		29
#define SCLK_TMU		30
#define PERIS_NR_CLK		31

/* DISP */
#define ACLK_BTS_AXI_DISP_RW_1		1
#define ACLK_BTS_AXI_DISP_RW_0		2
#define ACLK_BTS_AXI_DISP_RO_1		3
#define ACLK_BTS_AXI_DISP_RO_0		4
#define ACLK_XIU_DISP_RW		5
#define ACLK_XIU_DISP_RO		6
#define ACLK_LH_ASYNC_SI_TOP_DISP	7
#define ACLK_LH_ASYNC_SI_R_TOP_DISP	8
#define ACLK_DECON_EXT			9
#define ACLK_DECON_INT			10
#define ACLK_SMMU_DISP_RO_MMU		11
#define ACLK_SMMU_DISP_RW_MMU		12
#define ACLK_SMMU_DISP_RO_SFW		13
#define ACLK_SMMU_DISP_RW_SFW		14
#define PCLK_DP				15
#define PCLK_BTS_AXI_DISP_RW_1		16
#define PCLK_BTS_AXI_DISP_RW_0		17
#define PCLK_BTS_AXI_DISP_RO_1		18
#define PCLK_BTS_AXI_DISP_RO_0		19
#define PCLK_AHB2APB_DISP0P		20
#define PCLK_HDMI_PHY			21
#define PCLK_DSIM1			22
#define PCLK_DSIM0			23
#define PCLK_DECON_EXT			24
#define PCLK_DECON_INT			25
#define PCLK_SMMU_DISP_RO_MMU		26
#define PCLK_SMMU_DISP_RW_MMU		27
#define PCLK_SMMU_DISP_RO_SFW		28
#define PCLK_SMMU_DISP_RW_SFW		29
#define SCLK_DECON_EXT_EXTCLKPLL_SUB	30
#define SCLK_DECON_INT_EXTCLKPLL_SUB	31
#define SCLK_HDMI_SPDIF_USER		32
#define SCLK_DSD_USER			33
#define SCLK_DECON_EXT_ECLK_SUB		34
#define SCLK_DECON_INT_ECLK_SUB		35
#define PHYCLK_MIPIDPHY1_BITCLKDIV8_USER	36
#define PHYCLK_MIPIDPHY1_RXCLKESC0_USER		37
#define PHYCLK_MIPIDPHY0_BITCLKDIV8_USER	38
#define PHYCLK_MIPIDPHY0_RXCLKESC0_USER		39
#define SCLK_RGB_VCLK_DSIM1_GATED	40
#define SCLK_RGB_VCLK_DSIM0_GATED	41
#define PHYCLK_DPPHY_CH3_TXD_CLK_USER	42
#define PHYCLK_DPPHY_CH2_TXD_CLK_USER	43
#define PHYCLK_DPPHY_CH1_TXD_CLK_USER	44
#define PHYCLK_DPPHY_CH0_TXD_CLK_USER	45
#define SCLK_DP_PHY_24M			46
#define SCLK_DP_LINK_24M		47
#define SCLK_RGB_VCLK_DP_GATED		48
#define DISP_NR_CLK			49

/* AUD */
#define ACLK_ATCLK_AUD		1
#define ACLK_SMMU_AUD		2
#define ACLK_ACEL_LH_ASYNC_SI_TOP_133	3
#define PCLK_DBG_AUD		4
#define PCLK_GPIO_AUD		5
#define PCLK_WDT1		6
#define PCLK_WDT0		7
#define PCLK_SLIMBUS		8
#define PCLK_UART		9
#define PCLK_PCM		10
#define PCLK_I2S		11
#define PCLK_TIMER		12
#define PCLK_SFR1		13
#define PCLK_SFR0		14
#define PCLK_SMMU_AUD		15
#define SCLK_I2S_BCLK		16
#define SCLK_SLIMBUS_CLKIN	17
#define SCLK_PCM		18
#define SCLK_I2S		19
#define SCLK_UART		20
#define SCLK_SLIMBUS		21
#define AUD_NR_CLK		22

/* FSYS0 */
#define ACLK_PDMA1			1
#define ACLK_PDMA0			2
#define ACLK_SYSMMU600_PDMAX		3
#define ACLK_BTS_MODEMX			4
#define ACLK_BTS_SDCARDX		5
#define ACLK_BTS_USBDRD300		6
#define ACLK_AXIUS_LLISFRX_LLIBE	7
#define ACLK_AXIUS_LLISFRX_LLILL	8
#define ACLK_AXIUS_USBHS_FSYS0X		9
#define ACLK_AXIUS_LLI_LL		10
#define ACLK_AXIUS_LLI_BE		11
#define ACLK_AXIUS_PDMAX		12
#define ACLK_AXIUS_USBDRD30X_FSYS0X	13
#define ACLK_AHB2AXI_USBHS_MODEMX	14
#define ACLK_AHB_USBHS			15
#define ACLK_XIU_LLISFRX		16
#define ACLK_XIU_PDMAX			17
#define ACLK_XIU_MODEMX			18
#define ACLK_XIU_SDCARDX		19
#define ACLK_XIU_FSYS0X			20
#define ACLK_AHB_FSYS0H			21
#define ACLK_AHB_USBDRD300_LINKH	22
#define ACLK_FSYS0ND_200		23
#define ACLK_ETR_USB_FSYS0		24
#define ACLK_AXI_LH_ASYNC_MI_ETR	25
#define ACLK_COMBO_PHY_MODEM_PCS_PCLK	26
#define ACLK_LLI_SVC_REM		27
#define ACLK_LLI_SVC_LOC		28
#define ACLK_LLI_BE_TARG		29
#define ACLK_LLI_BE_INIT		30
#define ACLK_LLI_LL_TARG		31
#define ACLK_LLI_LL_INIT		32
#define ACLK_PCIE_MODEM_DBI_ACLK	33
#define ACLK_PCIE_MODEM_SLV_ACLK	34
#define ACLK_PCIE_MODEM_MSTR_ACLK	35
#define ACLK_USBHOST20			36
#define ACLK_USBDRD300			37
#define ACLK_MMC2			38
#define PCLK_ASYNC_COMBO_PHY_MODEM	39
#define PCLK_GPIO_FSYS0			40
#define PCLK_SYSMMU600_PDMAX		41
#define PCLK_BTS_MODEMX			42
#define PCLK_BTS_SDCARDX		43
#define PCLK_BTS_USBDRD300		44
#define SCLK_USBDRD300_SUSPENDCLK	45
#define SCLK_USBDRD300_REFCLK		46
#define SCLK_PCIE_MODEM			47
#define SCLK_PHY_FSYS0_USER		48
#define SCLK_MMC2_USER			49
#define PHYCLK_USBHOST20_PHY_PHYCLK_HSIC1_USER	50
#define PHYCLK_USBHOST20_PHY_FREECLK_HSIC1_USER	51
#define PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER	52
#define PHYCLK_USBDRD300_UDRD30_PHYCLK_USER	53
#define PHYCLK_PCIE_RX0_USER			54
#define PHYCLK_PCIE_TX0_USER			55
#define PHYCLK_LLI_RX0_SYMBOL_USER		56
#define PHYCLK_LLI_TX0_SYMBOL_USER		57
#define SCLK_COMBO_PHY_MODEM_26M		58
#define SCLK_HSB20HOST_CLK48MOHCI		59
#define SCLK_USB20PHY_HSIC_PLL_480MCLK		60
#define OSCCLK_PHY_CLKOUT_USB20_HSIC_PHY	61
#define OSCCLK_PHY_CLKOUT_USB30_PHY		62
#define FSYS0_NR_CLK				63

/* FSYS1 */
#define ACLK_COMBO_PHY_PCS_PCLK_WIFI1	1
#define ACLK_PCIE_WIFI1_DBI_ACLK	2
#define ACLK_PCIE_WIFI1_SLV_ACLK	3
#define ACLK_PCIE_WIFI1_MSTR_ACLK	4
#define ACLK_AHB2AXI_PCIE_WIFI1		5
#define ACLK_BTS_WIFI1			6
#define ACLK_BTS_EMBEDDED		7
#define ACLK_AHB_FSYS1H			8
#define ACLK_XIU_WIFI1X			9
#define ACLK_XIU_EMBEDDEDX		10
#define ACLK_XIU_FSYS1X			11
#define ACLK_LH_ASYNC_FSYS1_200		12
#define ACLK_MMC1			13
#define ACLK_MMC0			14
#define ACLK_UFS20_LINK			15
#define PCLK_ASYNC_COMBO_PHY_WIFI1	16
#define PCLK_BTS_WIFI1			17
#define PCLK_BTS_EMBEDDED		18
#define PCLK_XIUASYNC_AXISEL_TLX400_WIFI1	19
#define PCLK_XIUASYNC_TLX400_AXIUS_WIFI1	20
#define PCLK_GPIO_FSYS1			21
#define PCLK_TLX400_WIFI1		22
#define SCLK_PCIE_LINK_WIFI1		23
#define SCLK_TLX400_WIFI1_TX_USER	24
#define SCLK_TLX400_WIFI1_SLOW		25
#define SCLK_PHY_FSYS1_USER		26
#define SCLK_UFSUNIPRO20_USER		27
#define SCLK_MMC1_USER			28
#define SCLK_MMC0_USER			29
#define OSCCLK_PHY_CLKOUT_EMBEDDED_COMBO_PHY	30
#define PHYCLK_PCIE_WIFI1_RX0_USER	31
#define PHYCLK_PCIE_WIFI1_TX0_USER	32
#define PHYCLK_UFS20_RX1_SYMBOL_USER	33
#define PHYCLK_UFS20_RX0_SYMBOL_USER	34
#define PHYCLK_UFS20_TX0_SYMBOL_USER	35
#define SCLK_COMBO_PHY_EMBEDDED_26M	36
#define SCLK_COMBO_PHY_WIFI1_26M	37
#define MOUT_FSYS1_PHYCLK_SEL1		38
#define FSYS1_NR_CLK			39

/* MSCL */
#define ACLK_PPMU_MSCL_1		1
#define ACLK_PPMU_MSCL_0		2
#define ACLK_BTS_G2D			3
#define ACLK_BTS_JPEG			4
#define ACLK_BTS_MSCL_1			5
#define ACLK_BTS_MSCL_0			6
#define ACLK_AXI2ACEL_BRIDGE		7
#define ACLK_XIU_MSCLX_1		8
#define ACLK_XIU_MSCLX_0		9
#define ACLK_LH_ASYNC_SI_MSCL_1		10
#define ACLK_LH_ASYNC_SI_MSCL_0		11
#define ACLK_G2D			12
#define ACLK_JPEG			13
#define ACLK_MSCL_1			14
#define ACLK_MSCL_0			15
#define ACLK_MSCL_SMMU_MSCL_0_MMU	16
#define ACLK_MSCL_SMMU_MSCL_0_SFW	17
#define ACLK_MSCL_SMMU_MSCL_1_MMU	18
#define ACLK_MSCL_SMMU_MSCL_1_SFW	19
#define ACLK_MSCL_SMMU_G2D_MMU		20
#define ACLK_MSCL_SMMU_G2D_SFW		21
#define PCLK_AXI2ACEL_BRIDGE		22
#define PCLK_PPMU_MSCL_1		23
#define PCLK_PPMU_MSCL_0		24
#define PCLK_BTS_G2D			25
#define PCLK_BTS_JPEG			26
#define PCLK_BTS_MSCL_1			27
#define PCLK_BTS_MSCL_0			28
#define PCLK_G2D			29
#define PCLK_JPEG			30
#define PCLK_MSCL_1			31
#define PCLK_MSCL_0			32
#define PCLK_MSCL_SMMU_MSCL_0_MMU	33
#define PCLK_MSCL_SMMU_MSCL_0_SFW	34
#define PCLK_MSCL_SMMU_MSCL_1_MMU	35
#define PCLK_MSCL_SMMU_MSCL_1_SFW	36
#define PCLK_MSCL_SMMU_G2D_MMU		37
#define PCLK_MSCL_SMMU_G2D_SFW		38
#define SCLK_JPEG			39
#define MSCL_NR_CLK			40

/* MFC */
#define ACLK_BTS_MFC_1		1
#define ACLK_BTS_MFC_0		2
#define ACLK_MFC		3
#define ACLK_LH_S_MFC_1		4
#define ACLK_LH_S_MFC_0		5
#define PCLK_BTS_1		6
#define PCLK_BTS_0		7
#define PCLK_MFC		8
#define ACLK_SMMU_MFC_0		9
#define PCLK_SMMU_MFC_0		10
#define ACLK_SFW_MFC_0		11
#define PCLK_SFW_MFC_0		12
#define ACLK_SMMU_MFC_1		13
#define PCLK_SMMU_MFC_1		14
#define ACLK_SFW_MFC_1		15
#define PCLK_SFW_MFC_1		16
#define MFC_NR_CLK		17

#endif				/* _DT_BINDINGS_CLOCK_EXYNOS7_H */
