0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v,1734283098,verilog,,,,processor_tb,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/adder.sv,1734157932,systemVerilog,,,,adder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/alu.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control.v,,alu,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control.v,1734282344,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_alu_decoder.v,,control,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_alu_decoder.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_main_decoder.v,,control_alu_decoder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_main_decoder.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/data_memory.v,,control_main_decoder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/data_memory.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/extend.v,,data_memory,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/extend.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/imem.v,,extend,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/imem.v,1734157932,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/pc.v,,imem,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/pc.v,1734275387,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/pipeline_register.v,,pc,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/pipeline_register.v,1734853061,verilog,,D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/register_file.v,,pipeline_register,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/register_file.v,1734157932,verilog,,,,register_file,,,,,,,,
