Manu Awasthi , David W. Nellans , Kshitij Sudan , Rajeev Balasubramonian , Al Davis, Handling the problems and opportunities posed by multiple on-chip memory controllers, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854314]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Niladrish Chatterjee , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Staged Reads: Mitigating the impact of DRAM writes on DRAM reads, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168943]
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, Junho Shin, Yoohwan Rho, Changsoo Lee, Min Gu Kang, Jaeyun Lee, Yongjin Kwon et al. 2012. A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth. In Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]
Jingtong Hu , Wei-Che Tseng , C. J. Xue , Qingfeng Zhuge , Yingchao Zhao , E. H.-M. Sha, Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.584-592, April 2011[doi>10.1109/TCAD.2010.2097307]
Yazhi Huang , Tiantian Liu , Chun Jason Xue, Register allocation for write activity minimization on non-volatile main memory, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.129-134, January 25-28, 2011, Yokohama, Japan
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Ibrahim Hur , Calvin Lin, Memory scheduling for modern microprocessors, ACM Transactions on Computer Systems (TOCS), v.25 n.4, p.10-es, December 2007[doi>10.1145/1314299.1314301]
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Lei Jiang , Bo Zhao , Jun Yang , Youtao Zhang, A low power and reliable charge pump design for phase change memories, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Dongki Kim , Sungkwang Lee , Jaewoong Chung , Dae Hyun Kim , Dong Hyuk Woo , Sungjoo Yoo , Sunggu Lee, Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228519]
Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the 16th IEEE International Symposium on High Performance Computer Architecture.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Youngsik Kim , Sungjoo Yoo , Sunggu Lee, Write performance improvement by hiding R drift latency in phase-change RAM, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228520]
Suknam Kwon , Dongki Kim , Youngsik Kim , Sungjoo Yoo , Sunggu Lee, A case study on the application of real phase-change RAM to main memory subsystem, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Chih-Yen Lai, Gung-Yu Pan, Hsien-Kai Kuo, and Jing-Yang Jou. 2014. A read-write aware DRAM scheduling for power reduction in multi-core systems. In Proceedings of 19th Asia and South Pacific Design Automation Conference (ASP-DAC). 604--609.
Chung Lam. 2008. Cell design considerations for phase change memory as a universal memory. In Proceedings of International Conference on VLSI Technology, Systems and Applications. 132--133.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Chang Joo Lee, Eiman Ebrahimi, Veynu Narasiman, Onur Mutlu, and Yale N. Patt. 2010a. DRAM-aware last-level cache replacement. HPS Tech. Rep. TR-HPS-2010-007.
Chang Joo Lee, Veynu Narasiman, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2010b. DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems. HPS Tech. Rep. TR-HPS-2010-002.
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Bing Li , ShuChang Shan , Yu Hu , Xiaowei Li, Partial-SET: write speedup of PCM main memory, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Jiayin Li , Kartik Mohanram, Write-once-memory-code phase change memory, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
John D. McCalpin. 1995. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter.
Micron-DDR3. 4Gb DDR3 SDRAM, MT41J512M8-64Megx8x8 banks. http://www.micron.com/products/dram/ddr3-sdram.
Micron-LPDDR2. 4Gb LPDDR2 SDRAM, MT42L256M16D1-32Megx16x8 banks. http://www.micron.com/products/dram/mobile-lpdram?
Azalia Mirhoseini , Miodrag Potkonjak , Farinaz Koushanfar, Coding-based energy minimization for phase change memory, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228374]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Chitra Natarajan , Bruce Christenson , Fayé Briggs, A study of performance impact of memory controller features in multi-processor server environment, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.80-87, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054954]
Dimin Niu , Yibo Chen , Xiangyu Dong , Yuan Xie, Energy and performance driven circuit design for emerging phase-change memory, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, Inc., New York, NY, 2009
Hyunsun Park , Sungjoo Yoo , Sunggu Lee, Power management of hybrid DRAM/PRAM-based main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024738]
Matt Poremba , Yuan Xie, NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.392-397, August 19-21, 2012[doi>10.1109/ISVLSI.2012.82]
Moinuddin K. Qureshi, Michele M. Franceschini, and Luis A. Lastras-montao. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Roberto Rodríguez-Rodríguez , Fernando Castro , Daniel Chaver , Luis Pinuel , Francisco Tirado, Reducing writes in phase-change memory environments by using efficient cache replacement policies, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Jun Shao , Brian T. Davis, A Burst Scheduling Access Reordering Mechanism, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.285-294, February 10-14, 2007[doi>10.1109/HPCA.2007.346206]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Guangyu Sun , Dimin Niu , Jin Ouyang , Yuan Xie, A frequent-value based PRAM memory architecture, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.211-216, January 25-28, 2011, Yokohama, Japan
Zhe Wang , Samira M. Khan , Daniel A. Jiménez, Improving writeback efficiency with decoupled last-write prediction, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Jianhui Yue , Yifeng Zhu, Exploiting subarrays inside a bank to improve phase change memory performance, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Guangfei Zhang , Huandong Wang , Xinke Chen , Shuai Huang , Peng Li, Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228517]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
XianWei Zhang , Lei Jiang , Youtao Zhang , Chuanjun Zhang , Jun Yang, WoM-SET: low power proactive-SET-based PCM write using WoM code, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
Miao Zhou , Yu Du , Bruce Childers , Rami Melhem , Daniel Mossé, Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012[doi>10.1145/2086696.2086732]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
