// Seed: 2229913808
module module_0 (
    input uwire id_0
    , id_18,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input wand id_16
);
  logic id_19 = id_5;
  logic id_20;
  ;
  assign module_1.id_6 = 0;
  assign {id_2, id_16, id_14, 1 && (id_20) || -1 * 'b0 - id_5} = 1;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output wor id_5,
    output uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output wire id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15,
    output tri id_16,
    input wire id_17,
    output uwire id_18,
    input wor id_19,
    input supply0 id_20,
    input wand id_21,
    input tri0 id_22,
    output wor id_23,
    output tri0 id_24,
    output uwire id_25,
    input tri id_26,
    input tri0 id_27,
    input wand id_28,
    output wire id_29,
    input uwire id_30,
    input tri1 id_31,
    output tri id_32
);
  wire id_34;
  or primCall (
      id_29,
      id_19,
      id_28,
      id_4,
      id_22,
      id_21,
      id_14,
      id_2,
      id_34,
      id_20,
      id_10,
      id_15,
      id_31,
      id_27,
      id_13,
      id_17,
      id_26,
      id_7,
      id_30
  );
  module_0 modCall_1 (
      id_4,
      id_19,
      id_26,
      id_12,
      id_9,
      id_28,
      id_3,
      id_23,
      id_14,
      id_18,
      id_30,
      id_30,
      id_23,
      id_24,
      id_10,
      id_5,
      id_19
  );
endmodule
