# Fri Jun  1 17:48:30 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Encoding state machine state[3:0] (in view: work.game_fsm_state(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
   00000000000000000000000000000011 -> 11
@N: MO225 :"c:\lscc\diamond\3.10_x64\bin\nt64\finalproject\game_fsm.sv":15:1:15:9|There are no possible illegal states for state machine state[3:0] (in view: work.game_fsm_state(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\tristan thompson\downloads\hvsync_generator\hvsync_generator.sv":20:0:20:5|Found counter in view:work.renderer(verilog) instance syncgen.CounterY[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MF578 :"c:\lscc\diamond\3.10_x64\bin\nt64\finalproject\physicscontroller.sv":47:1:47:9|Incompatible asynchronous control logic preventing generated clock conversion of gamelogic.game.ball.collision_latch (in view: work.tennis(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.96ns		  66 /        96

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock clock_counter|clk_o_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 95 clock pin(s) of sequential element(s)
0 instances converted, 95 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc_int             OSCH                   95         render_syncgen_vga_HS_iio     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 143MB)

Writing Analyst data base C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

@W: MT420 |Found inferred clock tennis|clk_inferred_clock with period 41.36ns. Please declare a user-defined clock on object "n:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun  1 17:48:32 2018
#


Top view:               tennis
Requested Frequency:    24.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 30.557

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
tennis|clk_inferred_clock     24.2 MHz      92.6 MHz      41.356        10.800        30.557     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
tennis|clk_inferred_clock  tennis|clk_inferred_clock  |  41.356      30.557  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: tennis|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                             Arrival           
Instance                        Reference                     Type        Pin     Net                Time        Slack 
                                Clock                                                                                  
-----------------------------------------------------------------------------------------------------------------------
gamelogic.game.ball.x[1]        tennis|clk_inferred_clock     FD1P3DX     Q       ball_x[1]          1.204       30.557
gamelogic.game.ball.y[1]        tennis|clk_inferred_clock     FD1P3BX     Q       ball_y[1]          1.204       30.557
gamelogic.game.ball.x[2]        tennis|clk_inferred_clock     FD1P3BX     Q       ball_x[2]          1.180       30.724
gamelogic.game.ball.x[3]        tennis|clk_inferred_clock     FD1P3DX     Q       ball_x[3]          1.180       30.724
gamelogic.game.ball.y[2]        tennis|clk_inferred_clock     FD1P3DX     Q       ball_y[2]          1.180       30.724
gamelogic.game.ball.y[3]        tennis|clk_inferred_clock     FD1P3DX     Q       ball_y[3]          1.180       30.724
gamelogic.game.player1.x[1]     tennis|clk_inferred_clock     FD1P3DX     Q       p1_paddle_x[1]     1.204       30.813
gamelogic.game.ball.x[4]        tennis|clk_inferred_clock     FD1P3DX     Q       ball_x[4]          1.180       30.866
gamelogic.game.ball.x[5]        tennis|clk_inferred_clock     FD1P3BX     Q       ball_x[5]          1.180       30.866
gamelogic.game.ball.y[4]        tennis|clk_inferred_clock     FD1P3BX     Q       ball_y[4]          1.180       30.866
=======================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                        Required           
Instance                      Reference                     Type         Pin     Net                          Time         Slack 
                              Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------
render_vga_rio                tennis|clk_inferred_clock     OFS1P3JX     PD      N_34                         40.554       30.557
render_vga_bio                tennis|clk_inferred_clock     OFS1P3IX     D       N_674_0                      41.251       30.805
render_vga_gio                tennis|clk_inferred_clock     OFS1P3DX     D       render.vga_g_3               41.251       30.813
gamelogic.game.ball.dx[1]     tennis|clk_inferred_clock     FD1P3BX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[2]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[3]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[4]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[5]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[6]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
gamelogic.game.ball.dx[7]     tennis|clk_inferred_clock     FD1P3DX      SP      collision_latch_RNINO4F1     40.885       31.352
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      41.356
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.554

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.557

    Number of logic level(s):                9
    Starting point:                          gamelogic.game.ball.x[1] / Q
    Ending point:                            render_vga_rio / PD
    The start point is clocked by            tennis|clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            tennis|clk_inferred_clock [rising] on pin SCLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
gamelogic.game.ball.x[1]        FD1P3DX      Q        Out     1.204     1.204       -         
ball_x[1]                       Net          -        -       -         -           7         
render.un1_ball_x_cry_0_0       CCU2D        A1       In      0.000     1.204       -         
render.un1_ball_x_cry_0_0       CCU2D        COUT     Out     1.544     2.748       -         
un1_ball_x_cry_0                Net          -        -       -         -           1         
render.un1_ball_x_cry_1_0       CCU2D        CIN      In      0.000     2.748       -         
render.un1_ball_x_cry_1_0       CCU2D        S0       Out     1.549     4.297       -         
un1_ball_x_cry_1_0_S0           Net          -        -       -         -           1         
render.un1_ball_x_1_cry_1_0     CCU2D        B1       In      0.000     4.297       -         
render.un1_ball_x_1_cry_1_0     CCU2D        COUT     Out     1.544     5.842       -         
un1_ball_x_1_cry_2              Net          -        -       -         -           1         
render.un1_ball_x_1_cry_3_0     CCU2D        CIN      In      0.000     5.842       -         
render.un1_ball_x_1_cry_3_0     CCU2D        COUT     Out     0.143     5.985       -         
un1_ball_x_1_cry_4              Net          -        -       -         -           1         
render.un1_ball_x_1_cry_5_0     CCU2D        CIN      In      0.000     5.985       -         
render.un1_ball_x_1_cry_5_0     CCU2D        COUT     Out     0.143     6.127       -         
un1_ball_x_1_cry_6              Net          -        -       -         -           1         
render.un1_ball_x_1_cry_7_0     CCU2D        CIN      In      0.000     6.127       -         
render.un1_ball_x_1_cry_7_0     CCU2D        COUT     Out     0.143     6.270       -         
un1_ball_x_1_cry_8              Net          -        -       -         -           1         
render.un1_ball_x_1_cry_9_0     CCU2D        CIN      In      0.000     6.270       -         
render.un1_ball_x_1_cry_9_0     CCU2D        S1       Out     1.549     7.819       -         
un1_ball_x_1_cry_9_i            Net          -        -       -         -           1         
render.un1_CounterX_4           ORCALUT4     C        In      0.000     7.819       -         
render.un1_CounterX_4           ORCALUT4     Z        Out     1.089     8.908       -         
un1_draw_start_1_sn             Net          -        -       -         -           2         
render.vga_r_3_0_a2             ORCALUT4     C        In      0.000     8.908       -         
render.vga_r_3_0_a2             ORCALUT4     Z        Out     1.089     9.997       -         
N_34                            Net          -        -       -         -           2         
render_vga_rio                  OFS1P3JX     PD       In      0.000     9.997       -         
==============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3lf_6900c-5

Register bits: 95 of 54912 (0%)
PIC Latch:       0
I/O cells:       9


Details:
CCU2D:          124
FD1P3AX:        12
FD1P3BX:        12
FD1P3DX:        34
FD1S3AX:        11
FD1S3DX:        21
GSR:            1
IB:             4
INV:            6
OB:             5
OFS1P3DX:       1
OFS1P3IX:       1
OFS1P3JX:       3
ORCALUT4:       59
OSCH:           1
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jun  1 17:48:32 2018

###########################################################]
