Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 15:50:15 2020
| Host         : ZJZL-20200722UD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_top_timing_summary_routed.rpt -pb Gyro_top_timing_summary_routed.pb -rpx Gyro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART0_Ctrl/UART0/Clk_UART/Clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART0_Ctrl/UART0/Clk_UART/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 749 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.431        0.000                      0                 1116        0.035        0.000                      0                 1116        3.000        0.000                       0                   755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.431        0.000                      0                 1116        0.109        0.000                      0                 1116        4.500        0.000                       0                   751  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.432        0.000                      0                 1116        0.109        0.000                      0                 1116        4.500        0.000                       0                   751  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.431        0.000                      0                 1116        0.035        0.000                      0                 1116  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.431        0.000                      0                 1116        0.035        0.000                      0                 1116  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.462ns (57.860%)  route 1.065ns (42.140%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630    -0.789    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y3          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.333 f  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/Q
                         net (fo=4, routed)           1.065     0.732    UART0_Ctrl/UART0/Clk_UART/Count_reg[2]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.856 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.856    UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.369 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.369    UART0_Ctrl/UART0/Clk_UART/flag0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.486 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.486    UART0_Ctrl/UART0/Clk_UART/flag0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.738 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.738    UART0_Ctrl/UART0/Clk_UART/flag0
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.511     3.602    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.172    
                         clock uncertainty           -0.074     4.098    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.071     4.169    UART0_Ctrl/UART0/Clk_UART/flag_reg
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.931ns  (logic 0.583ns (30.185%)  route 1.348ns (69.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.697     6.143    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y6          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X27Y4          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[2]
    SLICE_X26Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[2]_i_1_n_0
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.120    -0.428    UART0_Ctrl/data_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.949%)  route 0.232ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X14Y4          FDCE                                         r  UART0_Ctrl/data_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.413 r  UART0_Ctrl/data_5_reg[1]/Q
                         net (fo=1, routed)           0.232    -0.181    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[41]
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/C
                         clock pessimism              0.498    -0.300    
    SLICE_X20Y4          FDCE (Hold_fdce_C_D)        -0.006    -0.306    UART0_Ctrl/UART_Package0/data_i_reg[41]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UART0_Ctrl/angley_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/angley_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/angley_data_i_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.336    UART0_Ctrl/angley_data_i_reg_n_0_[5]
    SLICE_X18Y3          LUT2 (Prop_lut2_I0_O)        0.048    -0.288 r  UART0_Ctrl/data_3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/data_3[5]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.131    -0.420    UART0_Ctrl/data_3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=7, routed)           0.080    -0.344    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.120    -0.432    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.059    -0.364    UART0_Ctrl/UART_Package0/tx_wr_data[31]
    SLICE_X20Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1_n_0
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X20Y5          FDCE (Hold_fdce_C_D)         0.092    -0.459    UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.570    -0.556    Gyro_driver0/Gyro_Read_Data_0/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.076    -0.339    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.839    -0.790    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.075    -0.481    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.749%)  route 0.115ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X23Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.305    UART0_Ctrl/magx_data_i_reg_n_0_[14]
    SLICE_X24Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  UART0_Ctrl/data_0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UART0_Ctrl/data_0[6]_i_1_n_0
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X24Y1          FDCE (Hold_fdce_C_D)         0.120    -0.405    UART0_Ctrl/data_0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X11Y3          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X14Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.258 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120    -0.405    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X15Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/data_0_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[1]
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X17Y2          FDCE (Hold_fdce_C_D)         0.070    -0.456    UART0_Ctrl/UART_Package0/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Gyro_driver0/temperature_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.902%)  route 0.126ns (47.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    Gyro_driver0/clk_out1
    SLICE_X23Y2          FDCE                                         r  Gyro_driver0/temperature_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Gyro_driver0/temperature_data_o_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.295    Ram/D[5]
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    Ram/clk_out1
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X26Y2          FDRE (Hold_fdre_C_D)         0.076    -0.449    Ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y3      Gyro_driver0/anglez_data_o_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y3      Gyro_driver0/anglez_data_o_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.462ns (57.860%)  route 1.065ns (42.140%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630    -0.789    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y3          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.333 f  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/Q
                         net (fo=4, routed)           1.065     0.732    UART0_Ctrl/UART0/Clk_UART/Count_reg[2]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.856 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.856    UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.369 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.369    UART0_Ctrl/UART0/Clk_UART/flag0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.486 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.486    UART0_Ctrl/UART0/Clk_UART/flag0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.738 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.738    UART0_Ctrl/UART0/Clk_UART/flag0
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.511     3.602    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.172    
                         clock uncertainty           -0.074     4.099    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.071     4.170    UART0_Ctrl/UART0/Clk_UART/flag_reg
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.931ns  (logic 0.583ns (30.185%)  route 1.348ns (69.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.697     6.143    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X16Y6          FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0_Ctrl/UART0/Clk_UART/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X27Y4          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[2]
    SLICE_X26Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[2]_i_1_n_0
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.120    -0.428    UART0_Ctrl/data_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.949%)  route 0.232ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X14Y4          FDCE                                         r  UART0_Ctrl/data_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.413 r  UART0_Ctrl/data_5_reg[1]/Q
                         net (fo=1, routed)           0.232    -0.181    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[41]
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/C
                         clock pessimism              0.498    -0.300    
    SLICE_X20Y4          FDCE (Hold_fdce_C_D)        -0.006    -0.306    UART0_Ctrl/UART_Package0/data_i_reg[41]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UART0_Ctrl/angley_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/angley_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/angley_data_i_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.336    UART0_Ctrl/angley_data_i_reg_n_0_[5]
    SLICE_X18Y3          LUT2 (Prop_lut2_I0_O)        0.048    -0.288 r  UART0_Ctrl/data_3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/data_3[5]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.131    -0.420    UART0_Ctrl/data_3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=7, routed)           0.080    -0.344    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.120    -0.432    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.059    -0.364    UART0_Ctrl/UART_Package0/tx_wr_data[31]
    SLICE_X20Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1_n_0
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X20Y5          FDCE (Hold_fdce_C_D)         0.092    -0.459    UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.570    -0.556    Gyro_driver0/Gyro_Read_Data_0/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.076    -0.339    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.839    -0.790    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.075    -0.481    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.749%)  route 0.115ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X23Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.305    UART0_Ctrl/magx_data_i_reg_n_0_[14]
    SLICE_X24Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  UART0_Ctrl/data_0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UART0_Ctrl/data_0[6]_i_1_n_0
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X24Y1          FDCE (Hold_fdce_C_D)         0.120    -0.405    UART0_Ctrl/data_0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X11Y3          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X14Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.258 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120    -0.405    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X15Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/data_0_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[1]
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X17Y2          FDCE (Hold_fdce_C_D)         0.070    -0.456    UART0_Ctrl/UART_Package0/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Gyro_driver0/temperature_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.902%)  route 0.126ns (47.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    Gyro_driver0/clk_out1
    SLICE_X23Y2          FDCE                                         r  Gyro_driver0/temperature_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Gyro_driver0/temperature_data_o_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.295    Ram/D[5]
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    Ram/clk_out1
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X26Y2          FDRE (Hold_fdre_C_D)         0.076    -0.449    Ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       Gyro_driver0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_driver0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y3      Gyro_driver0/anglez_data_o_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y3      Gyro_driver0/anglez_data_o_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.462ns (57.860%)  route 1.065ns (42.140%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630    -0.789    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y3          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.333 f  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/Q
                         net (fo=4, routed)           1.065     0.732    UART0_Ctrl/UART0/Clk_UART/Count_reg[2]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.856 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.856    UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.369 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.369    UART0_Ctrl/UART0/Clk_UART/flag0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.486 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.486    UART0_Ctrl/UART0/Clk_UART/flag0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.738 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.738    UART0_Ctrl/UART0/Clk_UART/flag0
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.511     3.602    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.172    
                         clock uncertainty           -0.074     4.098    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.071     4.169    UART0_Ctrl/UART0/Clk_UART/flag_reg
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.931ns  (logic 0.583ns (30.185%)  route 1.348ns (69.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.697     6.143    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y6          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X27Y4          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[2]
    SLICE_X26Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[2]_i_1_n_0
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.120    -0.354    UART0_Ctrl/data_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.949%)  route 0.232ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X14Y4          FDCE                                         r  UART0_Ctrl/data_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.413 r  UART0_Ctrl/data_5_reg[1]/Q
                         net (fo=1, routed)           0.232    -0.181    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[41]
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/C
                         clock pessimism              0.498    -0.300    
                         clock uncertainty            0.074    -0.226    
    SLICE_X20Y4          FDCE (Hold_fdce_C_D)        -0.006    -0.232    UART0_Ctrl/UART_Package0/data_i_reg[41]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UART0_Ctrl/angley_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/angley_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/angley_data_i_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.336    UART0_Ctrl/angley_data_i_reg_n_0_[5]
    SLICE_X18Y3          LUT2 (Prop_lut2_I0_O)        0.048    -0.288 r  UART0_Ctrl/data_3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/data_3[5]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.131    -0.346    UART0_Ctrl/data_3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=7, routed)           0.080    -0.344    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.120    -0.358    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.059    -0.364    UART0_Ctrl/UART_Package0/tx_wr_data[31]
    SLICE_X20Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1_n_0
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X20Y5          FDCE (Hold_fdce_C_D)         0.092    -0.385    UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.570    -0.556    Gyro_driver0/Gyro_Read_Data_0/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.076    -0.339    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.839    -0.790    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.075    -0.407    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.749%)  route 0.115ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X23Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.305    UART0_Ctrl/magx_data_i_reg_n_0_[14]
    SLICE_X24Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  UART0_Ctrl/data_0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UART0_Ctrl/data_0[6]_i_1_n_0
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X24Y1          FDCE (Hold_fdce_C_D)         0.120    -0.331    UART0_Ctrl/data_0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X11Y3          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X14Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.258 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120    -0.331    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X15Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/data_0_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[1]
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X17Y2          FDCE (Hold_fdce_C_D)         0.070    -0.382    UART0_Ctrl/UART_Package0/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_driver0/temperature_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.902%)  route 0.126ns (47.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    Gyro_driver0/clk_out1
    SLICE_X23Y2          FDCE                                         r  Gyro_driver0/temperature_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Gyro_driver0/temperature_data_o_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.295    Ram/D[5]
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    Ram/clk_out1
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X26Y2          FDRE (Hold_fdre_C_D)         0.076    -0.375    Ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.462ns (57.860%)  route 1.065ns (42.140%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630    -0.789    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y3          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.333 f  UART0_Ctrl/UART0/Clk_UART/Count_reg[2]/Q
                         net (fo=4, routed)           1.065     0.732    UART0_Ctrl/UART0/Clk_UART/Count_reg[2]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.856 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.856    UART0_Ctrl/UART0/Clk_UART/flag0_carry_i_4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.369 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.369    UART0_Ctrl/UART0/Clk_UART/flag0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.486 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.486    UART0_Ctrl/UART0/Clk_UART/flag0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.738 r  UART0_Ctrl/UART0/Clk_UART/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.738    UART0_Ctrl/UART0/Clk_UART/flag0
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.511     3.602    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X14Y8          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.172    
                         clock uncertainty           -0.074     4.098    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.071     4.169    UART0_Ctrl/UART0/Clk_UART/flag_reg
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[4]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[5]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[6]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.323%)  route 1.405ns (70.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.753     6.199    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y4          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[7]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[10]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[11]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[8]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.961%)  route 1.363ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.711     6.157    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y5          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[9]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.931ns  (logic 0.583ns (30.185%)  route 1.348ns (69.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 4.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.630     4.211    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X15Y9          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.459     4.670 r  UART0_Ctrl/UART0/Clk_UART/Is_Odd_reg/Q
                         net (fo=3, routed)           0.652     5.322    UART0_Ctrl/UART0/Clk_UART/Is_Odd
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.446 r  UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1/O
                         net (fo=32, routed)          0.697     6.143    UART0_Ctrl/UART0/Clk_UART/Count[0]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         1.510     8.601    UART0_Ctrl/UART0/Clk_UART/clk_out1
    SLICE_X16Y6          FDRE                                         r  UART0_Ctrl/UART0/Clk_UART/Count_reg[12]/C
                         clock pessimism              0.570     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X16Y6          FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0_Ctrl/UART0/Clk_UART/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X27Y4          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[2]
    SLICE_X26Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[2]_i_1_n_0
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X26Y4          FDCE                                         r  UART0_Ctrl/data_1_reg[2]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.120    -0.354    UART0_Ctrl/data_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.949%)  route 0.232ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X14Y4          FDCE                                         r  UART0_Ctrl/data_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.413 r  UART0_Ctrl/data_5_reg[1]/Q
                         net (fo=1, routed)           0.232    -0.181    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[41]
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y4          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[41]/C
                         clock pessimism              0.498    -0.300    
                         clock uncertainty            0.074    -0.226    
    SLICE_X20Y4          FDCE (Hold_fdce_C_D)        -0.006    -0.232    UART0_Ctrl/UART_Package0/data_i_reg[41]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UART0_Ctrl/angley_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/angley_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/angley_data_i_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.336    UART0_Ctrl/angley_data_i_reg_n_0_[5]
    SLICE_X18Y3          LUT2 (Prop_lut2_I0_O)        0.048    -0.288 r  UART0_Ctrl/data_3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/data_3[5]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_3_reg[5]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.131    -0.346    UART0_Ctrl/data_3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=7, routed)           0.080    -0.344    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[2]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.120    -0.358    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.562    -0.564    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.059    -0.364    UART0_Ctrl/UART_Package0/tx_wr_data[31]
    SLICE_X20Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/UART_Package0/tx_wr_data[23]_i_1_n_0
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.831    -0.798    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y5          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X20Y5          FDCE (Hold_fdce_C_D)         0.092    -0.385    UART0_Ctrl/UART_Package0/tx_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.570    -0.556    Gyro_driver0/Gyro_Read_Data_0/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_driver0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.076    -0.339    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.839    -0.790    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X0Y3           FDCE                                         r  Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.075    -0.407    Gyro_driver0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.749%)  route 0.115ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    UART0_Ctrl/clk_out1
    SLICE_X23Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/magx_data_i_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.305    UART0_Ctrl/magx_data_i_reg_n_0_[14]
    SLICE_X24Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  UART0_Ctrl/data_0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UART0_Ctrl/data_0[6]_i_1_n_0
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X24Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[6]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X24Y1          FDCE (Hold_fdce_C_D)         0.120    -0.331    UART0_Ctrl/data_0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X11Y3          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X14Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.258 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X14Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120    -0.331    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.566    -0.560    UART0_Ctrl/clk_out1
    SLICE_X15Y1          FDCE                                         r  UART0_Ctrl/data_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/data_0_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.303    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[1]
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[1]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X17Y2          FDCE (Hold_fdce_C_D)         0.070    -0.382    UART0_Ctrl/UART_Package0/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_driver0/temperature_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.902%)  route 0.126ns (47.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.565    -0.561    Gyro_driver0/clk_out1
    SLICE_X23Y2          FDCE                                         r  Gyro_driver0/temperature_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Gyro_driver0/temperature_data_o_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.295    Ram/D[5]
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=749, routed)         0.835    -0.794    Ram/clk_out1
    SLICE_X26Y2          FDRE                                         r  Ram/mem_reg[0][5]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X26Y2          FDRE (Hold_fdre_C_D)         0.076    -0.375    Ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.080    





