The problem is that the carryâ€“chain of the 4â€‘bit full adder is wired outâ€of-sequence. In a rippleâ€“carry adder the carry output from one bit must feed directly into the next bitâ€™s carry input; however, in the full_add_4bit module the wires connecting the instances are mixed up. For example:

â€¢ The output carry from the first bit (fa1) is assigned to w_carry1, but then the second bit (fa2) uses w_carry3 as its carry input (instead of w_carry1).

â€¢ Similarly, fa3 takes its carry input from w_carry1 (the first bitâ€™s carry) when it should be using the carry from fa2, and fa4â€™s carry input comes from w_carry2 when it should come from the previous stageâ€™s output.

Because the carry signals are connected in the wrong order, the overall addition produces an incorrect result (for instance, 3 + 5 should equal 8, but with the wrong carry chain the test bench sees â€œ10010â€ instead of â€œ01000â€).

To fix this, reâ€‘wire the chain so that the carry output of one full adder feeds directly into the carry input of the next. One correct approach is:

â€ƒâ€¢ fa1:â€ƒi_cin = i_cin,â€ƒo_carry â†’ w_carry1  
â€ƒâ€¢ fa2:â€ƒi_cin = w_carry1,â€ƒo_carry â†’ w_carry2  
â€ƒâ€¢ fa3:â€ƒi_cin = w_carry2,â€ƒo_carry â†’ w_carry3  
â€ƒâ€¢ fa4:â€ƒi_cin = w_carry3,â€ƒo_carry â†’ o_carry (final carry)

Making these changes will ensure that the ripple carry adder works as intended and the expected addition results are obtained.

ğŸ” Related Documents:

- source_documents\Quick Start Guide to Verilog.pdf: EXAMPLE 4.5 DESIGN OF A HALF ADDER ............................................................. ............................................................. 56
EXAMPLE 4.6 DESIGN OF A FULL ADDER ............................................................. ............................................................. 57
EXAMPLE 4.7 DESIGN OF A FULL ADDER OUT OF HALF ADDERS .............................................. ............................................. 58...

- source_documents\Quick Start Guide to Verilog.pdf: 11.3.4
Add the functionality to the computer model
from 11.3.3 the ability to perform the addition
instruction ADD_AB. Test your addition instruc-
tion by simulating the following program. The
ï¬rst addition instruction will perform xâ€œFEâ€ +
xâ€œ01â€
Â¼
xâ€œFFâ€
and
assert
the
negative
(N) ï¬‚ag. The second addition instruction will
perform xâ€œ01â€ + xâ€œFFâ€ Â¼ xâ€œ00â€ and assert the
carry (C) and zero (Z) ï¬‚ags. The third addition
instruction will perform xâ€œ7Fâ€ + xâ€œ7Fâ€ Â¼ xâ€œFEâ€...

- source_documents\Quick Start Guide to Verilog.pdf: parallel to each other; thus, the delay through the half adder is due to only one level of logic.
Example 4.5
Design of a half adder
4.2.2 Full Adders
A full adder is a circuit that still produces a sum and carry out, but considers three inputs in the
computations (A, B, and Cin). Example 4.6 shows the design of a full adder using the classical design
56
â€¢
Chapter 4: Structural Design and Hierarchy...

- source_documents\Quick Start Guide to Verilog.pdf: Example 4.9
Structural model of a full adder using two half adders
Example 4.10 shows the structural model of a 4-bit ripple carry adder in Verilog. The RCA is created
by instantiating four full adders. Notice that a logic 1â€™b0 can be directly inserted into the port map of the
ï¬rst full adder to model the behavior of C0 Â¼ 0.
60
â€¢
Chapter 4: Structural Design and Hierarchy...

- source_documents\Quick Start Guide to Verilog.pdf: The ability to implement the carry out logic using the expression Cout Â¼ AB + (A  B)Cin allows us to
implement a full adder with two half adders and the addition of a single OR gate. Example 4.7 shows this
approach. In this new conï¬guration, the sum is produced in two levels of logic while the carry out is
produced in three levels of logic.
Example 4.7
Design of a full adder out of half adders
4.2.3 Ripple Carry Adder (RCA)...

- source_documents\Quick Start Guide to Verilog.pdf: always @ (A, B, ALU_Sel)
begin
case (ALU_Sel)
3â€™b000
: begin //-- Addition
//-- Sum and Carry Flag
{NZVC[0], Result} Â¼ A + B;
//-- Negative Flag
NZVC[3] Â¼ Result[7];
//-- Zero Flag
if (Result Â¼Â¼ 0)
NZVC[2] Â¼ 1;
else
NZVC[2] Â¼ 0;
//-- Twoâ€™s Comp Overflow Flag
if ( ((A[7]Â¼Â¼0) && (B[7]Â¼Â¼0) && (Result[7] Â¼Â¼ 1)) ||
((A[7]Â¼Â¼1) && (B[7]Â¼Â¼1) && (Result[7] Â¼Â¼ 0)) )
NZVC[1] Â¼ 1;
else
NZVC[1] Â¼ 0;
end
:
//-- other ALU operations go here...
:
default
: begin
Result Â¼ 8â€™hXX;
NZVC
Â¼ 4â€™hX;
end
endcase
end...
