==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.383 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.383 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.531 ; gain = 47.496
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] PartA/parta1_2.cpp:15: unsupported memory access on variable 'C' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.109 ; gain = 45.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.109 ; gain = 45.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.660 ; gain = 47.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.918 ; gain = 47.531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_2.cpp:11) in function 'parta1_2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_2.cpp:14) in function 'parta1_2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.734 ; gain = 69.348
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_2.cpp:11:4) in function 'parta1_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartA/parta1_2.cpp:9:3) in function 'parta1_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.734 ; gain = 69.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_5', PartA/parta1_2.cpp:15 on array 'C' and 'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C' (3.25 ns)
	'add' operation ('tmp_5', PartA/parta1_2.cpp:15) (2.55 ns)
	'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_5', PartA/parta1_2.cpp:15 on array 'C' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.012 seconds; current allocated memory: 75.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 76.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_64ns_32ns_96_5_1' to 'parta1_2_mul_64nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_2/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 77.016 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parta1_2_mul_64nsbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 127.766 ; gain = 70.379
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_2.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_2.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_2.
INFO: [HLS 200-112] Total elapsed time: 25.681 seconds; peak allocated memory: 77.016 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.219 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.219 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.512 ; gain = 47.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.766 ; gain = 47.316
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_2.cpp:11) in function 'parta1_2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_2.cpp:14) in function 'parta1_2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 126.715 ; gain = 69.266
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_2.cpp:11:4) in function 'parta1_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartA/parta1_2.cpp:9:3) in function 'parta1_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.715 ; gain = 69.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_5', PartA/parta1_2.cpp:15 on array 'C' and 'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C' (3.25 ns)
	'add' operation ('tmp_5', PartA/parta1_2.cpp:15) (2.55 ns)
	'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_5', PartA/parta1_2.cpp:15 on array 'C' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.248 seconds; current allocated memory: 75.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 76.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_64ns_32ns_96_5_1' to 'parta1_2_mul_64nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_2/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 77.022 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parta1_2_mul_64nsbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 127.457 ; gain = 70.008
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_2.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_2.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_2.
INFO: [HLS 200-112] Total elapsed time: 23.353 seconds; peak allocated memory: 77.022 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.289 ; gain = 46.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.289 ; gain = 46.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.586 ; gain = 47.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.652 ; gain = 47.695
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 126.246 ; gain = 69.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 126.246 ; gain = 69.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.968 seconds; current allocated memory: 75.790 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 75.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 76.305 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 126.246 ; gain = 69.289
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 31.161 seconds; peak allocated memory: 76.305 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.465 ; gain = 46.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.465 ; gain = 46.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 104.969 ; gain = 47.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 104.969 ; gain = 47.871
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 126.777 ; gain = 69.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 126.777 ; gain = 69.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.795 seconds; current allocated memory: 75.697 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 75.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 76.289 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 126.777 ; gain = 69.680
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 28.246 seconds; peak allocated memory: 76.289 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.168 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.168 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.715 ; gain = 47.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.715 ; gain = 47.691
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.586 ; gain = 69.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.586 ; gain = 69.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.316 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 126.586 ; gain = 69.563
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 21.743 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.348 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.348 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.574 ; gain = 47.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.574 ; gain = 47.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 126.258 ; gain = 69.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 126.258 ; gain = 69.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.364 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 126.258 ; gain = 69.215
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 35.516 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.391 ; gain = 45.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.391 ; gain = 45.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.516 ; gain = 46.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 104.770 ; gain = 47.180
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 125.785 ; gain = 68.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 125.785 ; gain = 68.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.876 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 125.789 ; gain = 68.199
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 30.69 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'unop_mm' is not invoked in the test bench.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.348 ; gain = 45.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.348 ; gain = 45.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.641 ; gain = 47.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.895 ; gain = 47.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.742 ; gain = 69.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.742 ; gain = 69.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.667 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 126.742 ; gain = 69.129
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 23.098 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'unop_mm' is not invoked in the test bench.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.430 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.430 ; gain = 46.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.555 ; gain = 47.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.555 ; gain = 47.484
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.699 ; gain = 69.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 126.699 ; gain = 69.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.451 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 126.699 ; gain = 69.629
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 22.151 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.367 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.367 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 104.516 ; gain = 47.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 104.770 ; gain = 47.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 126.152 ; gain = 68.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 126.152 ; gain = 68.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.4 seconds; current allocated memory: 75.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 75.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 76.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 126.152 ; gain = 68.707
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 25.201 seconds; peak allocated memory: 76.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.559 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.559 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.512 ; gain = 47.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.766 ; gain = 47.488
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.188 ; gain = 68.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.188 ; gain = 68.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.097 seconds; current allocated memory: 75.730 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 75.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 76.323 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 126.188 ; gain = 68.910
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 22.556 seconds; peak allocated memory: 76.323 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.410 ; gain = 46.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.410 ; gain = 46.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.816 ; gain = 47.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 105.070 ; gain = 48.105
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_2.cpp:11) in function 'parta1_2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_2.cpp:14) in function 'parta1_2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.684 ; gain = 69.719
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_2.cpp:11:4) in function 'parta1_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartA/parta1_2.cpp:9:3) in function 'parta1_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 126.684 ; gain = 69.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_8', PartA/parta1_2.cpp:15 on array 'C' and 'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_4', PartA/parta1_2.cpp:15) (3.36 ns)
	'add' operation ('tmp_9', PartA/parta1_2.cpp:15) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_2.cpp:15) (0 ns)
	'load' operation ('B_load', PartA/parta1_2.cpp:15) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.212 seconds; current allocated memory: 75.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 76.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_64ns_32ns_96_5_1' to 'parta1_2_mul_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_mul_8ns_15s_15_1_1' to 'parta1_2_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_2_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_2_mac_muladEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_2/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 76.790 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parta1_2_mul_64nsbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 127.430 ; gain = 70.465
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_2.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_2.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_2.
INFO: [HLS 200-112] Total elapsed time: 25.023 seconds; peak allocated memory: 76.790 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
