{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484150331808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484150331810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 16:58:51 2017 " "Processing started: Wed Jan 11 16:58:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484150331810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484150331810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484150331811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484150332091 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 45 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332177 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 48 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332177 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 51 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332177 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 54 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332178 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 62 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332178 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 67 45 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332178 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 73 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332178 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 79 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lauf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauf " "Found entity 1: lauf" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schiebe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file schiebe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 schiebe " "Found entity 1: schiebe" {  } { { "schiebe.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/schiebe.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332184 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 75 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484150332185 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 21 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150332185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_conv-behave " "Found design unit 1: hex_conv-behave" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332640 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_conv " "Found entity 1: hex_conv" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauf " "Elaborating entity \"lauf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484150332741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schiebe schiebe:register " "Elaborating entity \"schiebe\" for hierarchy \"schiebe:register\"" {  } { { "lauf.tdf" "register" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 20 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332749 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "SERIN " "Variable or input pin \"SERIN\" is defined but never used." {  } { { "schiebe.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/schiebe.tdf" 4 1 0 } } { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 20 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1484150332751 "|lauf|schiebe:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:warten_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "warten_counter" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:warten_counter " "Elaborated megafunction instantiation \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150332836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:warten_counter " "Instantiated megafunction \"lpm_counter:warten_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 400 " "Parameter \"LPM_SVALUE\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332837 ""}  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150332837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2lj " "Found entity 1: cntr_2lj" {  } { { "db/cntr_2lj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_2lj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2lj lpm_counter:warten_counter\|cntr_2lj:auto_generated " "Elaborating entity \"cntr_2lj\" for hierarchy \"lpm_counter:warten_counter\|cntr_2lj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teiler teiler:taktgeber " "Elaborating entity \"teiler\" for hierarchy \"teiler:taktgeber\"" {  } { { "lauf.tdf" "taktgeber" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 22 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:taktgeber\|lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter6\"" {  } { { "teiler.tdf" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:taktgeber\|lpm_counter:counter6 " "Elaborated megafunction instantiation \"teiler:taktgeber\|lpm_counter:counter6\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150332903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:taktgeber\|lpm_counter:counter6 " "Instantiated megafunction \"teiler:taktgeber\|lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332903 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150332903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7g " "Found entity 1: cntr_l7g" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150332958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l7g teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated " "Elaborating entity \"cntr_l7g\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:taktgeber\|lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:taktgeber\|lpm_counter:counter12 " "Elaborated megafunction instantiation \"teiler:taktgeber\|lpm_counter:counter12\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150332966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:taktgeber\|lpm_counter:counter12 " "Instantiated megafunction \"teiler:taktgeber\|lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 3906 " "Parameter \"LPM_SVALUE\" = \"3906\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150332966 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0nj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0nj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0nj " "Found entity 1: cntr_0nj" {  } { { "db/cntr_0nj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_0nj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150333020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150333020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0nj teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated " "Elaborating entity \"cntr_0nj\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150333021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_conv hex_conv:n " "Elaborating entity \"hex_conv\" for hierarchy \"hex_conv:n\"" {  } { { "lauf.tdf" "n" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 23 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150333024 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex hex_conv.vhd(15) " "VHDL Process Statement warning at hex_conv.vhd(15): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] hex_conv.vhd(15) " "Inferred latch for \"hex\[0\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] hex_conv.vhd(15) " "Inferred latch for \"hex\[1\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] hex_conv.vhd(15) " "Inferred latch for \"hex\[2\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] hex_conv.vhd(15) " "Inferred latch for \"hex\[3\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] hex_conv.vhd(15) " "Inferred latch for \"hex\[4\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333026 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] hex_conv.vhd(15) " "Inferred latch for \"hex\[5\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333027 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] hex_conv.vhd(15) " "Inferred latch for \"hex\[6\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150333027 "|lauf|hex_conv:n"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484150333676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150333676 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[3\] " "No output dependent on input pin \"T\[3\]\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150333754 "|lauf|T[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mod_serin " "No output dependent on input pin \"mod_serin\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150333754 "|lauf|mod_serin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484150333754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484150333755 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484150333755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484150333755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484150333755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484150333767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 16:58:53 2017 " "Processing ended: Wed Jan 11 16:58:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484150333767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484150333767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484150333767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484150333767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484150335985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484150335986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 16:58:55 2017 " "Processing started: Wed Jan 11 16:58:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484150335986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484150335986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lauf -c lauf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484150335987 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484150336025 ""}
{ "Info" "0" "" "Project  = lauf" {  } {  } 0 0 "Project  = lauf" 0 0 "Fitter" 0 0 1484150336028 ""}
{ "Info" "0" "" "Revision = lauf" {  } {  } 0 0 "Revision = lauf" 0 0 "Fitter" 0 0 1484150336028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484150336135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lauf EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lauf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484150336140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484150336163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484150336163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484150336410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484150336422 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484150336874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484150336874 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484150336874 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484150336874 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484150336883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484150336883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484150336883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484150336883 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 30 " "No exact pin location assignment(s) for 1 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mod_serin " "Pin mod_serin not assigned to an exact location on the device" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { mod_serin } } } { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 15 0 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mod_serin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484150336940 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484150336940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauf.sdc " "Synopsys Design Constraints File file not found: 'lauf.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484150337065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484150337065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150337069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1484150337069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484150337071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[5\] " "Destination node teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 64 19 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[4\] " "Destination node teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 64 19 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[3\] " "Destination node teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 64 19 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[2\] " "Destination node teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 64 19 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[1\] " "Destination node teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 64 19 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s6 " "Destination node s6" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 19 2 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484150337088 ""}  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { CLOCK } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/sebi/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484150337088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teiler:taktgeber\|flipflop  " "Automatically promoted node teiler:taktgeber\|flipflop " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484150337089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:taktgeber\|flipflop~0 " "Destination node teiler:taktgeber\|flipflop~0" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 12 1 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|flipflop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484150337089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484150337089 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 12 1 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { teiler:taktgeber|flipflop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484150337089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484150337156 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484150337157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484150337157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484150337159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484150337160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484150337161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484150337161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484150337161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484150337181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484150337182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484150337182 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484150337186 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484150337186 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484150337186 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 14 22 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484150337189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484150337189 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484150337189 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484150337200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484150338342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484150338461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484150338473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484150339224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484150339224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484150339309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/lauflicht/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484150340161 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484150340161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484150340489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484150340491 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484150340491 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484150340503 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484150340508 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[4\] 0 " "Pin \"out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[5\] 0 " "Pin \"out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[6\] 0 " "Pin \"out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[7\] 0 " "Pin \"out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status_out 0 " "Pin \"status_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[0\] 0 " "Pin \"hex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[1\] 0 " "Pin \"hex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[2\] 0 " "Pin \"hex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[3\] 0 " "Pin \"hex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[4\] 0 " "Pin \"hex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[5\] 0 " "Pin \"hex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[6\] 0 " "Pin \"hex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484150340518 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1484150340518 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484150340677 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484150340698 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484150340844 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484150341144 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1484150341174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebi/studium/elektronik/fpga/d3/lauflicht/output_files/lauf.fit.smsg " "Generated suppressed messages file /home/sebi/studium/elektronik/fpga/d3/lauflicht/output_files/lauf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484150341267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484150341392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 16:59:01 2017 " "Processing ended: Wed Jan 11 16:59:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484150341392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484150341392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484150341392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484150341392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484150343592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484150343594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 16:59:03 2017 " "Processing started: Wed Jan 11 16:59:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484150343594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484150343594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lauf -c lauf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484150343594 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484150344603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484150344646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484150345098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 16:59:05 2017 " "Processing ended: Wed Jan 11 16:59:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484150345098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484150345098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484150345098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484150345098 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484150345185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484150346892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484150346893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 16:59:06 2017 " "Processing started: Wed Jan 11 16:59:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484150346893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484150346893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lauf -c lauf " "Command: quartus_sta lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484150346894 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484150346934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484150347100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484150347129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484150347129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauf.sdc " "Synopsys Design Constraints File file not found: 'lauf.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484150347201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484150347201 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:taktgeber\|flipflop teiler:taktgeber\|flipflop " "create_clock -period 1.000 -name teiler:taktgeber\|flipflop teiler:taktgeber\|flipflop" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " "create_clock -period 1.000 -name teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name status_in status_in " "create_clock -period 1.000 -name status_in status_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347204 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1484150347206 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484150347208 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1484150347217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484150347224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.329 " "Worst-case setup slack is -2.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329       -30.773 CLOCK  " "   -2.329       -30.773 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131       -25.572 teiler:taktgeber\|flipflop  " "   -2.131       -25.572 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095       -25.140 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -2.095       -25.140 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 status_in  " "    0.307         0.000 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.464         0.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "    2.464         0.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.212 " "Worst-case hold slack is -2.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212        -2.212 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "   -2.212        -2.212 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195       -15.645 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -2.195       -15.645 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129        -5.674 CLOCK  " "   -2.129        -5.674 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 status_in  " "    0.445         0.000 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624         0.000 teiler:taktgeber\|flipflop  " "    0.624         0.000 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484150347230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484150347231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -27.293 CLOCK  " "   -1.631       -27.293 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -2.853 status_in  " "   -1.631        -2.853 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 teiler:taktgeber\|flipflop  " "   -0.611       -14.664 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.611       -14.664 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "   -0.611        -1.222 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347233 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484150347325 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1484150347327 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: taktgeber\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1484150347342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484150347344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.469 " "Worst-case setup slack is -0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469        -4.196 CLOCK  " "   -0.469        -4.196 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -3.552 teiler:taktgeber\|flipflop  " "   -0.296        -3.552 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -3.132 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.261        -3.132 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 status_in  " "    0.665         0.000 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306         0.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "    1.306         0.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.567 " "Worst-case hold slack is -1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567        -4.562 CLOCK  " "   -1.567        -4.562 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926        -0.926 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "   -0.926        -0.926 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923        -7.221 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.923        -7.221 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 status_in  " "    0.215         0.000 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 teiler:taktgeber\|flipflop  " "    0.243         0.000 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484150347356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484150347360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -22.380 CLOCK  " "   -1.380       -22.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 status_in  " "   -1.380        -2.380 status_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 teiler:taktgeber\|flipflop  " "   -0.500       -12.000 teiler:taktgeber\|flipflop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.500       -12.000 teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\]  " "   -0.500        -1.000 teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484150347363 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484150347485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484150347515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484150347516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484150347587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 16:59:07 2017 " "Processing ended: Wed Jan 11 16:59:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484150347587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484150347587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484150347587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484150347587 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484150348275 ""}
