Running: D:\Programs\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/add_sub_isim_beh.exe -prj D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/add_sub_beh.prj work.add_sub 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/ipcore_dir/sub3.vhd" into library work
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/ipcore_dir/Inc.vhd" into library work
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/ipcore_dir/Add3.vhd" into library work
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/add_sub.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package xbip_addsub_v2_0_comp
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(2,"0","0",0,0,0,...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(2,"0","0",1,0,0,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(2,2,2,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan3e",0,...]
Compiling architecture inc_a of entity Inc [inc_default]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(4,"0","0",0,0,0,...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(4,"0","0",1,0,0,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(3,3,4,0,3...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan3e",0,...]
Compiling architecture add3_a of entity Add3 [add3_default]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(5,"0","0",0,0,0,...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(5,"0","0",1,0,0,...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(1,"1","1",1,0,0,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(5,5,5,0,4...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan3e",0,...]
Compiling architecture sub3_a of entity sub3 [sub3_default]
Compiling architecture behavioral of entity add_sub
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 43 VHDL Units
Built simulation executable D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/add_sub_isim_beh.exe
Fuse Memory Usage: 40800 KB
Fuse CPU Usage: 2198 ms
