// Seed: 1354855800
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      1, id_1, id_2, 1, 1
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    output tri id_11,
    output supply1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    input supply1 id_15
);
  wire id_17;
  and (id_11, id_5, id_17, id_8, id_10, id_2, id_3, id_4, id_9, id_15);
  module_0(
      id_17, id_17
  );
endmodule
