{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488264705868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488264705869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 23:51:45 2017 " "Processing started: Mon Feb 27 23:51:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488264705869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264705869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rsr -c rsr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rsr -c rsr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264705869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488264706326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488264706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsr-rsr_arch " "Found design unit 1: rsr-rsr_arch" {  } { { "rsr.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/rsr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717786 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsr " "Found entity 1: rsr" {  } { { "rsr.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/rsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess-guess_arch " "Found design unit 1: guess-guess_arch" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717788 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess " "Found entity 1: guess" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lzc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lzc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc-behavioral " "Found design unit 1: lzc-behavioral" {  } { { "lzc.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/lzc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717790 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc " "Found entity 1: lzc" {  } { { "lzc.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/lzc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iterations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iterations-iterations_arch " "Found design unit 1: iterations-iterations_arch" {  } { { "iterations.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/iterations.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717791 ""} { "Info" "ISGN_ENTITY_NAME" "1 iterations " "Found entity 1: iterations" {  } { { "iterations.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/iterations.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/ROM1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/ROM1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newtons_method.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newtons_method.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Newtons_method-Newtons_method_arch " "Found design unit 1: Newtons_method-Newtons_method_arch" {  } { { "Newtons_method.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/Newtons_method.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Newtons_method " "Found entity 1: Newtons_method" {  } { { "Newtons_method.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/Newtons_method.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264717795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264717795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rsr " "Elaborating entity \"rsr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488264718212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guess guess:A1 " "Elaborating entity \"guess\" for hierarchy \"guess:A1\"" {  } { { "rsr.vhd" "A1" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/rsr.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718214 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alpha guess.vhd(65) " "VHDL Process Statement warning at guess.vhd(65): inferring latch(es) for signal or variable \"alpha\", which holds its previous value in one or more paths through the process" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yguess guess.vhd(105) " "VHDL Process Statement warning at guess.vhd(105): inferring latch(es) for signal or variable \"yguess\", which holds its previous value in one or more paths through the process" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[13\] guess.vhd(105) " "Inferred latch for \"yguess\[13\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[14\] guess.vhd(105) " "Inferred latch for \"yguess\[14\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[15\] guess.vhd(105) " "Inferred latch for \"yguess\[15\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[16\] guess.vhd(105) " "Inferred latch for \"yguess\[16\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[17\] guess.vhd(105) " "Inferred latch for \"yguess\[17\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[18\] guess.vhd(105) " "Inferred latch for \"yguess\[18\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[19\] guess.vhd(105) " "Inferred latch for \"yguess\[19\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718215 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[20\] guess.vhd(105) " "Inferred latch for \"yguess\[20\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[21\] guess.vhd(105) " "Inferred latch for \"yguess\[21\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[22\] guess.vhd(105) " "Inferred latch for \"yguess\[22\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[23\] guess.vhd(105) " "Inferred latch for \"yguess\[23\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[24\] guess.vhd(105) " "Inferred latch for \"yguess\[24\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[25\] guess.vhd(105) " "Inferred latch for \"yguess\[25\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[26\] guess.vhd(105) " "Inferred latch for \"yguess\[26\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[27\] guess.vhd(105) " "Inferred latch for \"yguess\[27\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[28\] guess.vhd(105) " "Inferred latch for \"yguess\[28\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718219 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[29\] guess.vhd(105) " "Inferred latch for \"yguess\[29\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718220 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[30\] guess.vhd(105) " "Inferred latch for \"yguess\[30\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718220 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[31\] guess.vhd(105) " "Inferred latch for \"yguess\[31\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718220 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[32\] guess.vhd(105) " "Inferred latch for \"yguess\[32\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718221 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[33\] guess.vhd(105) " "Inferred latch for \"yguess\[33\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718221 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[34\] guess.vhd(105) " "Inferred latch for \"yguess\[34\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[35\] guess.vhd(105) " "Inferred latch for \"yguess\[35\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[36\] guess.vhd(105) " "Inferred latch for \"yguess\[36\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[37\] guess.vhd(105) " "Inferred latch for \"yguess\[37\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[38\] guess.vhd(105) " "Inferred latch for \"yguess\[38\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[39\] guess.vhd(105) " "Inferred latch for \"yguess\[39\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718224 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yguess\[40\] guess.vhd(105) " "Inferred latch for \"yguess\[40\]\" at guess.vhd(105)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[0\] guess.vhd(65) " "Inferred latch for \"alpha\[0\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[1\] guess.vhd(65) " "Inferred latch for \"alpha\[1\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[2\] guess.vhd(65) " "Inferred latch for \"alpha\[2\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[3\] guess.vhd(65) " "Inferred latch for \"alpha\[3\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[4\] guess.vhd(65) " "Inferred latch for \"alpha\[4\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[5\] guess.vhd(65) " "Inferred latch for \"alpha\[5\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[6\] guess.vhd(65) " "Inferred latch for \"alpha\[6\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[7\] guess.vhd(65) " "Inferred latch for \"alpha\[7\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[8\] guess.vhd(65) " "Inferred latch for \"alpha\[8\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[9\] guess.vhd(65) " "Inferred latch for \"alpha\[9\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[10\] guess.vhd(65) " "Inferred latch for \"alpha\[10\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alpha\[11\] guess.vhd(65) " "Inferred latch for \"alpha\[11\]\" at guess.vhd(65)" {  } { { "guess.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718229 "|rsr|guess:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc guess:A1\|lzc:A1 " "Elaborating entity \"lzc\" for hierarchy \"guess:A1\|lzc:A1\"" {  } { { "guess.vhd" "A1" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b0 lzc.vhd(16) " "Verilog HDL or VHDL warning at lzc.vhd(16): object \"b0\" assigned a value but never read" {  } { { "lzc.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/lzc.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488264718230 "|rsr|guess:A1|lzc:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 guess:A1\|ROM1:romlookup " "Elaborating entity \"ROM1\" for hierarchy \"guess:A1\|ROM1:romlookup\"" {  } { { "guess.vhd" "romlookup" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/guess.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/ROM1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/ROM1.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component " "Instantiated megafunction \"guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rsqrt_table.mif " "Parameter \"init_file\" = \"rsqrt_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488264718308 ""}  } { { "ROM1.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/ROM1.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488264718308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk24 " "Found entity 1: altsyncram_rk24" {  } { { "db/altsyncram_rk24.tdf" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/db/altsyncram_rk24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488264718353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264718353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rk24 guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component\|altsyncram_rk24:auto_generated " "Elaborating entity \"altsyncram_rk24\" for hierarchy \"guess:A1\|ROM1:romlookup\|altsyncram:altsyncram_component\|altsyncram_rk24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterations iterations:A2 " "Elaborating entity \"iterations\" for hierarchy \"iterations:A2\"" {  } { { "rsr.vhd" "A2" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/rsr.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Yfinal iterations.vhd(34) " "Verilog HDL or VHDL warning at iterations.vhd(34): object \"Yfinal\" assigned a value but never read" {  } { { "iterations.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/iterations.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488264718358 "|rsr|iterations:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Newtons_method iterations:A2\|Newtons_method:\\Gen_latch:0:Firstloop:A0 " "Elaborating entity \"Newtons_method\" for hierarchy \"iterations:A2\|Newtons_method:\\Gen_latch:0:Firstloop:A0\"" {  } { { "iterations.vhd" "\\Gen_latch:0:Firstloop:A0" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_3/iterations.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264718377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488264719941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488264721168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488264721168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488264721280 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488264721280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488264721280 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1488264721280 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1488264721280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488264721280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488264721309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 23:52:01 2017 " "Processing ended: Mon Feb 27 23:52:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488264721309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488264721309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488264721309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488264721309 ""}
