// Seed: 788404703
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = ~id_3;
  always id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_1 = id_3;
  id_4(
      .id_0(1 && ""), .id_1(-1), .id_2(id_2), .id_3(id_1)
  );
  wire id_5;
  reg  id_6;
  wire id_7;
  assign id_2 = ~^id_1;
  assign id_6 = id_1;
endmodule
