$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ) clock $end
  $var wire 1 * reset $end
  $var wire 1 + io_cmd_ready $end
  $var wire 1 , io_cmd_valid $end
  $var wire 5 - io_cmd_bits_inst_rd [4:0] $end
  $var wire 64 . io_cmd_bits_rs1 [63:0] $end
  $var wire 64 0 io_cmd_bits_rs2 [63:0] $end
  $var wire 1 2 io_resp_ready $end
  $var wire 1 3 io_resp_valid $end
  $var wire 5 4 io_resp_bits_rd [4:0] $end
  $var wire 64 5 io_resp_bits_data [63:0] $end
  $var wire 1 7 io_busy $end
  $scope module Add $end
   $var wire 1 ) clock $end
   $var wire 1 * reset $end
   $var wire 1 + io_cmd_ready $end
   $var wire 1 , io_cmd_valid $end
   $var wire 5 - io_cmd_bits_inst_rd [4:0] $end
   $var wire 64 . io_cmd_bits_rs1 [63:0] $end
   $var wire 64 0 io_cmd_bits_rs2 [63:0] $end
   $var wire 1 2 io_resp_ready $end
   $var wire 1 3 io_resp_valid $end
   $var wire 5 4 io_resp_bits_rd [4:0] $end
   $var wire 64 5 io_resp_bits_data [63:0] $end
   $var wire 1 3 io_busy $end
   $var wire 5 # cmd_bits_reg_inst_rd [4:0] $end
   $var wire 64 $ cmd_bits_reg_rs1 [63:0] $end
   $var wire 64 & cmd_bits_reg_rs2 [63:0] $end
   $var wire 1 ( state_reg $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000 #
b0000000000000000000000000000000000000000000000000000000000000000 $
b0000000000000000000000000000000000000000000000000000000000000000 &
0(
1)
1*
1+
0,
b00000 -
b0000000000000000000000000000000000000000000000000000000000000000 .
b0000000000000000000000000000000000000000000000000000000000000000 0
12
03
b00000 4
b0000000000000000000000000000000000000000000000000000000000000000 5
07
#2
0)
#3
1)
#4
0)
#5
1)
#6
0)
#7
1)
#8
0)
#9
1)
#10
0)
0*
#11
1)
#12
0)
1,
b01010 -
b0000000000000000000000000000000000000000000000000000000000000101 .
b0000000000000000000000000000000000000000000000000000000000001010 0
#13
b01010 #
b0000000000000000000000000000000000000000000000000000000000000101 $
b0000000000000000000000000000000000000000000000000000000000001010 &
1(
1)
0+
13
b01010 4
b0000000000000000000000000000000000000000000000000000000000001111 5
17
#14
0)
#15
0(
1)
1+
03
07
#16
0)
0,
