ARM GAS  /tmp/ccgOCeBl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB68:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccgOCeBl.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41              		.loc 1 69 3 view .LVU3
  42 0004 114B     		ldr	r3, .L3
  43 0006 9A69     		ldr	r2, [r3, #24]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
  46              		.loc 1 69 3 view .LVU4
ARM GAS  /tmp/ccgOCeBl.s 			page 3


  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 69 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 70 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 70 3 view .LVU8
  57              		.loc 1 70 3 view .LVU9
  58 0018 DA69     		ldr	r2, [r3, #28]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e DA61     		str	r2, [r3, #28]
  61              		.loc 1 70 3 view .LVU10
  62 0020 DB69     		ldr	r3, [r3, #28]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 70 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  69              		.loc 1 74 3 view .LVU13
  70 002a 0022     		movs	r2, #0
  71 002c 0F21     		movs	r1, #15
  72 002e 6FF00100 		mvn	r0, #1
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL0:
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  75              		.loc 1 78 3 view .LVU14
  76              	.LBB4:
  77              		.loc 1 78 3 view .LVU15
  78 0036 064A     		ldr	r2, .L3+4
  79 0038 5368     		ldr	r3, [r2, #4]
  80              	.LVL1:
  81              		.loc 1 78 3 view .LVU16
  82 003a 23F0E063 		bic	r3, r3, #117440512
  83              	.LVL2:
  84              		.loc 1 78 3 view .LVU17
  85 003e 43F00073 		orr	r3, r3, #33554432
  86              	.LVL3:
  87              		.loc 1 78 3 view .LVU18
  88 0042 5360     		str	r3, [r2, #4]
  89              	.LBE4:
  90              		.loc 1 78 3 view .LVU19
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
ARM GAS  /tmp/ccgOCeBl.s 			page 4


  83:Core/Src/stm32f1xx_hal_msp.c **** }
  91              		.loc 1 83 1 is_stmt 0 view .LVU20
  92 0044 03B0     		add	sp, sp, #12
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		@ sp needed
  96 0046 5DF804FB 		ldr	pc, [sp], #4
  97              	.L4:
  98 004a 00BF     		.align	2
  99              	.L3:
 100 004c 00100240 		.word	1073876992
 101 0050 00000140 		.word	1073807360
 102              		.cfi_endproc
 103              	.LFE68:
 105              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_UART_MspInit
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu softvfp
 113              	HAL_UART_MspInit:
 114              	.LVL4:
 115              	.LFB69:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 116              		.loc 1 92 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 24
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 92 1 is_stmt 0 view .LVU22
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 126 0002 86B0     		sub	sp, sp, #24
 127              	.LCFI4:
 128              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 129              		.loc 1 93 3 is_stmt 1 view .LVU23
 130              		.loc 1 93 20 is_stmt 0 view .LVU24
 131 0004 0023     		movs	r3, #0
 132 0006 0293     		str	r3, [sp, #8]
 133 0008 0393     		str	r3, [sp, #12]
 134 000a 0493     		str	r3, [sp, #16]
 135 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 136              		.loc 1 94 3 is_stmt 1 view .LVU25
 137              		.loc 1 94 11 is_stmt 0 view .LVU26
ARM GAS  /tmp/ccgOCeBl.s 			page 5


 138 000e 0268     		ldr	r2, [r0]
 139              		.loc 1 94 5 view .LVU27
 140 0010 174B     		ldr	r3, .L9
 141 0012 9A42     		cmp	r2, r3
 142 0014 01D0     		beq	.L8
 143              	.LVL5:
 144              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 120:Core/Src/stm32f1xx_hal_msp.c ****   }
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c **** }
 145              		.loc 1 122 1 view .LVU28
 146 0016 06B0     		add	sp, sp, #24
 147              	.LCFI5:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 8
 150              		@ sp needed
 151 0018 10BD     		pop	{r4, pc}
 152              	.LVL6:
 153              	.L8:
 154              	.LCFI6:
 155              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 100 5 is_stmt 1 view .LVU29
 157              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 100 5 view .LVU31
 160 001a 03F55843 		add	r3, r3, #55296
 161 001e 9A69     		ldr	r2, [r3, #24]
 162 0020 42F48042 		orr	r2, r2, #16384
 163 0024 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccgOCeBl.s 			page 6


 100:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 100 5 view .LVU32
 165 0026 9A69     		ldr	r2, [r3, #24]
 166 0028 02F48042 		and	r2, r2, #16384
 167 002c 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 168              		.loc 1 100 5 view .LVU33
 169 002e 009A     		ldr	r2, [sp]
 170              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 171              		.loc 1 100 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU35
 173              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 174              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 175              		.loc 1 102 5 view .LVU37
 176 0030 9A69     		ldr	r2, [r3, #24]
 177 0032 42F00402 		orr	r2, r2, #4
 178 0036 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 179              		.loc 1 102 5 view .LVU38
 180 0038 9B69     		ldr	r3, [r3, #24]
 181 003a 03F00403 		and	r3, r3, #4
 182 003e 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 183              		.loc 1 102 5 view .LVU39
 184 0040 019B     		ldr	r3, [sp, #4]
 185              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 186              		.loc 1 102 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 107 5 view .LVU41
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 107 25 is_stmt 0 view .LVU42
 189 0042 4FF40073 		mov	r3, #512
 190 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 192              		.loc 1 108 26 is_stmt 0 view .LVU44
 193 0048 0223     		movs	r3, #2
 194 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 109 5 is_stmt 1 view .LVU45
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196              		.loc 1 109 27 is_stmt 0 view .LVU46
 197 004c 0323     		movs	r3, #3
 198 004e 0593     		str	r3, [sp, #20]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 199              		.loc 1 110 5 is_stmt 1 view .LVU47
 200 0050 084C     		ldr	r4, .L9+4
 201 0052 02A9     		add	r1, sp, #8
 202 0054 2046     		mov	r0, r4
 203              	.LVL7:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccgOCeBl.s 			page 7


 204              		.loc 1 110 5 is_stmt 0 view .LVU48
 205 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 206              	.LVL8:
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 207              		.loc 1 112 5 is_stmt 1 view .LVU49
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 208              		.loc 1 112 25 is_stmt 0 view .LVU50
 209 005a 4FF48063 		mov	r3, #1024
 210 005e 0293     		str	r3, [sp, #8]
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 113 5 is_stmt 1 view .LVU51
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 113 26 is_stmt 0 view .LVU52
 213 0060 0023     		movs	r3, #0
 214 0062 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 215              		.loc 1 114 5 is_stmt 1 view .LVU53
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216              		.loc 1 114 26 is_stmt 0 view .LVU54
 217 0064 0493     		str	r3, [sp, #16]
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 218              		.loc 1 115 5 is_stmt 1 view .LVU55
 219 0066 02A9     		add	r1, sp, #8
 220 0068 2046     		mov	r0, r4
 221 006a FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL9:
 223              		.loc 1 122 1 is_stmt 0 view .LVU56
 224 006e D2E7     		b	.L5
 225              	.L10:
 226              		.align	2
 227              	.L9:
 228 0070 00380140 		.word	1073821696
 229 0074 00080140 		.word	1073809408
 230              		.cfi_endproc
 231              	.LFE69:
 233              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 234              		.align	1
 235              		.global	HAL_UART_MspDeInit
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 239              		.fpu softvfp
 241              	HAL_UART_MspDeInit:
 242              	.LVL10:
 243              	.LFB70:
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c **** /**
 125:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 126:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 128:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f1xx_hal_msp.c **** */
 130:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 131:Core/Src/stm32f1xx_hal_msp.c **** {
 244              		.loc 1 131 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccgOCeBl.s 			page 8


 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		.loc 1 131 1 is_stmt 0 view .LVU58
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 132:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 254              		.loc 1 132 3 is_stmt 1 view .LVU59
 255              		.loc 1 132 11 is_stmt 0 view .LVU60
 256 0002 0268     		ldr	r2, [r0]
 257              		.loc 1 132 5 view .LVU61
 258 0004 074B     		ldr	r3, .L15
 259 0006 9A42     		cmp	r2, r3
 260 0008 00D0     		beq	.L14
 261              	.LVL11:
 262              	.L11:
 133:Core/Src/stm32f1xx_hal_msp.c ****   {
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 137:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 141:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 142:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 143:Core/Src/stm32f1xx_hal_msp.c ****     */
 144:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 149:Core/Src/stm32f1xx_hal_msp.c ****   }
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** }
 263              		.loc 1 151 1 view .LVU62
 264 000a 08BD     		pop	{r3, pc}
 265              	.LVL12:
 266              	.L14:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 138 5 is_stmt 1 view .LVU63
 268 000c 064A     		ldr	r2, .L15+4
 269 000e 9369     		ldr	r3, [r2, #24]
 270 0010 23F48043 		bic	r3, r3, #16384
 271 0014 9361     		str	r3, [r2, #24]
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 272              		.loc 1 144 5 view .LVU64
 273 0016 4FF4C061 		mov	r1, #1536
 274 001a 0448     		ldr	r0, .L15+8
 275              	.LVL13:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 276              		.loc 1 144 5 is_stmt 0 view .LVU65
 277 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 278              	.LVL14:
 279              		.loc 1 151 1 view .LVU66
 280 0020 F3E7     		b	.L11
ARM GAS  /tmp/ccgOCeBl.s 			page 9


 281              	.L16:
 282 0022 00BF     		.align	2
 283              	.L15:
 284 0024 00380140 		.word	1073821696
 285 0028 00100240 		.word	1073876992
 286 002c 00080140 		.word	1073809408
 287              		.cfi_endproc
 288              	.LFE70:
 290              		.text
 291              	.Letext0:
 292              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 293              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 294              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 295              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 296              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 297              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 298              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccgOCeBl.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccgOCeBl.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccgOCeBl.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccgOCeBl.s:100    .text.HAL_MspInit:000000000000004c $d
     /tmp/ccgOCeBl.s:106    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccgOCeBl.s:113    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccgOCeBl.s:228    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccgOCeBl.s:234    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccgOCeBl.s:241    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccgOCeBl.s:284    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
