-- Elementos de Sistemas
-- developed by Luciano Soares
-- file: PC.vhd
-- Contador de 16bits
-- if (reset[t] == 1) out[t+1] = 0
-- else if (load[t] == 1)  out[t+1] = in[t]
-- else if (inc[t] == 1) out[t+1] = out[t] + 1
-- else out[t+1] = out[t]

library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity PC is
    port(
        clock     : in  STD_LOGIC;
        increment : in  STD_LOGIC;
        load      : in  STD_LOGIC;
        reset     : in  STD_LOGIC;
        input     : in  STD_LOGIC_VECTOR(15 downto 0);
        output    : out STD_LOGIC_VECTOR(15 downto 0)
    );
end entity;

architecture arch of PC is
  -- Aqui declaramos sinais (fios auxiliares)
  -- e componentes (outros m√≥dulos) que serao
  -- utilizados nesse modulo.

 component Inc16 is
      port(
    a   :  in STD_LOGIC_VECTOR(15 downto 0);
    q   : out STD_LOGIC_VECTOR(15 downto 0)
  );
  end component;

  component Register16 is
    port(
      clock:   in STD_LOGIC;
      input:   in STD_LOGIC_VECTOR(15 downto 0);
      load:    in STD_LOGIC;
      output: out STD_LOGIC_VECTOR(15 downto 0)
    );
    end component;

  component Mux16 is
    port ( 
     a:   in  STD_LOGIC_VECTOR(15 downto 0);
     b:   in  STD_LOGIC_VECTOR(15 downto 0);
     sel: in  STD_LOGIC;
    q:   out STD_LOGIC_VECTOR(15 downto 0)
    );
  end component;

  
  SIGNAL  muxincs, muxloads, muxresets, preout, incs: std_logic_vector(15 downto 0);

begin
  inc: Inc16 port map (preout, incs);
  mux16inc: Mux16 port map(preout, incs, increment, muxincs);
  mux16load: Mux16 port map(muxincs, input, load, muxloads);
  mux16reset: Mux16 port map(muxloads, "0000000000000000", reset, muxresets);
  register1: Register16 port map (clock, muxresets, '1', preout);
  output <= preout;
    
end architecture;
