function add_io(hRD, type)

%% AXI Interface
% add AXI4 and AXI4-Lite slave interfaces
hRD.addAXI4SlaveInterface( ...
    'InterfaceConnection', 'axi_cpu_interconnect/M18_AXI', ... % ADC DMA BUS
    'BaseAddress',         '0x45000000', ...
    'MasterAddressSpace',  'sys_ps7/Data');

if contains(lower(type),'rx')
    %% RX ONLY
    % Reference design interfaces
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data Valid OUT', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'dut_data_valid', ...
        'PortWidth',      1, ...
        'InterfaceConnection', 'util_ad9371_rx_cpack/adc_valid_0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 0 OUT', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'dut_data_0', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'util_ad9371_rx_cpack/adc_data_0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 1 OUT', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'dut_data_1', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'util_ad9371_rx_cpack/adc_data_1', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 2 OUT', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'dut_data_2', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'util_ad9371_rx_cpack/adc_data_2', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 3 OUT', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'dut_data_3', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'util_ad9371_rx_cpack/adc_data_3', ...
        'IsRequired',     false);
    % INPUTS axi_ad9371_v1_0
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 ADC Data I0', ...
        'InterfaceType',  'IN', ...
        'PortName',       'sys_wfifo_0_dma_wdata', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'axi_ad9371_core/adc_data_i0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 ADC Data Q0', ...
        'InterfaceType',  'IN', ...
        'PortName',       'sys_wfifo_1_dma_wdata', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'axi_ad9371_core/adc_data_q0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 ADC Data I1', ...
        'InterfaceType',  'IN', ...
        'PortName',       'sys_wfifo_2_dma_wdata', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'axi_ad9371_core/adc_data_i1', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 ADC Data Q1', ...
        'InterfaceType',  'IN', ...
        'PortName',       'sys_wfifo_3_dma_wdata', ...
        'PortWidth',      16, ...
        'InterfaceConnection', 'axi_ad9371_core/adc_data_q1', ...
        'IsRequired',     false);
end

if contains(lower(type),'tx')
    %% TX ONLY
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 DAC Data I0', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'axi_ad9371_dac_data_i0', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'axi_ad9371_core/dac_data_i0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 DAC Data Q0', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'axi_ad9371_dac_data_q0', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'axi_ad9371_core/dac_data_q0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 DAC Data I1', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'axi_ad9371_dac_data_i1', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'axi_ad9371_core/dac_data_i1', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'AD9371 DAC Data Q1', ...
        'InterfaceType',  'OUT', ...
        'PortName',       'axi_ad9371_dac_data_q1', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'axi_ad9371_core/dac_data_q1', ...
        'IsRequired',     false);
    
    % Inputs to generated IP from upack core
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 0 IN', ...
        'InterfaceType',  'IN', ...
        'PortName',       'util_dac_unpack_dac_data_00', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'util_ad9371_tx_upack/dac_data_0', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 1 IN', ...
        'InterfaceType',  'IN', ...
        'PortName',       'util_dac_unpack_dac_data_01', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'util_ad9371_tx_upack/dac_data_1', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 2 IN', ...
        'InterfaceType',  'IN', ...
        'PortName',       'util_dac_unpack_dac_data_02', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'util_ad9371_tx_upack/dac_data_2', ...
        'IsRequired',     false);
    
    hRD.addInternalIOInterface( ...
        'InterfaceID',    'IP Data 3 IN', ...
        'InterfaceType',  'IN', ...
        'PortName',       'util_dac_unpack_dac_data_03', ...
        'PortWidth',      32, ...
        'InterfaceConnection', 'util_ad9371_tx_upack/dac_data_3', ...
        'IsRequired',     false);
    
    
end
