[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/NyuziProcessor/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv".

[INF:PP0123] Preprocessing include file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh".

[INF:PP0123] Preprocessing include file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/config.svh".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/axi_protocol_checker.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_jtag.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdmmc.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/trace_logger.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_ps2.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdram.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/axi_protocol_checker.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_jtag.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdmmc.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv".

PARSER CACHE USED FOR: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/trace_logger.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_ps2.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdram.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv".

[INF:CM0029] Using global timescale: "10ps/10ps".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv:28:1: Compile module "work@async_fifo".

[INF:CP0304] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:429:1: Compile interface "work@axi4_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv:22:1: Compile module "work@axi_async_bridge".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:28:1: Compile module "work@axi_interconnect".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/axi_protocol_checker.sv:24:1: Compile module "work@axi_protocol_checker".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv:25:1: Compile module "work@axi_rom".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv:24:1: Compile module "work@axi_sram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:48:1: Compile module "work@cache_lru".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:29:1: Compile module "work@cam".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:27:1: Compile module "work@control_registers".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv:26:1: Compile module "work@core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:29:1: Compile module "work@dcache_data_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:40:1: Compile module "work@dcache_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:38:1: Compile module "work@fp_execute_stage1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:32:1: Compile module "work@fp_execute_stage2".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:33:1: Compile module "work@fp_execute_stage3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:31:1: Compile module "work@fp_execute_stage4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:29:1: Compile module "work@fp_execute_stage5".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv:25:1: Compile module "work@gpio_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv:23:1: Compile module "work@idx_to_oh".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:29:1: Compile module "work@ifetch_data_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:32:1: Compile module "work@ifetch_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv:55:1: Compile module "work@instruction_decode_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:31:1: Compile module "work@int_execute_stage".

[INF:CP0304] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:416:1: Compile interface "work@io_bus_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:26:1: Compile module "work@io_interconnect".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:26:1: Compile module "work@io_request_queue".

[INF:CP0304] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh:471:1: Compile interface "work@jtag_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv:35:1: Compile module "work@jtag_tap_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:45:1: Compile module "work@l1_l2_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:26:1: Compile module "work@l1_load_miss_queue".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:30:1: Compile module "work@l1_store_queue".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:42:1: Compile module "work@l2_axi_bus_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv:39:1: Compile module "work@l2_cache".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:30:1: Compile module "work@l2_cache_arb_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv:38:1: Compile module "work@l2_cache_pending_miss_cam".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:39:1: Compile module "work@l2_cache_read_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:27:1: Compile module "work@l2_cache_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:28:1: Compile module "work@l2_cache_update_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv:28:1: Compile module "work@logic_analyzer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:26:1: Compile module "work@nyuzi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv:24:1: Compile module "work@oh_to_idx".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv:57:1: Compile module "work@on_chip_debugger".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:26:1: Compile module "work@operand_fetch_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv:22:1: Compile module "work@performance_counters".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv:25:1: Compile module "work@ps2_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv:21:1: Compile module "work@reciprocal_rom".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv:27:1: Compile module "work@rr_arbiter".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv:37:1: Compile module "work@scoreboard".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv:29:1: Compile module "work@sdram_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_jtag.sv:29:1: Compile module "work@sim_jtag".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_ps2.sv:23:1: Compile module "work@sim_ps2".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdmmc.sv:23:1: Compile module "work@sim_sdmmc".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdram.sv:24:1: Compile module "work@sim_sdram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:27:1: Compile module "work@soc_tb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv:27:1: Compile module "work@spi_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv:34:1: Compile module "work@sram_1r1w".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv:30:1: Compile module "work@sram_2r1w".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv:40:1: Compile module "work@sync_fifo".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv:22:1: Compile module "work@synchronizer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:34:1: Compile module "work@thread_select_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv:21:1: Compile module "work@timer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:26:1: Compile module "work@tlb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/trace_logger.sv:33:1: Compile module "work@trace_logger".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv:21:1: Compile module "work@uart".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv:21:1: Compile module "work@uart_receive".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv:21:1: Compile module "work@uart_transmit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv:27:1: Compile module "work@vga_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv:30:1: Compile module "work@vga_sequencer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:42:1: Compile module "work@writeback_stage".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/axi_protocol_checker.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/trace_logger.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:22:1: previous definition.

[ERR:CP0329] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:22:1: Multiply defined package: "defines",
             ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv:22:1: previous definition.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv:37:29: Implicit port type (wire) for "read_data".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:77:49: Implicit port type (wire) for "dt_update_itlb_asid".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv:35:31: Implicit port type (wire) for "gpio_value".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv:56:45: Implicit port type (wire) for "dram_dq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdram.sv:38:33: Implicit port type (wire) for "dram_dq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv:27:35: Implicit port type (wire) for "rx_char".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv:40:33: Implicit port type (wire) for "vga_r",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:63:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_arb_stage.handshake_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:87:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_arb_stage.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.cache_lru.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:49:9: Compile generate block "work@soc_tb.nyuzi.io_interconnect.handshake_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:80:9: Compile generate block "work@soc_tb.nyuzi.io_interconnect.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:109:9: Compile generate block "work@soc_tb.nyuzi.genblk4".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.cache_lru.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.lru.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[5]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:27:1: Top level module "work@soc_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 8.

[NTE:EL0510] Nb instances: 170.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               542
array_net                                             39
array_typespec                                       185
array_var                                            144
assign_stmt                                           70
assignment                                          5881
begin                                               1513
bit_select                                          5412
bit_typespec                                          18
bit_var                                                9
case_item                                           2605
case_stmt                                            141
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                          120721
cont_assign                                         2227
design                                                 1
enum_const                                         13507
enum_typespec                                       1328
enum_var                                              38
event_control                                        277
final_stmt                                             2
for_stmt                                              64
func_call                                             14
function                                              10
gen_case                                               1
gen_if_else                                            4
gen_region                                            43
gen_scope                                           1014
gen_scope_array                                     1014
hier_path                                           2878
if_else                                              936
if_stmt                                              328
immediate_assert                                     239
include_file_info                                    100
indexed_part_select                                  689
initial                                               16
int_typespec                                       54152
int_var                                               92
integer_typespec                                     121
integer_var                                            1
interface_array                                        4
interface_inst                                        48
interface_typespec                                   118
io_decl                                              831
logic_net                                           3881
logic_typespec                                     20291
logic_var                                           2684
modport                                               77
module_array                                           3
module_inst                                         1075
module_typespec                                        3
named_begin                                            8
operation                                          23183
package                                              102
packed_array_typespec                               2304
param_assign                                       30076
parameter                                          43737
part_select                                          435
port                                                3931
range                                              17699
ref_module                                           187
ref_obj                                            30781
string_typespec                                       84
string_var                                             1
struct_net                                            81
struct_typespec                                     1115
struct_var                                            77
sys_func_call                                       2213
task                                                  13
task_call                                             11
typespec_member                                     7610
unsupported_typespec                                   1
var_select                                           322
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                              1836
array_net                                             39
array_typespec                                       185
array_var                                            289
assign_stmt                                          238
assignment                                         22060
begin                                               4762
bit_select                                         15708
bit_typespec                                          18
bit_var                                                9
case_item                                          11522
case_stmt                                            434
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                          121966
cont_assign                                         5561
design                                                 1
enum_const                                         13512
enum_typespec                                       1329
enum_var                                              58
event_control                                        910
final_stmt                                             4
for_stmt                                             232
func_call                                             28
function                                              20
gen_case                                               1
gen_if_else                                            4
gen_region                                            43
gen_scope                                           1722
gen_scope_array                                     1722
hier_path                                           7248
if_else                                             3353
if_stmt                                             1263
immediate_assert                                     691
include_file_info                                    100
indexed_part_select                                 1611
initial                                              189
int_typespec                                       54152
int_var                                              253
integer_typespec                                     121
integer_var                                            1
interface_array                                        4
interface_inst                                        48
interface_typespec                                   118
io_decl                                              845
logic_net                                           3881
logic_typespec                                     20291
logic_var                                           6026
modport                                               77
module_array                                           3
module_inst                                         1243
module_typespec                                        3
named_begin                                           50
operation                                          44052
package                                              102
packed_array_typespec                               2304
param_assign                                       46058
parameter                                          43737
part_select                                         1179
port                                                7513
range                                              18761
ref_module                                           187
ref_obj                                            87689
string_typespec                                       84
string_var                                             1
struct_net                                            81
struct_typespec                                     1115
struct_var                                           135
sys_func_call                                       3175
task                                                  26
task_call                                             22
typespec_member                                     7610
unsupported_typespec                                   1
var_select                                           961
=== UHDM Object Stats End ===
[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:262:20: Unresolved hierarchical reference "peripheral_io_bus[io_idx].write_en".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:263:20: Unresolved hierarchical reference "peripheral_io_bus[io_idx].read_en".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:264:20: Unresolved hierarchical reference "peripheral_io_bus[io_idx].address".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:265:20: Unresolved hierarchical reference "peripheral_io_bus[io_idx].write_data".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:266:51: Unresolved hierarchical reference "peripheral_io_bus[io_idx].read_data".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:131:12: Unresolved hierarchical reference "axi_bus_s[1].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:132:12: Unresolved hierarchical reference "axi_bus_s[1].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:133:12: Unresolved hierarchical reference "axi_bus_s[1].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:247:12: Unresolved hierarchical reference "axi_bus_m[1].m_awvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:248:12: Unresolved hierarchical reference "axi_bus_m[1].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:249:12: Unresolved hierarchical reference "axi_bus_m[1].m_arvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:250:12: Unresolved hierarchical reference "axi_bus_m[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:251:12: Unresolved hierarchical reference "axi_bus_m[1].m_bready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv:254:12: Unresolved hierarchical reference "peripheral_io_bus[IO_ONES].read_data".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:99:17: Unresolved hierarchical reference "axi_bus_m[0].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:99:42: Unresolved hierarchical reference "axi_bus_m[0].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:109:17: Unresolved hierarchical reference "axi_bus_m[0].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:112:18: Unresolved hierarchical reference "axi_bus_m[0].m_awvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:115:36: Unresolved hierarchical reference "axi_bus_m[0].m_awaddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:116:36: Unresolved hierarchical reference "axi_bus_m[0].m_awaddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:117:35: Unresolved hierarchical reference "axi_bus_m[0].m_awlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:127:37: Unresolved hierarchical reference "axi_bus_m[0].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:127:13: Unresolved hierarchical reference "axi_bus_s[0].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:128:13: Unresolved hierarchical reference "axi_bus_s[1].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:129:38: Unresolved hierarchical reference "axi_bus_s[0].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:129:13: Unresolved hierarchical reference "axi_bus_m[0].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:130:37: Unresolved hierarchical reference "axi_bus_s[0].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:130:13: Unresolved hierarchical reference "axi_bus_m[0].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:131:37: Unresolved hierarchical reference "axi_bus_s[0].s_bvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:131:13: Unresolved hierarchical reference "axi_bus_m[0].s_bvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:136:13: Unresolved hierarchical reference "axi_bus_s[0].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:137:37: Unresolved hierarchical reference "axi_bus_m[0].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:137:13: Unresolved hierarchical reference "axi_bus_s[1].m_wvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:138:38: Unresolved hierarchical reference "axi_bus_s[1].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:138:13: Unresolved hierarchical reference "axi_bus_m[0].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:139:37: Unresolved hierarchical reference "axi_bus_s[1].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:139:13: Unresolved hierarchical reference "axi_bus_m[0].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:140:37: Unresolved hierarchical reference "axi_bus_s[1].s_bvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:140:13: Unresolved hierarchical reference "axi_bus_m[0].s_bvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:181:18: Unresolved hierarchical reference "axi_bus_m[1].m_arvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:185:35: Unresolved hierarchical reference "axi_bus_m[1].m_araddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:186:34: Unresolved hierarchical reference "axi_bus_m[1].m_arlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:188:36: Unresolved hierarchical reference "axi_bus_m[1].m_araddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:190:18: Unresolved hierarchical reference "axi_bus_m[0].m_arvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:194:35: Unresolved hierarchical reference "axi_bus_m[0].m_araddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:195:34: Unresolved hierarchical reference "axi_bus_m[0].m_arlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:197:36: Unresolved hierarchical reference "axi_bus_m[0].m_araddr[31:28]".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:205:13: Unresolved hierarchical reference "axi_bus_m[0].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:206:13: Unresolved hierarchical reference "axi_bus_m[1].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:207:13: Unresolved hierarchical reference "axi_bus_s[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:208:13: Unresolved hierarchical reference "axi_bus_s[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:209:13: Unresolved hierarchical reference "axi_bus_m[0].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:210:13: Unresolved hierarchical reference "axi_bus_m[1].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:214:13: Unresolved hierarchical reference "axi_bus_m[0].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:215:13: Unresolved hierarchical reference "axi_bus_m[1].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:216:37: Unresolved hierarchical reference "axi_bus_m[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:216:13: Unresolved hierarchical reference "axi_bus_s[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:217:37: Unresolved hierarchical reference "axi_bus_m[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:217:13: Unresolved hierarchical reference "axi_bus_s[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:218:13: Unresolved hierarchical reference "axi_bus_m[0].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:219:13: Unresolved hierarchical reference "axi_bus_m[1].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:223:13: Unresolved hierarchical reference "axi_bus_m[0].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:224:13: Unresolved hierarchical reference "axi_bus_m[1].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:225:37: Unresolved hierarchical reference "axi_bus_m[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:225:13: Unresolved hierarchical reference "axi_bus_s[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:226:37: Unresolved hierarchical reference "axi_bus_m[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:226:13: Unresolved hierarchical reference "axi_bus_s[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:227:13: Unresolved hierarchical reference "axi_bus_m[0].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:228:13: Unresolved hierarchical reference "axi_bus_m[1].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:70:12: Unresolved hierarchical reference "axi_bus_s[0].m_awaddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:71:12: Unresolved hierarchical reference "axi_bus_s[0].m_awlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:72:12: Unresolved hierarchical reference "axi_bus_s[0].m_wdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:72:35: Unresolved hierarchical reference "axi_bus_m[0].m_wdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:73:12: Unresolved hierarchical reference "axi_bus_s[0].m_wlast".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:73:35: Unresolved hierarchical reference "axi_bus_m[0].m_wlast".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:74:12: Unresolved hierarchical reference "axi_bus_s[0].m_bready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:74:36: Unresolved hierarchical reference "axi_bus_m[0].m_bready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:75:12: Unresolved hierarchical reference "axi_bus_s[1].m_awaddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:76:12: Unresolved hierarchical reference "axi_bus_s[1].m_awlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:77:12: Unresolved hierarchical reference "axi_bus_s[1].m_wdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:77:35: Unresolved hierarchical reference "axi_bus_m[0].m_wdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:78:12: Unresolved hierarchical reference "axi_bus_s[1].m_wlast".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:78:35: Unresolved hierarchical reference "axi_bus_m[0].m_wlast".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:79:12: Unresolved hierarchical reference "axi_bus_s[1].m_bready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:79:36: Unresolved hierarchical reference "axi_bus_m[0].m_bready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:81:12: Unresolved hierarchical reference "axi_bus_s[0].m_awvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:82:12: Unresolved hierarchical reference "axi_bus_s[1].m_awvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:147:50: Unresolved hierarchical reference "axi_bus_s[1].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:147:75: Unresolved hierarchical reference "axi_bus_s[0].s_arready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:148:49: Unresolved hierarchical reference "axi_bus_s[1].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:148:73: Unresolved hierarchical reference "axi_bus_s[0].m_rready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:149:49: Unresolved hierarchical reference "axi_bus_s[1].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:149:73: Unresolved hierarchical reference "axi_bus_s[0].s_rvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:232:12: Unresolved hierarchical reference "axi_bus_s[0].m_arvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:233:12: Unresolved hierarchical reference "axi_bus_s[1].m_arvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:234:12: Unresolved hierarchical reference "axi_bus_s[0].m_araddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:235:12: Unresolved hierarchical reference "axi_bus_s[1].m_araddr".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:236:12: Unresolved hierarchical reference "axi_bus_m[0].s_rdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:236:57: Unresolved hierarchical reference "axi_bus_s[1].s_rdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:236:80: Unresolved hierarchical reference "axi_bus_s[0].s_rdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:237:12: Unresolved hierarchical reference "axi_bus_m[1].s_rdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:237:35: Unresolved hierarchical reference "axi_bus_m[0].s_rdata".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:238:12: Unresolved hierarchical reference "axi_bus_m[1].s_awready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:239:12: Unresolved hierarchical reference "axi_bus_m[1].s_wready".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:240:12: Unresolved hierarchical reference "axi_bus_m[1].s_bvalid".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:245:12: Unresolved hierarchical reference "axi_bus_s[0].m_arlen".

[ERR:UH0725] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:246:12: Unresolved hierarchical reference "axi_bus_s[1].m_arlen".

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NyuziProcessor/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NyuziProcessor/slpp_unit/checker/surelog.chk.html ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 155
[WARNING] : 0
[   NOTE] : 12
