// Seed: 1991618905
module module_0 ();
  logic id_1;
  for (id_2 = -1; 1; id_1 = id_2) begin : LABEL_0
    logic id_3;
  end
  wire id_4;
endmodule
module module_0 #(
    parameter id_0  = 32'd22,
    parameter id_12 = 32'd82
) (
    input wand _id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9
);
  logic [7:0][id_0 : {  1  ,  1  }] id_11;
  parameter id_12 = 1;
  module_0 modCall_1 ();
  wire id_13;
  wire module_1;
  defparam id_12.id_12 = -1;
  assign id_11[id_0] = 1;
endmodule
