
---------- Begin Simulation Statistics ----------
final_tick                               2541931562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   216433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.40                       # Real time elapsed on the host
host_tick_rate                              614582088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198385                       # Number of instructions simulated
sim_ops                                       4198385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011922                       # Number of seconds simulated
sim_ticks                                 11921717500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.829998                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400221                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85807                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810966                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53235                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225488                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986853                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26897                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198385                       # Number of instructions committed
system.cpu.committedOps                       4198385                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.676001                       # CPI: cycles per instruction
system.cpu.discardedOps                        196455                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609753                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455824                       # DTB hits
system.cpu.dtb.data_misses                       7441                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407794                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852704                       # DTB read hits
system.cpu.dtb.read_misses                       6615                       # DTB read misses
system.cpu.dtb.write_accesses                  201959                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603120                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3411487                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043242                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664701                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16771872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176180                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  993147                       # ITB accesses
system.cpu.itb.fetch_acv                          851                       # ITB acv
system.cpu.itb.fetch_hits                      986011                       # ITB hits
system.cpu.itb.fetch_misses                      7136                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11002557000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9296500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17857500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               896106000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11925817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8033662500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3892154500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23830036                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542818     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839924     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593017     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198385                       # Class of committed instruction
system.cpu.quiesceCycles                        13399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7058164                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22924456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22924456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22924456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22924456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117561.312821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117561.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117561.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117561.312821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13160491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13160491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13160491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13160491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67489.697436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67489.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67489.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67489.697436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22574959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22574959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117577.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117577.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12960994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12960994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67505.177083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67505.177083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.255062                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539505114000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.255062                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203441                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203441                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128655                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34853                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87022                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34157                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28923                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40935                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17874609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157885                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052538                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157448     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157885                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823758038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375762000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464581500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5603456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10074176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5603456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5603456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470020867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375006370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845027237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470020867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470020867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187103242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187103242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187103242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470020867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375006370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032130480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121661                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2022450750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4778888250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13757.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32507.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.833845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.781778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.668249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34901     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24339     29.67%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10044     12.24%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4638      5.65%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2381      2.90%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1433      1.75%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          885      1.08%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.988442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.567641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1316     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5564     75.66%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.86%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6595     89.68%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.22%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              413      5.62%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.49%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9408640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7643584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10074176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7786304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11921712500                       # Total gap between requests
system.mem_ctrls.avgGap                      42719.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4971264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7643584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416992266.424699306488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372209457.236342012882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641147888.297134995461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121661                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2540891500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2237996750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293295919750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29020.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32037.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410763.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315002520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167420220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560468580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309410280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5203031250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196439520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7692786210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.274996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458914750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11064742750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270805920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143936760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489182820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314019540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5155424850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236529120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7550912850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.374583                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    561491500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10962166000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11914517500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1688522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1688522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1688522                       # number of overall hits
system.cpu.icache.overall_hits::total         1688522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87613                       # number of overall misses
system.cpu.icache.overall_misses::total         87613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5406259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5406259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5406259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5406259000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1776135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1776135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1776135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1776135                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61706.128086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61706.128086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61706.128086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61706.128086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87022                       # number of writebacks
system.cpu.icache.writebacks::total             87022                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5318647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5318647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5318647000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5318647000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60706.139500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60706.139500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60706.139500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60706.139500                       # average overall mshr miss latency
system.cpu.icache.replacements                  87022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1688522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1688522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5406259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5406259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1776135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1776135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61706.128086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61706.128086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5318647000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5318647000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60706.139500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60706.139500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1718062                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87100                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.725166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3639882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3639882                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316450                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6763395500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6763395500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6763395500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6763395500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422111                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64010.330207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64010.330207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64010.330207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64010.330207                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34677                       # number of writebacks
system.cpu.dcache.writebacks::total             34677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384706000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384706000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048493                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63580.557690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63580.557690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63580.557690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63580.557690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66818.011124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66818.011124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66646.742118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66646.742118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471673000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471673000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61557.760165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61557.760165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59339.375194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59339.375194                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70614.537445                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70614.537445                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69614.537445                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69614.537445                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.579267                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.020529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.579267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958673                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552492669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 623028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   623023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.87                       # Real time elapsed on the host
host_tick_rate                              698463132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7395286                       # Number of instructions simulated
sim_ops                                       7395286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008291                       # Number of seconds simulated
sim_ticks                                  8290779000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.031155                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  207056                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559140                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1568                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             51838                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503987                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36974                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          233607                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196633                       # Number of indirect misses.
system.cpu.branchPred.lookups                  632984                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51039                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19495                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2455509                       # Number of instructions committed
system.cpu.committedOps                       2455509                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.706992                       # CPI: cycles per instruction
system.cpu.discardedOps                        119568                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165705                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825144                       # DTB hits
system.cpu.dtb.data_misses                       3012                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108396                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484362                       # DTB read hits
system.cpu.dtb.read_misses                       2546                       # DTB read misses
system.cpu.dtb.write_accesses                   57309                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      340782                       # DTB write hits
system.cpu.dtb.write_misses                       466                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4578                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1972919                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            579054                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12310147                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149098                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  361589                       # ITB accesses
system.cpu.itb.fetch_acv                          241                       # ITB acv
system.cpu.itb.fetch_hits                      358791                       # ITB hits
system.cpu.itb.fetch_misses                      2798                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   303      4.82%      4.82% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5026     79.88%     84.93% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.48%     87.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.44% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.48% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.33%     94.80% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.15% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.58%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6292                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9875                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2283     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3204     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5534                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2280     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.85%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2280     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4607                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5933572500     71.57%     71.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65490500      0.79%     72.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11296500      0.14%     72.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2280634500     27.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8290994000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998686                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832490                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 415                      
system.cpu.kern.mode_good::user                   415                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               764                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 415                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543194                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703986                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6940831500     83.72%     83.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1350162500     16.28%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      303                       # number of times the context was actually changed
system.cpu.numCycles                         16469079                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43216      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1519312     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3557      0.14%     63.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2269      0.09%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 484353     19.73%     83.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338479     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2757      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2496      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58560      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2455509                       # Class of committed instruction
system.cpu.quiesceCycles                       112479                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4158932                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2657212037                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2657212037                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2657212037                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2657212037                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118003.909628                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118003.909628                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118003.909628                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118003.909628                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            27                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1530066852                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1530066852                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1530066852                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1530066852                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67948.612310                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67948.612310                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67948.612310                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67948.612310                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6226975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6226975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115314.351852                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115314.351852                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3526975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3526975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65314.351852                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65314.351852                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2650985062                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2650985062                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118010.374911                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118010.374911                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1526539877                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1526539877                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67954.944667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67954.944667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91502                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41762                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15363                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18311                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 365908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9220608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9220608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3386752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3389671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14047975                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001706                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041267                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  129915     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     222      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           724867837                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184374500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          382704250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4610432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2151680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6762112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4610432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4610432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2672768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2672768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         556091533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         259526879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815618412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    556091533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        556091533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      322378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      322378392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        556091533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        259526879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137996803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     66969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247464750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6925                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113706                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5187                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1512418750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3396100000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15054.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33804.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78564                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    359                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.102275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.010622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.925394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26012     41.42%     41.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18698     29.77%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7814     12.44%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3458      5.51%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1917      3.05%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1067      1.70%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          634      1.01%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          442      0.70%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2759      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.507437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.755548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.293802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1462     21.11%     21.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            882     12.74%     33.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4195     60.58%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           212      3.06%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84      1.21%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      0.58%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.23%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6076     87.75%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              309      4.46%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              334      4.82%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      1.96%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.52%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.12%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6429632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7203712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6762176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7277184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       868.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8290782000                       # Total gap between requests
system.mem_ctrls.avgGap                      37794.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4285952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2143680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7203712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 516954076.329859972000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 258561951.777993351221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 868882405.380724787712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2252521750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1143578250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207331079250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31268.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34014.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1823396.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256197480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136153215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           400275540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311106780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3538655760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205744800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5502725175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.716302                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    501803500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7517299750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192551520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102324585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317530080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276847920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3483285390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252314400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5279445495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.785216                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    621593500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7397358750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               173000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117278037                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1166000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1623500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789473.684211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    296330.917441                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10501107000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       938215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           938215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       938215                       # number of overall hits
system.cpu.icache.overall_hits::total          938215                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72044                       # number of overall misses
system.cpu.icache.overall_misses::total         72044                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4655612000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4655612000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4655612000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4655612000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1010259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1010259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1010259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1010259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64621.786686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64621.786686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64621.786686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64621.786686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72034                       # number of writebacks
system.cpu.icache.writebacks::total             72034                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72044                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4583568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4583568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4583568000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4583568000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63621.786686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63621.786686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63621.786686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63621.786686                       # average overall mshr miss latency
system.cpu.icache.replacements                  72034                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       938215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          938215                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72044                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4655612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4655612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1010259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1010259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64621.786686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64621.786686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4583568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4583568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63621.786686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63621.786686                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1048320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.448625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2092562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2092562                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749011                       # number of overall hits
system.cpu.dcache.overall_hits::total          749011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51267                       # number of overall misses
system.cpu.dcache.overall_misses::total         51267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3357711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3357711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3357711000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3357711000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064061                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65494.587161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65494.587161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65494.587161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65494.587161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19298                       # number of writebacks
system.cpu.dcache.writebacks::total             19298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2169335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2169335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2169335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2169335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233725000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233725000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041322                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041322                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041322                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65600.260062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65600.260062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65600.260062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65600.260062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120414.734673                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120414.734673                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33620                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1510598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1510598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70420.866160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70420.866160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233725000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233725000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70516.078897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70516.078897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203770.706190                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203770.706190                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1847113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1847113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61950.395761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61950.395761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59942.991870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59942.991870                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          564                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061958                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061958                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75478.723404                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75478.723404                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          564                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          564                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061958                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061958                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74478.723404                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74478.723404                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8787                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8787                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8787                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8787                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10561107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              827902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34644                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.897414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1669956                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1669956                       # Number of data accesses

---------- End Simulation Statistics   ----------
