0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/counter_n_bit.sv,1731075515,systemVerilog,,/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/decoder.sv,,counter_n_bit,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/decoder.sv,1731076163,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv,,decoder,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sim_1/new/regs_4_bit_tb.sv,1731911506,systemVerilog,,,,regs_4_bit_tb,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/B_reg_4_bit.sv,1731927000,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv,,B_reg_4_bit2,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv,1731936762,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv,,DFF,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv,1731936770,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv,,Latch,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv,1731933122,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sim_1/new/regs_4_bit_tb.sv,,reg_4_bit,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/regs_4_bit.sv,1731930905,systemVerilog,,/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/sev_seg.sv,,regs_4_bit,,,,,,,,
