
SF2_IAP.elf:     file format elf32-littlearm
SF2_IAP.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x20000189

Program Header:
    LOAD off    0x00008000 vaddr 0x20000000 paddr 0x20000000 align 2**15
         filesz 0x00003964 memsz 0x00010000 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .vector_table 000002e4  20000000  20000000  00008000  2**4  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .boot_code    00000000  200002e4  200002e4  0000b964  2**2  CONTENTS
  2 .text         00002e1c  200002e4  200002e4  000082e4  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000864  20003100  20003100  0000b100  2**3  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001f8  20003964  20003964  0000b964  2**2  ALLOC
  5 .heap         0000b4a4  20003b5c  20003b5c  0000b964  2**2  ALLOC
  6 .stack        00001000  2000f000  2000f000  0000b964  2**2  ALLOC
  7 .debug_aranges 000006f8  00000000  00000000  0000b968  2**3  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009fd1  00000000  00000000  0000c060  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000180b  00000000  00000000  00016031  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00006626  00000000  00000000  0001783c  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001b20  00000000  00000000  0001de64  2**2  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0001353b  00000000  00000000  0001f984  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002e0b  00000000  00000000  00032ebf  2**0  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000029  00000000  00000000  00035cca  2**0  CONTENTS, READONLY
 15 .debug_ranges 000006f0  00000000  00000000  00035cf3  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000062fc  00000000  00000000  000363e3  2**0  CONTENTS, READONLY, DEBUGGING
 17 .comment      00000070  00000000  00000000  0003c6df  2**0  CONTENTS, READONLY
SYMBOL TABLE:
20000000 l    d  .vector_table	00000000 .vector_table
200002e4 l    d  .boot_code	00000000 .boot_code
200002e4 l    d  .text	00000000 .text
20003100 l    d  .data	00000000 .data
20003964 l    d  .bss	00000000 .bss
20003b5c l    d  .heap	00000000 .heap
2000f000 l    d  .stack	00000000 .stack
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .comment	00000000 .comment
00000000 l    df *ABS*	00000000 D:/Home2021/ChroZen-LC/LC_AS/SoC/Ch_AS_SF2_FW-git/SoftConsole4-SF2/SF2_hw_platform/Debug/src/CMSIS/startup_gcc/startup_m2sxxx.o
20000188 l       .vector_table	00000000 _start
200001aa l       .vector_table	00000000 copy_data
2000019c l       .vector_table	00000000 copy_code_loop
200001c2 l       .vector_table	00000000 clear_bss
200001b4 l       .vector_table	00000000 copy_data_loop
200001c8 l       .vector_table	00000000 clear_bss_loop
200001e0 l       .vector_table	00000000 call_glob_ctor
200001ea l       .vector_table	00000000 branch_to_main
200001f6 l       .vector_table	00000000 ExitLoop
00000000 l    df *ABS*	00000000 crtstuff.c
200030dc l     O .text	00000000 __EH_FRAME_BEGIN__
20003100 l     O .data	00000000 __JCR_LIST__
200002e4 l     F .text	00000000 __do_global_dtors_aux
20003964 l       .bss	00000000 completed.8122
200030fc l     O .text	00000000 __do_global_dtors_aux_fini_array_entry
20000308 l     F .text	00000000 frame_dummy
20003968 l       .bss	00000000 object.8127
200030f8 l     O .text	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 Interrupt.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 procotol.c
2000044c l     F .text	00000034 NVIC_ClearPendingIRQ
20003104 l     O .data	00000004 baseAddress.8434
20003980 l     O .bss	00000004 offset.8435
20003984 l     O .bss	00000004 address.8433
00000000 l    df *ABS*	00000000 queue.c
20003988 l     O .bss	0000000c g_tQueue
00000000 l    df *ABS*	00000000 storage.c
00000000 l    df *ABS*	00000000 system.c
2000136c l     F .text	00000030 NVIC_EnableIRQ
2000139c l     F .text	00000034 NVIC_DisableIRQ
200013d0 l     F .text	00000028 NVIC_SystemReset
00000000 l    df *ABS*	00000000 timer.c
20001494 l     F .text	00000030 NVIC_EnableIRQ
200014c4 l     F .text	00000034 NVIC_DisableIRQ
200014f8 l     F .text	00000034 NVIC_ClearPendingIRQ
2000152c l     F .text	00000058 MSS_TIM1_init
20001584 l     F .text	00000018 MSS_TIM1_start
2000159c l     F .text	0000001a MSS_TIM1_load_immediate
200015b8 l     F .text	00000018 MSS_TIM1_enable_irq
200015d0 l     F .text	00000018 MSS_TIM1_clear_irq
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 newlib_stubs.c
20003998 l     O .bss	00000004 g_stdio_uart_init_done
2000399c l     O .bss	00000004 heap_end.7280
00000000 l    df *ABS*	00000000 mss_uart.c
20001768 l     F .text	00000018 NVIC_EnableIRQ
20001780 l     F .text	00000018 NVIC_ClearPendingIRQ
20001798 l     F .text	00000018 set_bit_reg8
200017b0 l     F .text	00000018 clear_bit_reg8
200017c8 l     F .text	00000018 read_bit_reg8
200017e0 l     F .text	00000084 default_tx_handler
20001864 l     F .text	000000ac MSS_UART_isr.part.0
20001910 l     F .text	000001e8 global_init
00000000 l    df *ABS*	00000000 mss_nvm.c
20001cb0 l     F .text	0000004c request_nvm_access
20001cfc l     F .text	00000040 release_ctrl_access
20001d3c l     F .text	0000002c wait_nvm_ready
20001d68 l     F .text	0000009c fill_wd_buffer
20001e04 l     F .text	000002bc check_protection_reserved_nvm
200020c0 l     F .text	00000026 get_error_code
200020e8 l     F .text	00000044 get_ctrl_access
200039a0 l     O .bss	00000001 g_do_not_lock_page
200030bc l     O .text	00000008 g_nvm
200030c4 l     O .text	00000008 g_nvm32
200039a1 l     O .bss	00000001 g_envm_ctrl_locks
00000000 l    df *ABS*	00000000 system_m2sxxx.c
2000250c l     F .text	00000040 set_clock_frequency_globals
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 __call_atexit.c
20002d64 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 impure.c
20003128 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 c:/microsemi/softconsole_v4.0/arm-none-eabi-gcc/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7-m/crti.o
00000000 l    df *ABS*	00000000 c:/microsemi/softconsole_v4.0/arm-none-eabi-gcc/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7-m/crtn.o
00000000 l    df *ABS*	00000000 crtstuff.c
20003100 l     O .data	00000000 __JCR_END__
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
20003100 l       .text	00000000 __exidx_end
20003100 l       .text	00000000 __fini_array_end
00010000 l       *ABS*	00000000 RAM_SIZE
00000000 l       *ABS*	00000000 __DYNAMIC
20003100 l       .text	00000000 __exidx_start
00001000 l       *ABS*	00000000 MAIN_STACK_SIZE
00001000 l       *ABS*	00000000 MIN_SIZE_HEAP
00000000 l       *UND*	00000000 software_init_hook
200030fc l       .text	00000000 __fini_array_start
20000000 l       *ABS*	00000000 RAM_START_ADDRESS
20010000 l       *ABS*	00000000 __main_stack_start
200030fc l       .text	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
200030f4 l       .text	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
200030f4 l       .text	00000000 __init_array_start
200030f4 l       .text	00000000 __preinit_array_start
2000310c g     O .data	00000004 g_FrequencyPCLK2
20000204  w    F .vector_table	00000000 DebugMon_Handler
20000da8 g     F .text	0000004c get_available
20003114 g     O .data	00000004 g_FrequencyFIC1
20000d04 g     F .text	0000003e post_update_ready
200039d8 g     O .bss	00000100 g_tStorageInfo
20000212  w    F .vector_table	00000000 I2C0_IRQHandler
20000266  w    F .vector_table	00000000 FabricIrq12_IRQHandler
20000000 g       *ABS*	00000000 __vector_table_load
20001650 g     F .text	0000003a diff_mili_time
200003a0 g     F .text	00000020 HardFault_Handler
20001304 g     F .text	00000024 GetAPPVer
20002d3c g     F .text	00000002 __malloc_unlock
20003100 g       *ABS*	00000000 __data_load
20000208  w    F .vector_table	00000000 SysTick_Handler
20000480 g     F .text	0000005c uart0_rx_handler
20003100 g       *ABS*	00000000 _sidata
200012a0 g     F .text	00000024 GetBLVer
20000206  w    F .vector_table	00000000 PendSV_Handler
20000390 g     F .text	0000000e NMI_Handler
200005c8 g     F .text	00000094 RecvData
20002454 g     F .text	000000b8 NVM_verify
20000218  w    F .vector_table	00000000 I2C1_IRQHandler
20001c94 g     F .text	0000001c UART1_IRQHandler
20000278  w    F .vector_table	00000000 GPIO5_IRQHandler
20003b58 g     O .bss	00000004 errno
20003100 g       .text	00000000 _etext
20000d88 g     F .text	0000001e get_buffer_size
20003964 g       .bss	00000000 _sbss
20000238  w    F .vector_table	00000000 PLL_LockLost_IRQHandler
200002e4 g       .text	00000000 __text_start
200002aa  w    F .vector_table	00000000 GPIO30_IRQHandler
20000c5c g     F .text	000000a8 processFwUpdate
20001c78 g     F .text	0000001c UART0_IRQHandler
20000246  w    F .vector_table	00000000 MDDR_IOCalib_IRQHandler
20002bb0 g     F .text	000000ec memcpy
200013f8 g     F .text	00000014 get_uart
20000286  w    F .vector_table	00000000 GPIO12_IRQHandler
20001418 g     F .text	0000000c MSS_UART0_disable_intr
200002a6  w    F .vector_table	00000000 GPIO28_IRQHandler
2000029e  w    F .vector_table	00000000 GPIO24_IRQHandler
20000214  w    F .vector_table	00000000 I2C0_SMBAlert_IRQHandler
200002e4 g       .vector_table	00000000 _evector_table
20003994 g     O .bss	00000004 Time1mS
20003120 g     O .data	00000004 SystemCoreClock
20000fa4 g     F .text	000000b0 peek
20002694 g     F .text	00000010 malloc
200003e0 g     F .text	0000000e UsageFault_Handler
20001c14 g     F .text	00000064 MSS_UART_set_rx_handler
2000022c  w    F .vector_table	00000000 ENVM0_IRQHandler
2000027a  w    F .vector_table	00000000 GPIO6_IRQHandler
200039ac g     O .bss	00000004 __malloc_top_pad
20003964 g       .bss	00000000 __bss_start__
20003100 g       .data	00000000 _sdata
20000210  w    F .vector_table	00000000 SPI1_IRQHandler
20002d40 g     F .text	00000024 _sbrk_r
200002a0  w    F .vector_table	00000000 GPIO25_IRQHandler
2000026c  w    F .vector_table	00000000 FabricIrq15_IRQHandler
20000270  w    F .vector_table	00000000 GPIO1_IRQHandler
2000022a  w    F .vector_table	00000000 CAN_IRQHandler
200039a8 g     O .bss	00000004 __malloc_max_sbrked_mem
2000134c g     F .text	00000020 SetSerialNo
20000262  w    F .vector_table	00000000 FabricIrq10_IRQHandler
20000240  w    F .vector_table	00000000 HPDMA_Complete_IRQHandler
20000290  w    F .vector_table	00000000 GPIO17_IRQHandler
200030d8 g     O .text	00000004 _global_impure_ptr
20002644 g     F .text	00000050 __libc_init_array
20000280  w    F .vector_table	00000000 GPIO9_IRQHandler
20000400 g     F .text	0000000e CommSwitchError_IRQHandler
2000172c g     F .text	0000003c _sbrk
20003108 g     O .data	00000004 g_FrequencyFIC64
2000029c  w    F .vector_table	00000000 GPIO23_IRQHandler
200030dc g     F .text	00000000 _init
200002a8  w    F .vector_table	00000000 GPIO29_IRQHandler
20000252  w    F .vector_table	00000000 FabricIrq2_IRQHandler
20002d84 g     F .text	0000002c __libc_fini_array
20001328 g     F .text	00000024 GetFPGAVer
20003b5c g       .bss	00000000 _ebss
20000292  w    F .vector_table	00000000 GPIO18_IRQHandler
20000188 g     F .vector_table	00000000 Reset_Handler
20000000 g       .vector_table	00000000 __vector_table_vma_base_address
2000021a  w    F .vector_table	00000000 I2C1_SMBAlert_IRQHandler
20000284  w    F .vector_table	00000000 GPIO11_IRQHandler
20000242  w    F .vector_table	00000000 HPDMA_Error_IRQHandler
20001610 g     F .text	00000028 init_timer_1
20001488 g     F .text	0000000a reset_system
200003f0 g     F .text	0000000e WdogWakeup_IRQHandler
20003118 g     O .data	00000004 g_FrequencyPCLK0
00000000  w      *UND*	00000000 __deregister_frame_info
20001054 g     F .text	00000048 InitStorageInfo
20000234  w    F .vector_table	00000000 USB_DMA_IRQHandler
2000065c g     F .text	00000060 CalcChkSum
20000228  w    F .vector_table	00000000 Timer2_IRQHandler
20000272  w    F .vector_table	00000000 GPIO2_IRQHandler
20003b5c g       .bss	00000000 __bss_end__
20002e4c g     F .text	000001b0 _free_r
20000d44 g     F .text	00000044 init_queue
20000264  w    F .vector_table	00000000 FabricIrq11_IRQHandler
20003960 g     O .data	00000004 __malloc_sbrk_base
20003b5c g       .bss	00000000 __end
2000024e  w    F .vector_table	00000000 FabricIrq0_IRQHandler
20002ffc g     F .text	000000a4 __register_exitproc
20003ad8 g     O .bss	00000040 g_mss_uart1
20000236  w    F .vector_table	00000000 PLL_Lock_IRQHandler
20000222  w    F .vector_table	00000000 EthernetMAC_IRQHandler
200039b0 g     O .bss	00000028 __malloc_current_mallinfo
200010b0 g     F .text	00000058 LoadStorageInfo
2000023e  w    F .vector_table	00000000 DDR_IRQHandler
00000000 g       *ABS*	00000000 __mirrored_nvm
20000232  w    F .vector_table	00000000 USB_IRQHandler
20003110 g     O .data	00000004 g_FrequencyFIC0
20003554 g     O .data	00000408 __malloc_av_
200015e8 g     F .text	00000028 Timer1_IRQHandler
200012c4 g     F .text	00000024 GetIAPVer
2000168c g     F .text	00000042 delay_us
20000000 g       .vector_table	00000000 __vector_table_start
20000274  w    F .vector_table	00000000 GPIO3_IRQHandler
20002d38 g     F .text	00000002 __malloc_lock
20000254  w    F .vector_table	00000000 FabricIrq3_IRQHandler
20002c9c g     F .text	0000009a memset
200003c0 g     F .text	0000000e MemManage_Handler
20000430 g     F .text	0000001a main
200016d0 g     F .text	0000002a delay_ms
200039a4 g     O .bss	00000004 __malloc_max_total_mem
20000202  w    F .vector_table	00000000 SVC_Handler
200002e4 g       *ABS*	00000000 __text_load
200026a4 g     F .text	0000050c _malloc_r
20003b5c g       .heap	00000000 __heap_start__
2000027c  w    F .vector_table	00000000 GPIO7_IRQHandler
00000000  w      *UND*	00000000 __libc_fini
20003b18 g     O .bss	00000040 g_mss_uart0
2000311c g     O .data	00000004 g_FrequencyPCLK1
20002db0 g     F .text	0000009c _malloc_trim_r
2000140c g     F .text	0000000c MSS_UART0_enable_intr
20000288  w    F .vector_table	00000000 GPIO13_IRQHandler
2000254c g     F .text	00000040 SystemInit
2000109c g     F .text	00000014 GetStorageInfo
200030e8 g     F .text	00000000 _fini
20001b40 g     F .text	00000068 MSS_UART_polled_tx
2000025c  w    F .vector_table	00000000 FabricIrq7_IRQHandler
2000028a  w    F .vector_table	00000000 GPIO14_IRQHandler
20002d78 g     F .text	0000000c atexit
200016fc g     F .text	00000030 _write_r
20002424 g     F .text	00000030 MSS_NVM_read
2000024c  w    F .vector_table	00000000 FIC64_IRQHandler
200002ae  w    F .vector_table	00000000 mscc_post_hw_cfg_init
20003550 g     O .data	00000004 _impure_ptr
2000022e  w    F .vector_table	00000000 ENVM1_IRQHandler
20000410 g     F .text	0000000e CacheError_IRQHandler
2000025a  w    F .vector_table	00000000 FabricIrq6_IRQHandler
20000294  w    F .vector_table	00000000 GPIO19_IRQHandler
2000027e  w    F .vector_table	00000000 GPIO8_IRQHandler
200012e8 g     F .text	0000001c SetIAPVer
20000df4 g     F .text	000000e4 enqueue
200006bc g     F .text	0000005c CheckPacket
20001638 g     F .text	00000018 get_mili_time
20000260  w    F .vector_table	00000000 FabricIrq9_IRQHandler
200002a2  w    F .vector_table	00000000 GPIO26_IRQHandler
2000029a  w    F .vector_table	00000000 GPIO22_IRQHandler
20010000 g       .stack	00000000 _estack
20001424 g     F .text	00000064 init_system
2000f000 g       .heap	00000000 _eheap
20000ed8 g     F .text	000000cc dequeue
20000282  w    F .vector_table	00000000 GPIO10_IRQHandler
20000216  w    F .vector_table	00000000 I2C0_SMBus_IRQHandler
20003964 g       .data	00000000 _edata
2000020e  w    F .vector_table	00000000 SPI0_IRQHandler
20003b5c g       .bss	00000000 _end
20000296  w    F .vector_table	00000000 GPIO20_IRQHandler
20000340 g     F .text	00000050 prvGetRegistersFromStack
20000250  w    F .vector_table	00000000 FabricIrq1_IRQHandler
20000256  w    F .vector_table	00000000 FabricIrq4_IRQHandler
2000026e  w    F .vector_table	00000000 GPIO0_IRQHandler
2000395c g     O .data	00000004 __malloc_trim_threshold
2000025e  w    F .vector_table	00000000 FabricIrq8_IRQHandler
20001108 g     F .text	000000fc SaveStorageInfo
20001204 g     F .text	0000009c SaveStorageInfoALL
20000000 g     O .vector_table	00000000 g_pfnVectors
20001af8 g     F .text	00000048 MSS_UART_init
2000258c g     F .text	000000b8 SystemCoreClockUpdate
200004dc g     F .text	000000ec GenPacket
20000224  w    F .vector_table	00000000 DMA_IRQHandler
20000268  w    F .vector_table	00000000 FabricIrq13_IRQHandler
20000248  w    F .vector_table	00000000 FAB_PLL_Lock_IRQHandler
200003d0 g     F .text	0000000e BusFault_Handler
2000020c  w    F .vector_table	00000000 RTC_Wakeup_IRQHandler
2000212c g     F .text	000001e8 NVM_write
20001ba8 g     F .text	0000006c MSS_UART_get_rx
20003100 g       .data	00000000 __data_start
20000298  w    F .vector_table	00000000 GPIO21_IRQHandler
200002ac  w    F .vector_table	00000000 GPIO31_IRQHandler
20000258  w    F .vector_table	00000000 FabricIrq5_IRQHandler
20002314 g     F .text	00000110 NVM_unlock
00000000  w      *UND*	00000000 _Jv_RegisterClasses
20000718 g     F .text	00000544 ParseUpdateData
2000f000 g       .stack	00000000 __stack_start__
20000420 g     F .text	0000000e ECC_Error_IRQHandler
20000230  w    F .vector_table	00000000 ComBlk_IRQHandler
00000000  w      *UND*	00000000 __register_frame_info
2000024a  w    F .vector_table	00000000 FAB_PLL_LockLost_IRQHandler
2000026a  w    F .vector_table	00000000 FabricIrq14_IRQHandler
2000021c  w    F .vector_table	00000000 I2C1_SMBus_IRQHandler
2000028e  w    F .vector_table	00000000 GPIO16_IRQHandler
20000276  w    F .vector_table	00000000 GPIO4_IRQHandler
200002a4  w    F .vector_table	00000000 GPIO27_IRQHandler
2000028c  w    F .vector_table	00000000 GPIO15_IRQHandler



Disassembly of section .text:

200002e4 <__do_global_dtors_aux>:
$t():
200002e4:	b510      	push	{r4, lr}
200002e6:	4c05      	ldr	r4, [pc, #20]	; (200002fc <__text_load+0x18>)
200002e8:	7823      	ldrb	r3, [r4, #0]
200002ea:	b933      	cbnz	r3, 200002fa <__do_global_dtors_aux+0x16>
200002ec:	4b04      	ldr	r3, [pc, #16]	; (20000300 <__text_load+0x1c>)
200002ee:	b113      	cbz	r3, 200002f6 <__do_global_dtors_aux+0x12>
200002f0:	4804      	ldr	r0, [pc, #16]	; (20000304 <__text_load+0x20>)
200002f2:	f3af 8000 	nop.w
200002f6:	2301      	movs	r3, #1
200002f8:	7023      	strb	r3, [r4, #0]
200002fa:	bd10      	pop	{r4, pc}
$d():
200002fc:	20003964 	.word	0x20003964
20000300:	00000000 	.word	0x00000000
20000304:	200030dc 	.word	0x200030dc

20000308 <frame_dummy>:
$t():
20000308:	4b08      	ldr	r3, [pc, #32]	; (2000032c <frame_dummy+0x24>)
2000030a:	b510      	push	{r4, lr}
2000030c:	b11b      	cbz	r3, 20000316 <frame_dummy+0xe>
2000030e:	4808      	ldr	r0, [pc, #32]	; (20000330 <frame_dummy+0x28>)
20000310:	4908      	ldr	r1, [pc, #32]	; (20000334 <frame_dummy+0x2c>)
20000312:	f3af 8000 	nop.w
20000316:	4808      	ldr	r0, [pc, #32]	; (20000338 <frame_dummy+0x30>)
20000318:	6803      	ldr	r3, [r0, #0]
2000031a:	b903      	cbnz	r3, 2000031e <frame_dummy+0x16>
2000031c:	bd10      	pop	{r4, pc}
2000031e:	4b07      	ldr	r3, [pc, #28]	; (2000033c <frame_dummy+0x34>)
20000320:	2b00      	cmp	r3, #0
20000322:	d0fb      	beq.n	2000031c <frame_dummy+0x14>
20000324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20000328:	4718      	bx	r3
2000032a:	bf00      	nop
$d():
2000032c:	00000000 	.word	0x00000000
20000330:	200030dc 	.word	0x200030dc
20000334:	20003968 	.word	0x20003968
20000338:	20003100 	.word	0x20003100
2000033c:	00000000 	.word	0x00000000

20000340 <prvGetRegistersFromStack>:
prvGetRegistersFromStack():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:14

//.word  Reset_Handler
//.word  NMI_Handler

void prvGetRegistersFromStack(uint32_t *pulFaultStackAddress)
{
20000340:	b480      	push	{r7}
20000342:	b08b      	sub	sp, #44	; 0x2c
20000344:	af00      	add	r7, sp, #0
20000346:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:29
	volatile unsigned int r12;
	volatile unsigned int lr; /* Link register. */
	volatile unsigned int pc; /* Program counter. */
	volatile unsigned int psr;/* Program status register. */

	r0 = pulFaultStackAddress[0];
20000348:	687b      	ldr	r3, [r7, #4]
2000034a:	681b      	ldr	r3, [r3, #0]
2000034c:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:30
	r1 = pulFaultStackAddress[1];
2000034e:	687b      	ldr	r3, [r7, #4]
20000350:	3304      	adds	r3, #4
20000352:	681b      	ldr	r3, [r3, #0]
20000354:	623b      	str	r3, [r7, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:31
	r2 = pulFaultStackAddress[2];
20000356:	687b      	ldr	r3, [r7, #4]
20000358:	3308      	adds	r3, #8
2000035a:	681b      	ldr	r3, [r3, #0]
2000035c:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:32
	r3 = pulFaultStackAddress[3];
2000035e:	687b      	ldr	r3, [r7, #4]
20000360:	330c      	adds	r3, #12
20000362:	681b      	ldr	r3, [r3, #0]
20000364:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:34

	r12 = pulFaultStackAddress[4];
20000366:	687b      	ldr	r3, [r7, #4]
20000368:	3310      	adds	r3, #16
2000036a:	681b      	ldr	r3, [r3, #0]
2000036c:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:35
	lr = pulFaultStackAddress[5];
2000036e:	687b      	ldr	r3, [r7, #4]
20000370:	3314      	adds	r3, #20
20000372:	681b      	ldr	r3, [r3, #0]
20000374:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:36
	pc = pulFaultStackAddress[6];
20000376:	687b      	ldr	r3, [r7, #4]
20000378:	3318      	adds	r3, #24
2000037a:	681b      	ldr	r3, [r3, #0]
2000037c:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:37
	psr = pulFaultStackAddress[7];
2000037e:	687b      	ldr	r3, [r7, #4]
20000380:	331c      	adds	r3, #28
20000382:	681b      	ldr	r3, [r3, #0]
20000384:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:40


}
20000386:	372c      	adds	r7, #44	; 0x2c
20000388:	46bd      	mov	sp, r7
2000038a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000038e:	4770      	bx	lr

20000390 <NMI_Handler>:
NMI_Handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:43

__attribute__((__interrupt__)) void NMI_Handler(void)
{
20000390:	4668      	mov	r0, sp
20000392:	f020 0107 	bic.w	r1, r0, #7
20000396:	468d      	mov	sp, r1
20000398:	b481      	push	{r0, r7}
2000039a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:45 (discriminator 1)
	//reset_system();
	while (1);
2000039c:	e7fe      	b.n	2000039c <NMI_Handler+0xc>
2000039e:	bf00      	nop

200003a0 <HardFault_Handler>:
HardFault_Handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:49
}

__attribute__((__interrupt__)) void HardFault_Handler(void)
{
200003a0:	4668      	mov	r0, sp
200003a2:	f020 0107 	bic.w	r1, r0, #7
200003a6:	468d      	mov	sp, r1
200003a8:	b481      	push	{r0, r7}
200003aa:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:64
	 " ldr r2, handler2_address_const                            \n"
	 " bx r2                                                     \n"
	 " handler2_address_const: .word prvGetRegistersFromStack    \n"
	 );
#else
	__asm volatile
200003ac:	f01e 0f04 	tst.w	lr, #4
200003b0:	bf0c      	ite	eq
200003b2:	f3ef 8008 	mrseq	r0, MSP
200003b6:	f3ef 8009 	mrsne	r0, PSP
200003ba:	f7ff bfc1 	b.w	20000340 <prvGetRegistersFromStack>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:74 (discriminator 1)
			" mrsne r0, psp                                             \n"
			" b prvGetRegistersFromStack                               \n"
	);
#endif
	//reset_system();
	while (1);
200003be:	e7fe      	b.n	200003be <HardFault_Handler+0x1e>

200003c0 <MemManage_Handler>:
MemManage_Handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:78
}

__attribute__((__interrupt__)) void MemManage_Handler(void)
{
200003c0:	4668      	mov	r0, sp
200003c2:	f020 0107 	bic.w	r1, r0, #7
200003c6:	468d      	mov	sp, r1
200003c8:	b481      	push	{r0, r7}
200003ca:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:80 (discriminator 1)
	//reset_system();
	while (1);
200003cc:	e7fe      	b.n	200003cc <MemManage_Handler+0xc>
200003ce:	bf00      	nop

200003d0 <BusFault_Handler>:
BusFault_Handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:83
}
__attribute__((__interrupt__)) void BusFault_Handler(void)
{
200003d0:	4668      	mov	r0, sp
200003d2:	f020 0107 	bic.w	r1, r0, #7
200003d6:	468d      	mov	sp, r1
200003d8:	b481      	push	{r0, r7}
200003da:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:85 (discriminator 1)
	//reset_system();
	while (1);
200003dc:	e7fe      	b.n	200003dc <BusFault_Handler+0xc>
200003de:	bf00      	nop

200003e0 <UsageFault_Handler>:
UsageFault_Handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:88
}
__attribute__((__interrupt__)) void UsageFault_Handler(void)
{
200003e0:	4668      	mov	r0, sp
200003e2:	f020 0107 	bic.w	r1, r0, #7
200003e6:	468d      	mov	sp, r1
200003e8:	b481      	push	{r0, r7}
200003ea:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:90 (discriminator 1)
	//reset_system();
	while (1);
200003ec:	e7fe      	b.n	200003ec <UsageFault_Handler+0xc>
200003ee:	bf00      	nop

200003f0 <WdogWakeup_IRQHandler>:
WdogWakeup_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:94
}

__attribute__((__interrupt__)) void WdogWakeup_IRQHandler(void)
{
200003f0:	4668      	mov	r0, sp
200003f2:	f020 0107 	bic.w	r1, r0, #7
200003f6:	468d      	mov	sp, r1
200003f8:	b481      	push	{r0, r7}
200003fa:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:96 (discriminator 1)
	//reset_system();
	while (1);
200003fc:	e7fe      	b.n	200003fc <WdogWakeup_IRQHandler+0xc>
200003fe:	bf00      	nop

20000400 <CommSwitchError_IRQHandler>:
CommSwitchError_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:101
}


__attribute__((__interrupt__)) void CommSwitchError_IRQHandler(void)
{
20000400:	4668      	mov	r0, sp
20000402:	f020 0107 	bic.w	r1, r0, #7
20000406:	468d      	mov	sp, r1
20000408:	b481      	push	{r0, r7}
2000040a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:103 (discriminator 1)
	//reset_system();
	while (1);
2000040c:	e7fe      	b.n	2000040c <CommSwitchError_IRQHandler+0xc>
2000040e:	bf00      	nop

20000410 <CacheError_IRQHandler>:
CacheError_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:107
}

__attribute__((__interrupt__)) void CacheError_IRQHandler(void)
{
20000410:	4668      	mov	r0, sp
20000412:	f020 0107 	bic.w	r1, r0, #7
20000416:	468d      	mov	sp, r1
20000418:	b481      	push	{r0, r7}
2000041a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:109 (discriminator 1)
	//reset_system();
	while (1);
2000041c:	e7fe      	b.n	2000041c <CacheError_IRQHandler+0xc>
2000041e:	bf00      	nop

20000420 <ECC_Error_IRQHandler>:
ECC_Error_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:114
}


__attribute__((__interrupt__)) void ECC_Error_IRQHandler(void)
{
20000420:	4668      	mov	r0, sp
20000422:	f020 0107 	bic.w	r1, r0, #7
20000426:	468d      	mov	sp, r1
20000428:	b481      	push	{r0, r7}
2000042a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/Interrupt.c:116 (discriminator 1)
	//reset_system();
	while (1);
2000042c:	e7fe      	b.n	2000042c <ECC_Error_IRQHandler+0xc>
2000042e:	bf00      	nop

20000430 <main>:
main():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:19

#include "config.h"


int main()
{
20000430:	b580      	push	{r7, lr}
20000432:	b082      	sub	sp, #8
20000434:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:20
	int nRet = 0;
20000436:	2300      	movs	r3, #0
20000438:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:22

	init_system();
2000043a:	f000 fff3 	bl	20001424 <init_system>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:24

	post_update_ready();
2000043e:	f000 fc61 	bl	20000d04 <post_update_ready>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:28 (discriminator 1)

	while(1)
	{
		nRet = processFwUpdate();
20000442:	f000 fc0b 	bl	20000c5c <processFwUpdate>
20000446:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/main.c:29 (discriminator 1)
	}
20000448:	e7fb      	b.n	20000442 <main+0x12>
2000044a:	bf00      	nop

2000044c <NVIC_ClearPendingIRQ>:
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1435
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000044c:	b480      	push	{r7}
2000044e:	b083      	sub	sp, #12
20000450:	af00      	add	r7, sp, #0
20000452:	4603      	mov	r3, r0
20000454:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
20000456:	4909      	ldr	r1, [pc, #36]	; (2000047c <NVIC_ClearPendingIRQ+0x30>)
20000458:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000045c:	095b      	lsrs	r3, r3, #5
2000045e:	79fa      	ldrb	r2, [r7, #7]
20000460:	f002 021f 	and.w	r2, r2, #31
20000464:	2001      	movs	r0, #1
20000466:	fa00 f202 	lsl.w	r2, r0, r2
2000046a:	3360      	adds	r3, #96	; 0x60
2000046c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1437
}
20000470:	370c      	adds	r7, #12
20000472:	46bd      	mov	sp, r7
20000474:	f85d 7b04 	ldr.w	r7, [sp], #4
20000478:	4770      	bx	lr
2000047a:	bf00      	nop
2000047c:	e000e100 	.word	0xe000e100

20000480 <uart0_rx_handler>:
uart0_rx_handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:21
#define	ETX_SIZE		1

unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size);

void uart0_rx_handler(mss_uart_instance_t * this_uart)
{
20000480:	b580      	push	{r7, lr}
20000482:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
20000486:	af00      	add	r7, sp, #0
20000488:	1d3b      	adds	r3, r7, #4
2000048a:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:22
    uint8_t buffer[MAX_BUFFER] = {0};
2000048c:	f107 030c 	add.w	r3, r7, #12
20000490:	461a      	mov	r2, r3
20000492:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000496:	4610      	mov	r0, r2
20000498:	2100      	movs	r1, #0
2000049a:	461a      	mov	r2, r3
2000049c:	f002 fbfe 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:23
    uint32_t nSize  = 0;
200004a0:	2300      	movs	r3, #0
200004a2:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:25

    nSize = MSS_UART_get_rx(this_uart, buffer, sizeof(buffer));
200004a6:	1d3b      	adds	r3, r7, #4
200004a8:	f107 020c 	add.w	r2, r7, #12
200004ac:	6818      	ldr	r0, [r3, #0]
200004ae:	4611      	mov	r1, r2
200004b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
200004b4:	f001 fb78 	bl	20001ba8 <MSS_UART_get_rx>
200004b8:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:26
    enqueue(buffer, 0, nSize);
200004bc:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
200004c0:	f107 020c 	add.w	r2, r7, #12
200004c4:	4610      	mov	r0, r2
200004c6:	2100      	movs	r1, #0
200004c8:	461a      	mov	r2, r3
200004ca:	f000 fc93 	bl	20000df4 <enqueue>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:28

	NVIC_ClearPendingIRQ(UART0_IRQn);
200004ce:	200a      	movs	r0, #10
200004d0:	f7ff ffbc 	bl	2000044c <NVIC_ClearPendingIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:30

}
200004d4:	f507 6782 	add.w	r7, r7, #1040	; 0x410
200004d8:	46bd      	mov	sp, r7
200004da:	bd80      	pop	{r7, pc}

200004dc <GenPacket>:
GenPacket():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:66
	}
}
#endif

int GenPacket(uint8_t* pBuffer, uint16_t cmd, uint8_t flag, uint8_t *pData, int size)
{
200004dc:	b580      	push	{r7, lr}
200004de:	b086      	sub	sp, #24
200004e0:	af00      	add	r7, sp, #0
200004e2:	60f8      	str	r0, [r7, #12]
200004e4:	607b      	str	r3, [r7, #4]
200004e6:	460b      	mov	r3, r1
200004e8:	817b      	strh	r3, [r7, #10]
200004ea:	4613      	mov	r3, r2
200004ec:	727b      	strb	r3, [r7, #9]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:67
	int nPos =0;
200004ee:	2300      	movs	r3, #0
200004f0:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:68
	uint16_t chkSum = 0;
200004f2:	2300      	movs	r3, #0
200004f4:	827b      	strh	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:70

	pBuffer[nPos++] = PKT_STX;
200004f6:	697b      	ldr	r3, [r7, #20]
200004f8:	1c5a      	adds	r2, r3, #1
200004fa:	617a      	str	r2, [r7, #20]
200004fc:	461a      	mov	r2, r3
200004fe:	68fb      	ldr	r3, [r7, #12]
20000500:	4413      	add	r3, r2
20000502:	2202      	movs	r2, #2
20000504:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:71
	pBuffer[nPos++] = cmd & 0xFF;
20000506:	697b      	ldr	r3, [r7, #20]
20000508:	1c5a      	adds	r2, r3, #1
2000050a:	617a      	str	r2, [r7, #20]
2000050c:	461a      	mov	r2, r3
2000050e:	68fb      	ldr	r3, [r7, #12]
20000510:	4413      	add	r3, r2
20000512:	897a      	ldrh	r2, [r7, #10]
20000514:	b2d2      	uxtb	r2, r2
20000516:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:72
	pBuffer[nPos++] = ( cmd >> 8 ) & 0xFF;
20000518:	697b      	ldr	r3, [r7, #20]
2000051a:	1c5a      	adds	r2, r3, #1
2000051c:	617a      	str	r2, [r7, #20]
2000051e:	461a      	mov	r2, r3
20000520:	68fb      	ldr	r3, [r7, #12]
20000522:	4413      	add	r3, r2
20000524:	897a      	ldrh	r2, [r7, #10]
20000526:	0a12      	lsrs	r2, r2, #8
20000528:	b292      	uxth	r2, r2
2000052a:	b2d2      	uxtb	r2, r2
2000052c:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:73
	pBuffer[nPos++] = flag;
2000052e:	697b      	ldr	r3, [r7, #20]
20000530:	1c5a      	adds	r2, r3, #1
20000532:	617a      	str	r2, [r7, #20]
20000534:	461a      	mov	r2, r3
20000536:	68fb      	ldr	r3, [r7, #12]
20000538:	4413      	add	r3, r2
2000053a:	7a7a      	ldrb	r2, [r7, #9]
2000053c:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:74
	pBuffer[nPos++] = size & 0xFF;
2000053e:	697b      	ldr	r3, [r7, #20]
20000540:	1c5a      	adds	r2, r3, #1
20000542:	617a      	str	r2, [r7, #20]
20000544:	461a      	mov	r2, r3
20000546:	68fb      	ldr	r3, [r7, #12]
20000548:	4413      	add	r3, r2
2000054a:	6a3a      	ldr	r2, [r7, #32]
2000054c:	b2d2      	uxtb	r2, r2
2000054e:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:75
	pBuffer[nPos++] = (size >> 8) & 0xFF;
20000550:	697b      	ldr	r3, [r7, #20]
20000552:	1c5a      	adds	r2, r3, #1
20000554:	617a      	str	r2, [r7, #20]
20000556:	461a      	mov	r2, r3
20000558:	68fb      	ldr	r3, [r7, #12]
2000055a:	4413      	add	r3, r2
2000055c:	6a3a      	ldr	r2, [r7, #32]
2000055e:	1212      	asrs	r2, r2, #8
20000560:	b2d2      	uxtb	r2, r2
20000562:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:77

	if (NULL != pData && size > 0) {
20000564:	687b      	ldr	r3, [r7, #4]
20000566:	2b00      	cmp	r3, #0
20000568:	d00f      	beq.n	2000058a <GenPacket+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:77 (discriminator 1)
2000056a:	6a3b      	ldr	r3, [r7, #32]
2000056c:	2b00      	cmp	r3, #0
2000056e:	dd0c      	ble.n	2000058a <GenPacket+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:78
		memcpy(&pBuffer[nPos], pData, size);
20000570:	697b      	ldr	r3, [r7, #20]
20000572:	68fa      	ldr	r2, [r7, #12]
20000574:	441a      	add	r2, r3
20000576:	6a3b      	ldr	r3, [r7, #32]
20000578:	4610      	mov	r0, r2
2000057a:	6879      	ldr	r1, [r7, #4]
2000057c:	461a      	mov	r2, r3
2000057e:	f002 fb17 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:79
		nPos += size;
20000582:	697a      	ldr	r2, [r7, #20]
20000584:	6a3b      	ldr	r3, [r7, #32]
20000586:	4413      	add	r3, r2
20000588:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:82
	}

	chkSum = CalcChkSum(pBuffer, 1, nPos - 1);
2000058a:	697b      	ldr	r3, [r7, #20]
2000058c:	3b01      	subs	r3, #1
2000058e:	68f8      	ldr	r0, [r7, #12]
20000590:	2101      	movs	r1, #1
20000592:	461a      	mov	r2, r3
20000594:	f000 f862 	bl	2000065c <CalcChkSum>
20000598:	4603      	mov	r3, r0
2000059a:	827b      	strh	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:83
	pBuffer[nPos++] = chkSum & 0xFF;
2000059c:	697b      	ldr	r3, [r7, #20]
2000059e:	1c5a      	adds	r2, r3, #1
200005a0:	617a      	str	r2, [r7, #20]
200005a2:	461a      	mov	r2, r3
200005a4:	68fb      	ldr	r3, [r7, #12]
200005a6:	4413      	add	r3, r2
200005a8:	8a7a      	ldrh	r2, [r7, #18]
200005aa:	b2d2      	uxtb	r2, r2
200005ac:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:85
	//pBuffer[nPos++] = (chkSum >> 8) & 0xFF;
	pBuffer[nPos++] = PKT_ETX;
200005ae:	697b      	ldr	r3, [r7, #20]
200005b0:	1c5a      	adds	r2, r3, #1
200005b2:	617a      	str	r2, [r7, #20]
200005b4:	461a      	mov	r2, r3
200005b6:	68fb      	ldr	r3, [r7, #12]
200005b8:	4413      	add	r3, r2
200005ba:	2203      	movs	r2, #3
200005bc:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:87

	return nPos;
200005be:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:88
}
200005c0:	4618      	mov	r0, r3
200005c2:	3718      	adds	r7, #24
200005c4:	46bd      	mov	sp, r7
200005c6:	bd80      	pop	{r7, pc}

200005c8 <RecvData>:
RecvData():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:112

	return nPos;
}

int RecvData(uint8_t * pBuffer, int length)
{
200005c8:	b580      	push	{r7, lr}
200005ca:	b08a      	sub	sp, #40	; 0x28
200005cc:	af00      	add	r7, sp, #0
200005ce:	6078      	str	r0, [r7, #4]
200005d0:	6039      	str	r1, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:113
	bool bRet = false;
200005d2:	2300      	movs	r3, #0
200005d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:114
	int nRet = 0;
200005d8:	2300      	movs	r3, #0
200005da:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:115
	unsigned int packetLength = 0;
200005dc:	2300      	movs	r3, #0
200005de:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:116
    int size = 0, hdrSize = sizeof(HEADER_PKT), dataSize = 0;
200005e0:	2300      	movs	r3, #0
200005e2:	61bb      	str	r3, [r7, #24]
200005e4:	2306      	movs	r3, #6
200005e6:	617b      	str	r3, [r7, #20]
200005e8:	2300      	movs	r3, #0
200005ea:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:122

	PHEADER_PKT pPkt;

	do {

		if (get_available() >= hdrSize) {
200005ec:	f000 fbdc 	bl	20000da8 <get_available>
200005f0:	4602      	mov	r2, r0
200005f2:	697b      	ldr	r3, [r7, #20]
200005f4:	429a      	cmp	r2, r3
200005f6:	db29      	blt.n	2000064c <RecvData+0x84>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:124

			nRet = peek((uint8_t *)pBuffer, 0, hdrSize);
200005f8:	6878      	ldr	r0, [r7, #4]
200005fa:	2100      	movs	r1, #0
200005fc:	697a      	ldr	r2, [r7, #20]
200005fe:	f000 fcd1 	bl	20000fa4 <peek>
20000602:	6278      	str	r0, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:125
			pPkt = (PHEADER_PKT)(pBuffer);
20000604:	687b      	ldr	r3, [r7, #4]
20000606:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:127

			dataSize = pPkt->Length;
20000608:	68fb      	ldr	r3, [r7, #12]
2000060a:	889b      	ldrh	r3, [r3, #4]
2000060c:	b29b      	uxth	r3, r3
2000060e:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:128
			size = hdrSize + dataSize + CHECKSUM_SIZE + ETX_SIZE;
20000610:	697a      	ldr	r2, [r7, #20]
20000612:	693b      	ldr	r3, [r7, #16]
20000614:	4413      	add	r3, r2
20000616:	3302      	adds	r3, #2
20000618:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:130

			if (get_available() >= size ) {		// Packet Data
2000061a:	f000 fbc5 	bl	20000da8 <get_available>
2000061e:	4602      	mov	r2, r0
20000620:	69bb      	ldr	r3, [r7, #24]
20000622:	429a      	cmp	r2, r3
20000624:	db0f      	blt.n	20000646 <RecvData+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:132

				nRet = dequeue((uint8_t *)pBuffer, 0, size);
20000626:	6878      	ldr	r0, [r7, #4]
20000628:	2100      	movs	r1, #0
2000062a:	69ba      	ldr	r2, [r7, #24]
2000062c:	f000 fc54 	bl	20000ed8 <dequeue>
20000630:	6278      	str	r0, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:133
				if(nRet != size) {
20000632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000634:	69bb      	ldr	r3, [r7, #24]
20000636:	429a      	cmp	r2, r3
20000638:	d002      	beq.n	20000640 <RecvData+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:134
					nRet = 0;
2000063a:	2300      	movs	r3, #0
2000063c:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:135
					break;
2000063e:	e008      	b.n	20000652 <RecvData+0x8a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:137
				}
				nRet = size;
20000640:	69bb      	ldr	r3, [r7, #24]
20000642:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:144
//				if(nRet >= 0) {
//					nRet = size;
//				} else {
//					//nRet = 0;
//				}
				break;
20000644:	e005      	b.n	20000652 <RecvData+0x8a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:148

			}
			else {
				nRet = 0;
20000646:	2300      	movs	r3, #0
20000648:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:149
				break;
2000064a:	e002      	b.n	20000652 <RecvData+0x8a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:153
			}
		}
		else {
			nRet = 0;
2000064c:	2300      	movs	r3, #0
2000064e:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:154
			break;
20000650:	bf00      	nop
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:158
		}
	}while(get_available() >= hdrSize);

	return nRet;
20000652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:159
}
20000654:	4618      	mov	r0, r3
20000656:	3728      	adds	r7, #40	; 0x28
20000658:	46bd      	mov	sp, r7
2000065a:	bd80      	pop	{r7, pc}

2000065c <CalcChkSum>:
CalcChkSum():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:181
	return ((u_short) sum);

}
#else
unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size)
{
2000065c:	b480      	push	{r7}
2000065e:	b089      	sub	sp, #36	; 0x24
20000660:	af00      	add	r7, sp, #0
20000662:	60f8      	str	r0, [r7, #12]
20000664:	60b9      	str	r1, [r7, #8]
20000666:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:182
	int sum = 0, temp = 0, result = 0;
20000668:	2300      	movs	r3, #0
2000066a:	61fb      	str	r3, [r7, #28]
2000066c:	2300      	movs	r3, #0
2000066e:	617b      	str	r3, [r7, #20]
20000670:	2300      	movs	r3, #0
20000672:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:184

	int i = 0;
20000674:	2300      	movs	r3, #0
20000676:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:185
	for (i = 0; i < size; i++) {
20000678:	2300      	movs	r3, #0
2000067a:	61bb      	str	r3, [r7, #24]
2000067c:	e00e      	b.n	2000069c <CalcChkSum+0x40>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:186 (discriminator 3)
		temp = pBuffer[offset + i] & 0xFF;
2000067e:	68ba      	ldr	r2, [r7, #8]
20000680:	69bb      	ldr	r3, [r7, #24]
20000682:	4413      	add	r3, r2
20000684:	461a      	mov	r2, r3
20000686:	68fb      	ldr	r3, [r7, #12]
20000688:	4413      	add	r3, r2
2000068a:	781b      	ldrb	r3, [r3, #0]
2000068c:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:187 (discriminator 3)
		sum += temp;
2000068e:	69fa      	ldr	r2, [r7, #28]
20000690:	697b      	ldr	r3, [r7, #20]
20000692:	4413      	add	r3, r2
20000694:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:185 (discriminator 3)
unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size)
{
	int sum = 0, temp = 0, result = 0;

	int i = 0;
	for (i = 0; i < size; i++) {
20000696:	69bb      	ldr	r3, [r7, #24]
20000698:	3301      	adds	r3, #1
2000069a:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:185 (discriminator 1)
2000069c:	69ba      	ldr	r2, [r7, #24]
2000069e:	687b      	ldr	r3, [r7, #4]
200006a0:	429a      	cmp	r2, r3
200006a2:	dbec      	blt.n	2000067e <CalcChkSum+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:189
		temp = pBuffer[offset + i] & 0xFF;
		sum += temp;
	}
	result = (~(sum & 0xFF) + 1)& 0xFF;
200006a4:	69fb      	ldr	r3, [r7, #28]
200006a6:	425b      	negs	r3, r3
200006a8:	b2db      	uxtb	r3, r3
200006aa:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:191

	return (unsigned char)result ;
200006ac:	693b      	ldr	r3, [r7, #16]
200006ae:	b2db      	uxtb	r3, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:193

}
200006b0:	4618      	mov	r0, r3
200006b2:	3724      	adds	r7, #36	; 0x24
200006b4:	46bd      	mov	sp, r7
200006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
200006ba:	4770      	bx	lr

200006bc <CheckPacket>:
CheckPacket():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:197
#endif

int CheckPacket(uint8_t* pBuffer, int size)
{
200006bc:	b580      	push	{r7, lr}
200006be:	b086      	sub	sp, #24
200006c0:	af00      	add	r7, sp, #0
200006c2:	6078      	str	r0, [r7, #4]
200006c4:	6039      	str	r1, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:198
	int nRet = ERROR_NO_ERROR;
200006c6:	2300      	movs	r3, #0
200006c8:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:199
	unsigned char chkSum = 0, calcChkSum = 0;
200006ca:	2300      	movs	r3, #0
200006cc:	74fb      	strb	r3, [r7, #19]
200006ce:	2300      	movs	r3, #0
200006d0:	74bb      	strb	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:200
	PHEADER_PKT pPktHeader = (PHEADER_PKT) pBuffer;
200006d2:	687b      	ldr	r3, [r7, #4]
200006d4:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:202

	if(pPktHeader->Stx == PKT_STX) {
200006d6:	68fb      	ldr	r3, [r7, #12]
200006d8:	781b      	ldrb	r3, [r3, #0]
200006da:	2b02      	cmp	r3, #2
200006dc:	d115      	bne.n	2000070a <CheckPacket+0x4e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:203
		calcChkSum = CalcChkSum(pBuffer, 1, size - (STX_SIZE + CHECKSUM_SIZE + ETX_SIZE)) ;
200006de:	683b      	ldr	r3, [r7, #0]
200006e0:	3b03      	subs	r3, #3
200006e2:	6878      	ldr	r0, [r7, #4]
200006e4:	2101      	movs	r1, #1
200006e6:	461a      	mov	r2, r3
200006e8:	f7ff ffb8 	bl	2000065c <CalcChkSum>
200006ec:	4603      	mov	r3, r0
200006ee:	74bb      	strb	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:204
		chkSum = (pBuffer[size - 2]  & 0xFF) ;
200006f0:	683b      	ldr	r3, [r7, #0]
200006f2:	3b02      	subs	r3, #2
200006f4:	687a      	ldr	r2, [r7, #4]
200006f6:	4413      	add	r3, r2
200006f8:	781b      	ldrb	r3, [r3, #0]
200006fa:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:206

		if (chkSum != calcChkSum) {
200006fc:	7cfa      	ldrb	r2, [r7, #19]
200006fe:	7cbb      	ldrb	r3, [r7, #18]
20000700:	429a      	cmp	r2, r3
20000702:	d004      	beq.n	2000070e <CheckPacket+0x52>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:211
#ifdef __DEBUG_CONSOLE__
			//printf("Invalid CheckSum [%X, %X]\n", chkSum, calcChkSum);
#endif

			nRet = ERROR_INVALID_CHKSUM;
20000704:	2321      	movs	r3, #33	; 0x21
20000706:	617b      	str	r3, [r7, #20]
20000708:	e001      	b.n	2000070e <CheckPacket+0x52>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:215
		}

	} else {
		nRet = ERROR_INVALID_STX;
2000070a:	2320      	movs	r3, #32
2000070c:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:218
	}

	return nRet;
2000070e:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:219
}
20000710:	4618      	mov	r0, r3
20000712:	3718      	adds	r7, #24
20000714:	46bd      	mov	sp, r7
20000716:	bd80      	pop	{r7, pc}

20000718 <ParseUpdateData>:
ParseUpdateData():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:222

int ParseUpdateData(uint8_t *pBuffer, int size)
{
20000718:	b590      	push	{r4, r7, lr}
2000071a:	f2ad 6d64 	subw	sp, sp, #1636	; 0x664
2000071e:	af02      	add	r7, sp, #8
20000720:	1d3b      	adds	r3, r7, #4
20000722:	6018      	str	r0, [r3, #0]
20000724:	463b      	mov	r3, r7
20000726:	6019      	str	r1, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:227
#define	BYTE_PER_PAGE		128
#define	PAGE_PER_BLOCK		32
#define	MAX_RETRY			3

	bool bResponse = false;
20000728:	2300      	movs	r3, #0
2000072a:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:228
	uint8_t flag = FLAG_ACK;
2000072e:	2306      	movs	r3, #6
20000730:	f887 3656 	strb.w	r3, [r7, #1622]	; 0x656
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:229
	int nRet = 0, nPos = 0, nLen = 0 , nRetry = 0;
20000734:	2300      	movs	r3, #0
20000736:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
2000073a:	2300      	movs	r3, #0
2000073c:	f8c7 3644 	str.w	r3, [r7, #1604]	; 0x644
20000740:	2300      	movs	r3, #0
20000742:	f8c7 3640 	str.w	r3, [r7, #1600]	; 0x640
20000746:	2300      	movs	r3, #0
20000748:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:230
	nvm_status_t status = NVM_SUCCESS;
2000074c:	2300      	movs	r3, #0
2000074e:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:233
	static volatile uint32_t address = 0x00000000 , baseAddress = ENVM_BOOTLOADER_UPDATE_BASE_ADDR, offset = 0;

	uint8_t pktBuffer[MAX_BUFFER]={0};
20000752:	f507 7306 	add.w	r3, r7, #536	; 0x218
20000756:	461a      	mov	r2, r3
20000758:	f44f 6380 	mov.w	r3, #1024	; 0x400
2000075c:	4610      	mov	r0, r2
2000075e:	2100      	movs	r1, #0
20000760:	461a      	mov	r2, r3
20000762:	f002 fa9b 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:235

	uint8_t dataBuffer[MAX_DATA_SIZE]={0};
20000766:	f107 0318 	add.w	r3, r7, #24
2000076a:	461a      	mov	r2, r3
2000076c:	f44f 7300 	mov.w	r3, #512	; 0x200
20000770:	4610      	mov	r0, r2
20000772:	2100      	movs	r1, #0
20000774:	461a      	mov	r2, r3
20000776:	f002 fa91 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:236
	int dataSize = sizeof(int);
2000077a:	2304      	movs	r3, #4
2000077c:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:238

	PSTORAGE_INFO_T pStorageInfo = GetStorageInfo();
20000780:	f000 fc8c 	bl	2000109c <GetStorageInfo>
20000784:	f8c7 0638 	str.w	r0, [r7, #1592]	; 0x638
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:239
	PHEADER_PKT pPktHeader = (PHEADER_PKT) pBuffer;
20000788:	1d3b      	adds	r3, r7, #4
2000078a:	681b      	ldr	r3, [r3, #0]
2000078c:	f8c7 3634 	str.w	r3, [r7, #1588]	; 0x634
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:242
	PUPDATE_RESP_PKT pPktResp;

	nRet = CheckPacket(pBuffer, size);
20000790:	1d3a      	adds	r2, r7, #4
20000792:	463b      	mov	r3, r7
20000794:	6810      	ldr	r0, [r2, #0]
20000796:	6819      	ldr	r1, [r3, #0]
20000798:	f7ff ff90 	bl	200006bc <CheckPacket>
2000079c:	f8c7 0650 	str.w	r0, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:243
	if(nRet == ERROR_NO_ERROR) {
200007a0:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
200007a4:	2b00      	cmp	r3, #0
200007a6:	f040 81fd 	bne.w	20000ba4 <ParseUpdateData+0x48c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:245

		switch(pPktHeader->Cmd) {
200007aa:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
200007ae:	f8b3 3001 	ldrh.w	r3, [r3, #1]
200007b2:	b29b      	uxth	r3, r3
200007b4:	f248 0203 	movw	r2, #32771	; 0x8003
200007b8:	4293      	cmp	r3, r2
200007ba:	f000 8125 	beq.w	20000a08 <ParseUpdateData+0x2f0>
200007be:	f248 0203 	movw	r2, #32771	; 0x8003
200007c2:	4293      	cmp	r3, r2
200007c4:	dc1b      	bgt.n	200007fe <ParseUpdateData+0xe6>
200007c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200007ca:	f000 80f3 	beq.w	200009b4 <ParseUpdateData+0x29c>
200007ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200007d2:	dc09      	bgt.n	200007e8 <ParseUpdateData+0xd0>
200007d4:	f5b3 4fe2 	cmp.w	r3, #28928	; 0x7100
200007d8:	f000 8170 	beq.w	20000abc <ParseUpdateData+0x3a4>
200007dc:	f247 1201 	movw	r2, #28929	; 0x7101
200007e0:	4293      	cmp	r3, r2
200007e2:	f000 8141 	beq.w	20000a68 <ParseUpdateData+0x350>
200007e6:	e1b4      	b.n	20000b52 <ParseUpdateData+0x43a>
200007e8:	f248 0201 	movw	r2, #32769	; 0x8001
200007ec:	4293      	cmp	r3, r2
200007ee:	f000 80ef 	beq.w	200009d0 <ParseUpdateData+0x2b8>
200007f2:	f248 0202 	movw	r2, #32770	; 0x8002
200007f6:	4293      	cmp	r3, r2
200007f8:	f000 80f8 	beq.w	200009ec <ParseUpdateData+0x2d4>
200007fc:	e1a9      	b.n	20000b52 <ParseUpdateData+0x43a>
200007fe:	f248 0206 	movw	r2, #32774	; 0x8006
20000802:	4293      	cmp	r3, r2
20000804:	f000 809a 	beq.w	2000093c <ParseUpdateData+0x224>
20000808:	f248 0206 	movw	r2, #32774	; 0x8006
2000080c:	4293      	cmp	r3, r2
2000080e:	dc09      	bgt.n	20000824 <ParseUpdateData+0x10c>
20000810:	f248 0204 	movw	r2, #32772	; 0x8004
20000814:	4293      	cmp	r3, r2
20000816:	f000 810e 	beq.w	20000a36 <ParseUpdateData+0x31e>
2000081a:	f248 0205 	movw	r2, #32773	; 0x8005
2000081e:	4293      	cmp	r3, r2
20000820:	d00f      	beq.n	20000842 <ParseUpdateData+0x12a>
20000822:	e196      	b.n	20000b52 <ParseUpdateData+0x43a>
20000824:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
20000828:	f000 8134 	beq.w	20000a94 <ParseUpdateData+0x37c>
2000082c:	f249 0201 	movw	r2, #36865	; 0x9001
20000830:	4293      	cmp	r3, r2
20000832:	f000 815d 	beq.w	20000af0 <ParseUpdateData+0x3d8>
20000836:	f248 0207 	movw	r2, #32775	; 0x8007
2000083a:	4293      	cmp	r3, r2
2000083c:	f000 80b3 	beq.w	200009a6 <ParseUpdateData+0x28e>
20000840:	e187      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:248
			case PKT_CMD_UPDATE_DATA :						// data record.
			{
				bResponse = true;
20000842:	2301      	movs	r3, #1
20000844:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:249
				nPos = sizeof(HEADER_PKT);
20000848:	2306      	movs	r3, #6
2000084a:	f8c7 3644 	str.w	r3, [r7, #1604]	; 0x644
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:250
				address = baseAddress + offset;
2000084e:	4ba4      	ldr	r3, [pc, #656]	; (20000ae0 <ParseUpdateData+0x3c8>)
20000850:	681a      	ldr	r2, [r3, #0]
20000852:	4ba4      	ldr	r3, [pc, #656]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000854:	681b      	ldr	r3, [r3, #0]
20000856:	4413      	add	r3, r2
20000858:	4aa3      	ldr	r2, [pc, #652]	; (20000ae8 <ParseUpdateData+0x3d0>)
2000085a:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:251
				for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++) {
2000085c:	2300      	movs	r3, #0
2000085e:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
20000862:	e066      	b.n	20000932 <ParseUpdateData+0x21a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:255
//					status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
//					if(status != NVM_SUCCESS) {

						status = NVM_write( address, &pBuffer[nPos], pPktHeader->Length, NVM_DO_NOT_LOCK_PAGE);
20000864:	4ba0      	ldr	r3, [pc, #640]	; (20000ae8 <ParseUpdateData+0x3d0>)
20000866:	6819      	ldr	r1, [r3, #0]
20000868:	f8d7 3644 	ldr.w	r3, [r7, #1604]	; 0x644
2000086c:	1d3a      	adds	r2, r7, #4
2000086e:	6812      	ldr	r2, [r2, #0]
20000870:	441a      	add	r2, r3
20000872:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
20000876:	889b      	ldrh	r3, [r3, #4]
20000878:	b29b      	uxth	r3, r3
2000087a:	4608      	mov	r0, r1
2000087c:	4611      	mov	r1, r2
2000087e:	461a      	mov	r2, r3
20000880:	2300      	movs	r3, #0
20000882:	f001 fc53 	bl	2000212c <NVM_write>
20000886:	4603      	mov	r3, r0
20000888:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:256
						if(NVM_SUCCESS == status || NVM_WRITE_THRESHOLD_WARNING == status)
2000088c:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000890:	2b00      	cmp	r3, #0
20000892:	d003      	beq.n	2000089c <ParseUpdateData+0x184>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:256 (discriminator 1)
20000894:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000898:	2b05      	cmp	r3, #5
2000089a:	d126      	bne.n	200008ea <ParseUpdateData+0x1d2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:258
						{
							status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
2000089c:	4b92      	ldr	r3, [pc, #584]	; (20000ae8 <ParseUpdateData+0x3d0>)
2000089e:	6819      	ldr	r1, [r3, #0]
200008a0:	f8d7 3644 	ldr.w	r3, [r7, #1604]	; 0x644
200008a4:	1d3a      	adds	r2, r7, #4
200008a6:	6812      	ldr	r2, [r2, #0]
200008a8:	441a      	add	r2, r3
200008aa:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
200008ae:	889b      	ldrh	r3, [r3, #4]
200008b0:	b29b      	uxth	r3, r3
200008b2:	4608      	mov	r0, r1
200008b4:	4611      	mov	r1, r2
200008b6:	461a      	mov	r2, r3
200008b8:	f001 fdcc 	bl	20002454 <NVM_verify>
200008bc:	4603      	mov	r3, r0
200008be:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:259
							if(status != NVM_SUCCESS) {
200008c2:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
200008c6:	2b00      	cmp	r3, #0
200008c8:	d004      	beq.n	200008d4 <ParseUpdateData+0x1bc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:260
								nRet = status;
200008ca:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
200008ce:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:264
							} else {
								offset += pPktHeader->Length;
							}
							break;
200008d2:	e032      	b.n	2000093a <ParseUpdateData+0x222>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:262
						{
							status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
							if(status != NVM_SUCCESS) {
								nRet = status;
							} else {
								offset += pPktHeader->Length;
200008d4:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
200008d8:	889b      	ldrh	r3, [r3, #4]
200008da:	b29b      	uxth	r3, r3
200008dc:	461a      	mov	r2, r3
200008de:	4b81      	ldr	r3, [pc, #516]	; (20000ae4 <ParseUpdateData+0x3cc>)
200008e0:	681b      	ldr	r3, [r3, #0]
200008e2:	4413      	add	r3, r2
200008e4:	4a7f      	ldr	r2, [pc, #508]	; (20000ae4 <ParseUpdateData+0x3cc>)
200008e6:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:264
							}
							break;
200008e8:	e027      	b.n	2000093a <ParseUpdateData+0x222>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:266
						}
						else if(NVM_PAGE_LOCK_ERROR == status) {
200008ea:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
200008ee:	2b03      	cmp	r3, #3
200008f0:	d115      	bne.n	2000091e <ParseUpdateData+0x206>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:268
							//  Unlock   writing   or send NAK
							status = NVM_unlock(address, pPktHeader->Length);
200008f2:	4b7d      	ldr	r3, [pc, #500]	; (20000ae8 <ParseUpdateData+0x3d0>)
200008f4:	681a      	ldr	r2, [r3, #0]
200008f6:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
200008fa:	889b      	ldrh	r3, [r3, #4]
200008fc:	b29b      	uxth	r3, r3
200008fe:	4610      	mov	r0, r2
20000900:	4619      	mov	r1, r3
20000902:	f001 fd07 	bl	20002314 <NVM_unlock>
20000906:	4603      	mov	r3, r0
20000908:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:269
							if( status != NVM_SUCCESS ) {
2000090c:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000910:	2b00      	cmp	r3, #0
20000912:	d009      	beq.n	20000928 <ParseUpdateData+0x210>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:270
								nRet = status;
20000914:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000918:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
2000091c:	e004      	b.n	20000928 <ParseUpdateData+0x210>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:274
							}
						}
						else {
							nRet = status;
2000091e:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000922:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:275
							break;
20000926:	e008      	b.n	2000093a <ParseUpdateData+0x222>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:251 (discriminator 2)
			case PKT_CMD_UPDATE_DATA :						// data record.
			{
				bResponse = true;
				nPos = sizeof(HEADER_PKT);
				address = baseAddress + offset;
				for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++) {
20000928:	f8d7 364c 	ldr.w	r3, [r7, #1612]	; 0x64c
2000092c:	3301      	adds	r3, #1
2000092e:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:251 (discriminator 1)
20000932:	f8d7 364c 	ldr.w	r3, [r7, #1612]	; 0x64c
20000936:	2b02      	cmp	r3, #2
20000938:	dd94      	ble.n	20000864 <ParseUpdateData+0x14c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:285 (discriminator 1)
//						break;
//					}

				}
			}
				break;
2000093a:	e10a      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:288
			case PKT_CMD_READ_DATA :						// end of file record.
			{
				bResponse = true;
2000093c:	2301      	movs	r3, #1
2000093e:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:290

				PREAD_DATA_PKT pktData = (PREAD_DATA_PKT) pBuffer;
20000942:	1d3b      	adds	r3, r7, #4
20000944:	681b      	ldr	r3, [r3, #0]
20000946:	f8c7 3630 	str.w	r3, [r7, #1584]	; 0x630
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:291
				dataSize = pktData->DataLen;
2000094a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	; 0x630
2000094e:	f8d3 300a 	ldr.w	r3, [r3, #10]
20000952:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:292
				if( dataSize > MAX_DATA_SIZE) {
20000956:	f8d7 3648 	ldr.w	r3, [r7, #1608]	; 0x648
2000095a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
2000095e:	dd03      	ble.n	20000968 <ParseUpdateData+0x250>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:293
					nRet = ERROR_READ_DATA_SIZE;
20000960:	2324      	movs	r3, #36	; 0x24
20000962:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
20000966:	e01d      	b.n	200009a4 <ParseUpdateData+0x28c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:295
				} else {
					int readAddr = pktData->Address - ENVM_BOOTLOADER_UPDATE_BASE_ADDR;
20000968:	f8d7 3630 	ldr.w	r3, [r7, #1584]	; 0x630
2000096c:	f8d3 3006 	ldr.w	r3, [r3, #6]
20000970:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
20000974:	f8c7 362c 	str.w	r3, [r7, #1580]	; 0x62c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:296
					status = MSS_NVM_read( (uint8_t *)readAddr, (uint8_t *)dataBuffer, dataSize);
20000978:	f8d7 162c 	ldr.w	r1, [r7, #1580]	; 0x62c
2000097c:	f8d7 3648 	ldr.w	r3, [r7, #1608]	; 0x648
20000980:	f107 0218 	add.w	r2, r7, #24
20000984:	4608      	mov	r0, r1
20000986:	4611      	mov	r1, r2
20000988:	461a      	mov	r2, r3
2000098a:	f001 fd4b 	bl	20002424 <MSS_NVM_read>
2000098e:	4603      	mov	r3, r0
20000990:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:297
					if(status != NVM_SUCCESS) {
20000994:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000998:	2b00      	cmp	r3, #0
2000099a:	d003      	beq.n	200009a4 <ParseUpdateData+0x28c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:298
						nRet = ERROR_READ_DATA;
2000099c:	2325      	movs	r3, #37	; 0x25
2000099e:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:302
					}
				}
			}
				break;
200009a2:	e0d6      	b.n	20000b52 <ParseUpdateData+0x43a>
200009a4:	e0d5      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:306

			case PKT_CMD_UPDATE_END :						// end of file record.
			{
				LED_OnOff(LED_OFF);
200009a6:	4b51      	ldr	r3, [pc, #324]	; (20000aec <ParseUpdateData+0x3d4>)
200009a8:	2201      	movs	r2, #1
200009aa:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:307
				bResponse = true;
200009ac:	2301      	movs	r3, #1
200009ae:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:309
			}
				break;
200009b2:	e0ce      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:313

			case PKT_CMD_UPDATE_BEGIN :				// start
			{
				baseAddress = ENVM_BOOTLOADER_UPDATE_BASE_ADDR;
200009b4:	4b4a      	ldr	r3, [pc, #296]	; (20000ae0 <ParseUpdateData+0x3c8>)
200009b6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
200009ba:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:314
				offset = 0;
200009bc:	4b49      	ldr	r3, [pc, #292]	; (20000ae4 <ParseUpdateData+0x3cc>)
200009be:	2200      	movs	r2, #0
200009c0:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:315
				LED_OnOff(LED_ON);
200009c2:	4b4a      	ldr	r3, [pc, #296]	; (20000aec <ParseUpdateData+0x3d4>)
200009c4:	2200      	movs	r2, #0
200009c6:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:317

				bResponse = true;
200009c8:	2301      	movs	r3, #1
200009ca:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:319
			}
				break;
200009ce:	e0c0      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:322
			case PKT_CMD_UPDATE_BASE_ADDR :			// extended linear address record. (  Upper 4byte 0xFFFF0000 )
			{
				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
200009d0:	1d3b      	adds	r3, r7, #4
200009d2:	681b      	ldr	r3, [r3, #0]
200009d4:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:323
				baseAddress = pktData->Data;
200009d8:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
200009dc:	f8d3 3006 	ldr.w	r3, [r3, #6]
200009e0:	4a3f      	ldr	r2, [pc, #252]	; (20000ae0 <ParseUpdateData+0x3c8>)
200009e2:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:325

				bResponse = true;
200009e4:	2301      	movs	r3, #1
200009e6:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:327
			}
				break;
200009ea:	e0b2      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:330
			case PKT_CMD_UPDATE_BASE_OFFSET_ADDR :			// extended segment address record. ( Addr x 16 )
			{
				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
200009ec:	1d3b      	adds	r3, r7, #4
200009ee:	681b      	ldr	r3, [r3, #0]
200009f0:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:331
				offset = pktData->Data;
200009f4:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
200009f8:	f8d3 3006 	ldr.w	r3, [r3, #6]
200009fc:	4a39      	ldr	r2, [pc, #228]	; (20000ae4 <ParseUpdateData+0x3cc>)
200009fe:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:333

				bResponse = true;
20000a00:	2301      	movs	r3, #1
20000a02:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:336

			}
				break;
20000a06:	e0a4      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:339
			case PKT_CMD_UPDATE_OFFSET_ADDR :			// extended segment address record. ( Addr x 16 )
			{
				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
20000a08:	1d3b      	adds	r3, r7, #4
20000a0a:	681b      	ldr	r3, [r3, #0]
20000a0c:	f8c7 3620 	str.w	r3, [r7, #1568]	; 0x620
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:340
				offset &= 0xFFFF0000;
20000a10:	4b34      	ldr	r3, [pc, #208]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a12:	681b      	ldr	r3, [r3, #0]
20000a14:	0c1b      	lsrs	r3, r3, #16
20000a16:	041b      	lsls	r3, r3, #16
20000a18:	4a32      	ldr	r2, [pc, #200]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a1a:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:341
				offset |= pktData->Data;
20000a1c:	f8d7 3620 	ldr.w	r3, [r7, #1568]	; 0x620
20000a20:	f8d3 2006 	ldr.w	r2, [r3, #6]
20000a24:	4b2f      	ldr	r3, [pc, #188]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a26:	681b      	ldr	r3, [r3, #0]
20000a28:	4313      	orrs	r3, r2
20000a2a:	4a2e      	ldr	r2, [pc, #184]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a2c:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:343

				bResponse = true;
20000a2e:	2301      	movs	r3, #1
20000a30:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:345
			}
				break;
20000a34:	e08d      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:349

			case PKT_CMD_UPDATE_OFFSET_ADDR_2 :			// extended segment address record. ( Addr x 16 )
			{
				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
20000a36:	1d3b      	adds	r3, r7, #4
20000a38:	681b      	ldr	r3, [r3, #0]
20000a3a:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:350
				offset &= 0xFFFFF000;
20000a3e:	4b29      	ldr	r3, [pc, #164]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a40:	681b      	ldr	r3, [r3, #0]
20000a42:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
20000a46:	f023 030f 	bic.w	r3, r3, #15
20000a4a:	4a26      	ldr	r2, [pc, #152]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a4c:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:351
				offset |= pktData->Data;
20000a4e:	f8d7 361c 	ldr.w	r3, [r7, #1564]	; 0x61c
20000a52:	f8d3 2006 	ldr.w	r2, [r3, #6]
20000a56:	4b23      	ldr	r3, [pc, #140]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a58:	681b      	ldr	r3, [r3, #0]
20000a5a:	4313      	orrs	r3, r2
20000a5c:	4a21      	ldr	r2, [pc, #132]	; (20000ae4 <ParseUpdateData+0x3cc>)
20000a5e:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:353

				bResponse = true;
20000a60:	2301      	movs	r3, #1
20000a62:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:355
			}
				break;
20000a66:	e074      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:359

			case PKT_CMD_SEND_SERIAL_NO :			//
			{
				PRUN_SERIAL_NO_PKT pktData = (PRUN_SERIAL_NO_PKT) pBuffer;
20000a68:	1d3b      	adds	r3, r7, #4
20000a6a:	681b      	ldr	r3, [r3, #0]
20000a6c:	f8c7 3618 	str.w	r3, [r7, #1560]	; 0x618
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:361

				SetSerialNo(pktData->SerialNo, pktData->Length);
20000a70:	f8d7 3618 	ldr.w	r3, [r7, #1560]	; 0x618
20000a74:	1d9a      	adds	r2, r3, #6
20000a76:	f8d7 3618 	ldr.w	r3, [r7, #1560]	; 0x618
20000a7a:	889b      	ldrh	r3, [r3, #4]
20000a7c:	b29b      	uxth	r3, r3
20000a7e:	4610      	mov	r0, r2
20000a80:	4619      	mov	r1, r3
20000a82:	f000 fc63 	bl	2000134c <SetSerialNo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:362
				SaveStorageInfo(DS_TYPE_SYSTEM);
20000a86:	2001      	movs	r0, #1
20000a88:	f000 fb3e 	bl	20001108 <SaveStorageInfo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:363
				bResponse = true;
20000a8c:	2301      	movs	r3, #1
20000a8e:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:365
			}
				break;
20000a92:	e05e      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:369

			case PKT_CMD_REQ_SERIAL_NO :			//
			{
				dataSize = sizeof(pStorageInfo->SystemInfo.SerialNo);
20000a94:	2320      	movs	r3, #32
20000a96:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:370
				memcpy(dataBuffer, (uint8_t*)pStorageInfo->SystemInfo.SerialNo, dataSize);
20000a9a:	f8d7 3638 	ldr.w	r3, [r7, #1592]	; 0x638
20000a9e:	f103 0210 	add.w	r2, r3, #16
20000aa2:	f8d7 3648 	ldr.w	r3, [r7, #1608]	; 0x648
20000aa6:	f107 0118 	add.w	r1, r7, #24
20000aaa:	4608      	mov	r0, r1
20000aac:	4611      	mov	r1, r2
20000aae:	461a      	mov	r2, r3
20000ab0:	f002 f87e 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:372

				bResponse = true;
20000ab4:	2301      	movs	r3, #1
20000ab6:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:374
			}
				break;
20000aba:	e04a      	b.n	20000b52 <ParseUpdateData+0x43a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:378

			case PKT_CMD_SAVE_STORAGE_INFO :			//
			{
				status = SaveStorageInfoALL();
20000abc:	f000 fba2 	bl	20001204 <SaveStorageInfoALL>
20000ac0:	4603      	mov	r3, r0
20000ac2:	f887 363f 	strb.w	r3, [r7, #1599]	; 0x63f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:379
				if (NVM_SUCCESS != status) {
20000ac6:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000aca:	2b00      	cmp	r3, #0
20000acc:	d003      	beq.n	20000ad6 <ParseUpdateData+0x3be>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:380
					nRet = status;
20000ace:	f897 363f 	ldrb.w	r3, [r7, #1599]	; 0x63f
20000ad2:	f8c7 3650 	str.w	r3, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:383
				}

				bResponse = true;
20000ad6:	2301      	movs	r3, #1
20000ad8:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:385
			}
				break;
20000adc:	e039      	b.n	20000b52 <ParseUpdateData+0x43a>
20000ade:	bf00      	nop
20000ae0:	20003104 	.word	0x20003104
20000ae4:	20003980 	.word	0x20003980
20000ae8:	20003984 	.word	0x20003984
20000aec:	50010034 	.word	0x50010034
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:390

			case PKT_CMD_REQ_VERSION :			// extended segment address record. ( Addr x 16 )
			{
				VERSION_T tVersion;
				tVersion.BL = GetBLVer();
20000af0:	f000 fbd6 	bl	200012a0 <GetBLVer>
20000af4:	4603      	mov	r3, r0
20000af6:	461a      	mov	r2, r3
20000af8:	f107 0308 	add.w	r3, r7, #8
20000afc:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:391
				tVersion.IAP = GetIAPVer();
20000afe:	f000 fbe1 	bl	200012c4 <GetIAPVer>
20000b02:	4603      	mov	r3, r0
20000b04:	461a      	mov	r2, r3
20000b06:	f107 0308 	add.w	r3, r7, #8
20000b0a:	605a      	str	r2, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:392
				tVersion.APP = GetAPPVer();
20000b0c:	f000 fbfa 	bl	20001304 <GetAPPVer>
20000b10:	4603      	mov	r3, r0
20000b12:	461a      	mov	r2, r3
20000b14:	f107 0308 	add.w	r3, r7, #8
20000b18:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:393
				tVersion.FPGA = GetFPGAVer();
20000b1a:	f000 fc05 	bl	20001328 <GetFPGAVer>
20000b1e:	4603      	mov	r3, r0
20000b20:	461a      	mov	r2, r3
20000b22:	f107 0308 	add.w	r3, r7, #8
20000b26:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:395

				dataSize = sizeof(tVersion);
20000b28:	2310      	movs	r3, #16
20000b2a:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:396
				memcpy(&dataBuffer[nPos], (uint8_t*)&tVersion, dataSize);
20000b2e:	f107 0218 	add.w	r2, r7, #24
20000b32:	f8d7 3644 	ldr.w	r3, [r7, #1604]	; 0x644
20000b36:	18d1      	adds	r1, r2, r3
20000b38:	f8d7 3648 	ldr.w	r3, [r7, #1608]	; 0x648
20000b3c:	f107 0208 	add.w	r2, r7, #8
20000b40:	4608      	mov	r0, r1
20000b42:	4611      	mov	r1, r2
20000b44:	461a      	mov	r2, r3
20000b46:	f002 f833 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:398

				bResponse = true;
20000b4a:	2301      	movs	r3, #1
20000b4c:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:400
			}
				break;
20000b50:	bf00      	nop
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:403
		}

		if(nRet !=  ERROR_NO_ERROR) {
20000b52:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000b56:	2b00      	cmp	r3, #0
20000b58:	d048      	beq.n	20000bec <ParseUpdateData+0x4d4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:404
			flag = FLAG_NAK;
20000b5a:	2315      	movs	r3, #21
20000b5c:	f887 3656 	strb.w	r3, [r7, #1622]	; 0x656
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:405
			dataBuffer[0] = nRet & 0xFF;
20000b60:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000b64:	b2da      	uxtb	r2, r3
20000b66:	f107 0318 	add.w	r3, r7, #24
20000b6a:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:406
			dataBuffer[1] = (nRet >> 8) & 0xFF;
20000b6c:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000b70:	121b      	asrs	r3, r3, #8
20000b72:	b2da      	uxtb	r2, r3
20000b74:	f107 0318 	add.w	r3, r7, #24
20000b78:	705a      	strb	r2, [r3, #1]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:407
			dataBuffer[2] = (nRet >> 16) & 0xFF;
20000b7a:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000b7e:	141b      	asrs	r3, r3, #16
20000b80:	b2da      	uxtb	r2, r3
20000b82:	f107 0318 	add.w	r3, r7, #24
20000b86:	709a      	strb	r2, [r3, #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:408
			dataBuffer[3] = (nRet >> 24) & 0xFF;
20000b88:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000b8c:	0e1b      	lsrs	r3, r3, #24
20000b8e:	b2da      	uxtb	r2, r3
20000b90:	f107 0318 	add.w	r3, r7, #24
20000b94:	70da      	strb	r2, [r3, #3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:409
			dataSize = sizeof(int);
20000b96:	2304      	movs	r3, #4
20000b98:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:410
			bResponse = true;
20000b9c:	2301      	movs	r3, #1
20000b9e:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
20000ba2:	e023      	b.n	20000bec <ParseUpdateData+0x4d4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:414
		}

	} else {
		flag = FLAG_NAK;
20000ba4:	2315      	movs	r3, #21
20000ba6:	f887 3656 	strb.w	r3, [r7, #1622]	; 0x656
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:415
		dataBuffer[0] = nRet & 0xFF;
20000baa:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000bae:	b2da      	uxtb	r2, r3
20000bb0:	f107 0318 	add.w	r3, r7, #24
20000bb4:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:416
		dataBuffer[1] = (nRet >> 8) & 0xFF;
20000bb6:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000bba:	121b      	asrs	r3, r3, #8
20000bbc:	b2da      	uxtb	r2, r3
20000bbe:	f107 0318 	add.w	r3, r7, #24
20000bc2:	705a      	strb	r2, [r3, #1]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:417
		dataBuffer[2] = (nRet >> 16) & 0xFF;
20000bc4:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000bc8:	141b      	asrs	r3, r3, #16
20000bca:	b2da      	uxtb	r2, r3
20000bcc:	f107 0318 	add.w	r3, r7, #24
20000bd0:	709a      	strb	r2, [r3, #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:418
		dataBuffer[3] = (nRet >> 24) & 0xFF;
20000bd2:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
20000bd6:	0e1b      	lsrs	r3, r3, #24
20000bd8:	b2da      	uxtb	r2, r3
20000bda:	f107 0318 	add.w	r3, r7, #24
20000bde:	70da      	strb	r2, [r3, #3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:419
		dataSize = sizeof(int);
20000be0:	2304      	movs	r3, #4
20000be2:	f8c7 3648 	str.w	r3, [r7, #1608]	; 0x648
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:420
		bResponse = true;
20000be6:	2301      	movs	r3, #1
20000be8:	f887 3657 	strb.w	r3, [r7, #1623]	; 0x657
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:423
	}

	if(bResponse) {
20000bec:	f897 3657 	ldrb.w	r3, [r7, #1623]	; 0x657
20000bf0:	2b00      	cmp	r3, #0
20000bf2:	d01e      	beq.n	20000c32 <ParseUpdateData+0x51a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:424
		nLen = GenPacket((uint8_t*)pktBuffer, pPktHeader->Cmd, flag, (uint8_t*)dataBuffer, dataSize);
20000bf4:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
20000bf8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
20000bfc:	b299      	uxth	r1, r3
20000bfe:	f507 7006 	add.w	r0, r7, #536	; 0x218
20000c02:	f897 2656 	ldrb.w	r2, [r7, #1622]	; 0x656
20000c06:	f107 0418 	add.w	r4, r7, #24
20000c0a:	f8d7 3648 	ldr.w	r3, [r7, #1608]	; 0x648
20000c0e:	9300      	str	r3, [sp, #0]
20000c10:	4623      	mov	r3, r4
20000c12:	f7ff fc63 	bl	200004dc <GenPacket>
20000c16:	f8c7 0640 	str.w	r0, [r7, #1600]	; 0x640
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:425
		MSS_UART_polled_tx( get_uart(), (uint8_t*)pktBuffer, nLen );
20000c1a:	f000 fbed 	bl	200013f8 <get_uart>
20000c1e:	4601      	mov	r1, r0
20000c20:	f8d7 3640 	ldr.w	r3, [r7, #1600]	; 0x640
20000c24:	f507 7206 	add.w	r2, r7, #536	; 0x218
20000c28:	4608      	mov	r0, r1
20000c2a:	4611      	mov	r1, r2
20000c2c:	461a      	mov	r2, r3
20000c2e:	f000 ff87 	bl	20001b40 <MSS_UART_polled_tx>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:429
	}

	// Reboot system
	if (PKT_CMD_RESET_SYSTEM == pPktHeader->Cmd) {
20000c32:	f8d7 3634 	ldr.w	r3, [r7, #1588]	; 0x634
20000c36:	f8b3 3001 	ldrh.w	r3, [r3, #1]
20000c3a:	b29b      	uxth	r3, r3
20000c3c:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
20000c40:	d105      	bne.n	20000c4e <ParseUpdateData+0x536>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:430
		delay_ms(1000);
20000c42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000c46:	f000 fd43 	bl	200016d0 <delay_ms>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:431
		reset_system();
20000c4a:	f000 fc1d 	bl	20001488 <reset_system>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:434
	}

	return nRet;
20000c4e:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:435
}
20000c52:	4618      	mov	r0, r3
20000c54:	f207 675c 	addw	r7, r7, #1628	; 0x65c
20000c58:	46bd      	mov	sp, r7
20000c5a:	bd90      	pop	{r4, r7, pc}

20000c5c <processFwUpdate>:
processFwUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:439


int processFwUpdate()
{
20000c5c:	b580      	push	{r7, lr}
20000c5e:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
20000c62:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:443
#define		MAX_LED_FLASH_INTERVAL		3
#define		LED_FLASH_INTERVAL 		200	//ms

	uint8_t buffer[MAX_BUFFER] = {0};
20000c64:	1d3b      	adds	r3, r7, #4
20000c66:	461a      	mov	r2, r3
20000c68:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000c6c:	4610      	mov	r0, r2
20000c6e:	2100      	movs	r1, #0
20000c70:	461a      	mov	r2, r3
20000c72:	f002 f813 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:444
	int nRet = 0, nSize = 0;
20000c76:	2300      	movs	r3, #0
20000c78:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
20000c7c:	2300      	movs	r3, #0
20000c7e:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:445
	uint8_t ledOn = LED_ON , ledFlashInterval = 1;
20000c82:	2300      	movs	r3, #0
20000c84:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
20000c88:	2301      	movs	r3, #1
20000c8a:	f887 3407 	strb.w	r3, [r7, #1031]	; 0x407
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:447

	uint32_t time = 0;
20000c8e:	2300      	movs	r3, #0
20000c90:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:448
	time = get_mili_time();
20000c94:	f000 fcd0 	bl	20001638 <get_mili_time>
20000c98:	f8c7 0410 	str.w	r0, [r7, #1040]	; 0x410
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:451
	while(1)
	{
		nSize = RecvData ( buffer, MAX_BUFFER );
20000c9c:	1d3b      	adds	r3, r7, #4
20000c9e:	4618      	mov	r0, r3
20000ca0:	f44f 6180 	mov.w	r1, #1024	; 0x400
20000ca4:	f7ff fc90 	bl	200005c8 <RecvData>
20000ca8:	f8c7 0408 	str.w	r0, [r7, #1032]	; 0x408
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:452
		if(nSize > 0) {
20000cac:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
20000cb0:	2b00      	cmp	r3, #0
20000cb2:	dd23      	ble.n	20000cfc <processFwUpdate+0xa0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:453
			if((diff_mili_time(time) >= LED_FLASH_INTERVAL)) {
20000cb4:	f8d7 0410 	ldr.w	r0, [r7, #1040]	; 0x410
20000cb8:	f000 fcca 	bl	20001650 <diff_mili_time>
20000cbc:	4603      	mov	r3, r0
20000cbe:	2bc7      	cmp	r3, #199	; 0xc7
20000cc0:	d90d      	bls.n	20000cde <processFwUpdate+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:454
				time = get_mili_time();
20000cc2:	f000 fcb9 	bl	20001638 <get_mili_time>
20000cc6:	f8c7 0410 	str.w	r0, [r7, #1040]	; 0x410
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:455
				LED_OnOff(ledOn);
20000cca:	4a0d      	ldr	r2, [pc, #52]	; (20000d00 <processFwUpdate+0xa4>)
20000ccc:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
20000cd0:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:456
				ledOn ^=1;
20000cd2:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
20000cd6:	f083 0301 	eor.w	r3, r3, #1
20000cda:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:459
			}

			nRet = ParseUpdateData(buffer, nSize);
20000cde:	1d3b      	adds	r3, r7, #4
20000ce0:	4618      	mov	r0, r3
20000ce2:	f8d7 1408 	ldr.w	r1, [r7, #1032]	; 0x408
20000ce6:	f7ff fd17 	bl	20000718 <ParseUpdateData>
20000cea:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:460
			memset(buffer, 0, MAX_BUFFER);
20000cee:	1d3b      	adds	r3, r7, #4
20000cf0:	4618      	mov	r0, r3
20000cf2:	2100      	movs	r1, #0
20000cf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
20000cf8:	f001 ffd0 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:462
		}
	}
20000cfc:	e7ce      	b.n	20000c9c <processFwUpdate+0x40>
20000cfe:	bf00      	nop
20000d00:	50010034 	.word	0x50010034

20000d04 <post_update_ready>:
post_update_ready():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:468

	return nRet;
}

int post_update_ready()
{
20000d04:	b580      	push	{r7, lr}
20000d06:	b086      	sub	sp, #24
20000d08:	af02      	add	r7, sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:469
	int nRet = 0;
20000d0a:	2300      	movs	r3, #0
20000d0c:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:472
	UPDATE_COMMON_PKT pkt;

	nRet = GenPacket((uint8_t*)&pkt, PKT_CMD_UPDATE_READY, FLAG_SEND, NULL, 0 );
20000d0e:	1d3a      	adds	r2, r7, #4
20000d10:	2300      	movs	r3, #0
20000d12:	9300      	str	r3, [sp, #0]
20000d14:	4610      	mov	r0, r2
20000d16:	f248 1102 	movw	r1, #33026	; 0x8102
20000d1a:	2200      	movs	r2, #0
20000d1c:	2300      	movs	r3, #0
20000d1e:	f7ff fbdd 	bl	200004dc <GenPacket>
20000d22:	60f8      	str	r0, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:473
	MSS_UART_polled_tx( get_uart(), (uint8_t*)&pkt, nRet );
20000d24:	f000 fb68 	bl	200013f8 <get_uart>
20000d28:	4601      	mov	r1, r0
20000d2a:	68fb      	ldr	r3, [r7, #12]
20000d2c:	1d3a      	adds	r2, r7, #4
20000d2e:	4608      	mov	r0, r1
20000d30:	4611      	mov	r1, r2
20000d32:	461a      	mov	r2, r3
20000d34:	f000 ff04 	bl	20001b40 <MSS_UART_polled_tx>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:475

	return nRet;
20000d38:	68fb      	ldr	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/procotol.c:476
}
20000d3a:	4618      	mov	r0, r3
20000d3c:	3710      	adds	r7, #16
20000d3e:	46bd      	mov	sp, r7
20000d40:	bd80      	pop	{r7, pc}
20000d42:	bf00      	nop

20000d44 <init_queue>:
init_queue():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:18
//-------------------------------------------------------

static QUEUE g_tQueue;

int init_queue()
{
20000d44:	b580      	push	{r7, lr}
20000d46:	b082      	sub	sp, #8
20000d48:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:19
	int ret = 0;
20000d4a:	2300      	movs	r3, #0
20000d4c:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:21

	g_tQueue.Head = 0;
20000d4e:	4b0d      	ldr	r3, [pc, #52]	; (20000d84 <init_queue+0x40>)
20000d50:	2200      	movs	r2, #0
20000d52:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:22
	g_tQueue.Tail = 0;
20000d54:	4b0b      	ldr	r3, [pc, #44]	; (20000d84 <init_queue+0x40>)
20000d56:	2200      	movs	r2, #0
20000d58:	605a      	str	r2, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:23
	g_tQueue.pBuffer = (char *)malloc(MAX_QUEUE);
20000d5a:	f44f 6080 	mov.w	r0, #1024	; 0x400
20000d5e:	f001 fc99 	bl	20002694 <malloc>
20000d62:	4603      	mov	r3, r0
20000d64:	461a      	mov	r2, r3
20000d66:	4b07      	ldr	r3, [pc, #28]	; (20000d84 <init_queue+0x40>)
20000d68:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:24
	memset(g_tQueue.pBuffer, 0, MAX_QUEUE);
20000d6a:	4b06      	ldr	r3, [pc, #24]	; (20000d84 <init_queue+0x40>)
20000d6c:	689b      	ldr	r3, [r3, #8]
20000d6e:	4618      	mov	r0, r3
20000d70:	2100      	movs	r1, #0
20000d72:	f44f 6280 	mov.w	r2, #1024	; 0x400
20000d76:	f001 ff91 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:26
	
	return ret;
20000d7a:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:27
}
20000d7c:	4618      	mov	r0, r3
20000d7e:	3708      	adds	r7, #8
20000d80:	46bd      	mov	sp, r7
20000d82:	bd80      	pop	{r7, pc}
20000d84:	20003988 	.word	0x20003988

20000d88 <get_buffer_size>:
get_buffer_size():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:48
	memset(g_tQueue.pBuffer, 0, MAX_QUEUE);
}


int get_buffer_size()
{
20000d88:	b480      	push	{r7}
20000d8a:	b083      	sub	sp, #12
20000d8c:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:49
	int ret = 0;
20000d8e:	2300      	movs	r3, #0
20000d90:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:51

	ret = MAX_QUEUE;
20000d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000d96:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:53

	return ret;
20000d98:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:54
}
20000d9a:	4618      	mov	r0, r3
20000d9c:	370c      	adds	r7, #12
20000d9e:	46bd      	mov	sp, r7
20000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
20000da4:	4770      	bx	lr
20000da6:	bf00      	nop

20000da8 <get_available>:
get_available():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:79

	return ret;
}

int get_available()
{
20000da8:	b580      	push	{r7, lr}
20000daa:	b082      	sub	sp, #8
20000dac:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:80
	int ret = 0;
20000dae:	2300      	movs	r3, #0
20000db0:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:82

	MSS_UART0_disable_intr();
20000db2:	f000 fb31 	bl	20001418 <MSS_UART0_disable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:83
	ret = (g_tQueue.Head <= g_tQueue.Tail )? g_tQueue.Tail - g_tQueue.Head : get_buffer_size() + g_tQueue.Tail - g_tQueue.Head;
20000db6:	4b0e      	ldr	r3, [pc, #56]	; (20000df0 <get_available+0x48>)
20000db8:	681a      	ldr	r2, [r3, #0]
20000dba:	4b0d      	ldr	r3, [pc, #52]	; (20000df0 <get_available+0x48>)
20000dbc:	685b      	ldr	r3, [r3, #4]
20000dbe:	429a      	cmp	r2, r3
20000dc0:	dc05      	bgt.n	20000dce <get_available+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:83 (discriminator 1)
20000dc2:	4b0b      	ldr	r3, [pc, #44]	; (20000df0 <get_available+0x48>)
20000dc4:	685a      	ldr	r2, [r3, #4]
20000dc6:	4b0a      	ldr	r3, [pc, #40]	; (20000df0 <get_available+0x48>)
20000dc8:	681b      	ldr	r3, [r3, #0]
20000dca:	1ad3      	subs	r3, r2, r3
20000dcc:	e008      	b.n	20000de0 <get_available+0x38>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:83 (discriminator 2)
20000dce:	f7ff ffdb 	bl	20000d88 <get_buffer_size>
20000dd2:	4602      	mov	r2, r0
20000dd4:	4b06      	ldr	r3, [pc, #24]	; (20000df0 <get_available+0x48>)
20000dd6:	685b      	ldr	r3, [r3, #4]
20000dd8:	441a      	add	r2, r3
20000dda:	4b05      	ldr	r3, [pc, #20]	; (20000df0 <get_available+0x48>)
20000ddc:	681b      	ldr	r3, [r3, #0]
20000dde:	1ad3      	subs	r3, r2, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:83 (discriminator 4)
20000de0:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:84 (discriminator 4)
	MSS_UART0_enable_intr();
20000de2:	f000 fb13 	bl	2000140c <MSS_UART0_enable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:86 (discriminator 4)

	return ret;
20000de6:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:87 (discriminator 4)
}
20000de8:	4618      	mov	r0, r3
20000dea:	3708      	adds	r7, #8
20000dec:	46bd      	mov	sp, r7
20000dee:	bd80      	pop	{r7, pc}
20000df0:	20003988 	.word	0x20003988

20000df4 <enqueue>:
enqueue():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:121
	MSS_UART0_enable_intr();

	return ret;
}
int enqueue(const char* pBuffer, int offset, int size)
{
20000df4:	b590      	push	{r4, r7, lr}
20000df6:	b087      	sub	sp, #28
20000df8:	af00      	add	r7, sp, #0
20000dfa:	60f8      	str	r0, [r7, #12]
20000dfc:	60b9      	str	r1, [r7, #8]
20000dfe:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:122
	int ret = 0;
20000e00:	2300      	movs	r3, #0
20000e02:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:124

	MSS_UART0_disable_intr();
20000e04:	f000 fb08 	bl	20001418 <MSS_UART0_disable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:126

	if (g_tQueue.Tail + size >= get_buffer_size()) {
20000e08:	4b32      	ldr	r3, [pc, #200]	; (20000ed4 <enqueue+0xe0>)
20000e0a:	685a      	ldr	r2, [r3, #4]
20000e0c:	687b      	ldr	r3, [r7, #4]
20000e0e:	18d4      	adds	r4, r2, r3
20000e10:	f7ff ffba 	bl	20000d88 <get_buffer_size>
20000e14:	4603      	mov	r3, r0
20000e16:	429c      	cmp	r4, r3
20000e18:	db23      	blt.n	20000e62 <enqueue+0x6e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:127
		int copySize = get_buffer_size() - g_tQueue.Tail;
20000e1a:	f7ff ffb5 	bl	20000d88 <get_buffer_size>
20000e1e:	4602      	mov	r2, r0
20000e20:	4b2c      	ldr	r3, [pc, #176]	; (20000ed4 <enqueue+0xe0>)
20000e22:	685b      	ldr	r3, [r3, #4]
20000e24:	1ad3      	subs	r3, r2, r3
20000e26:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:128
		memcpy(&g_tQueue.pBuffer[g_tQueue.Tail], &pBuffer[offset], copySize);
20000e28:	4b2a      	ldr	r3, [pc, #168]	; (20000ed4 <enqueue+0xe0>)
20000e2a:	689b      	ldr	r3, [r3, #8]
20000e2c:	4a29      	ldr	r2, [pc, #164]	; (20000ed4 <enqueue+0xe0>)
20000e2e:	6852      	ldr	r2, [r2, #4]
20000e30:	1899      	adds	r1, r3, r2
20000e32:	68bb      	ldr	r3, [r7, #8]
20000e34:	68fa      	ldr	r2, [r7, #12]
20000e36:	441a      	add	r2, r3
20000e38:	693b      	ldr	r3, [r7, #16]
20000e3a:	4608      	mov	r0, r1
20000e3c:	4611      	mov	r1, r2
20000e3e:	461a      	mov	r2, r3
20000e40:	f001 feb6 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:129
		memcpy(g_tQueue.pBuffer, &pBuffer[offset + copySize], size - copySize);
20000e44:	4b23      	ldr	r3, [pc, #140]	; (20000ed4 <enqueue+0xe0>)
20000e46:	6898      	ldr	r0, [r3, #8]
20000e48:	68ba      	ldr	r2, [r7, #8]
20000e4a:	693b      	ldr	r3, [r7, #16]
20000e4c:	4413      	add	r3, r2
20000e4e:	461a      	mov	r2, r3
20000e50:	68fb      	ldr	r3, [r7, #12]
20000e52:	1899      	adds	r1, r3, r2
20000e54:	687a      	ldr	r2, [r7, #4]
20000e56:	693b      	ldr	r3, [r7, #16]
20000e58:	1ad3      	subs	r3, r2, r3
20000e5a:	461a      	mov	r2, r3
20000e5c:	f001 fea8 	bl	20002bb0 <memcpy>
20000e60:	e00d      	b.n	20000e7e <enqueue+0x8a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:133
	}
	else {

		memcpy(&g_tQueue.pBuffer[g_tQueue.Tail], &pBuffer[offset], size);
20000e62:	4b1c      	ldr	r3, [pc, #112]	; (20000ed4 <enqueue+0xe0>)
20000e64:	689b      	ldr	r3, [r3, #8]
20000e66:	4a1b      	ldr	r2, [pc, #108]	; (20000ed4 <enqueue+0xe0>)
20000e68:	6852      	ldr	r2, [r2, #4]
20000e6a:	1899      	adds	r1, r3, r2
20000e6c:	68bb      	ldr	r3, [r7, #8]
20000e6e:	68fa      	ldr	r2, [r7, #12]
20000e70:	441a      	add	r2, r3
20000e72:	687b      	ldr	r3, [r7, #4]
20000e74:	4608      	mov	r0, r1
20000e76:	4611      	mov	r1, r2
20000e78:	461a      	mov	r2, r3
20000e7a:	f001 fe99 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:136
	}
			
	g_tQueue.Tail = (g_tQueue.Tail + size) % get_buffer_size();
20000e7e:	4b15      	ldr	r3, [pc, #84]	; (20000ed4 <enqueue+0xe0>)
20000e80:	685a      	ldr	r2, [r3, #4]
20000e82:	687b      	ldr	r3, [r7, #4]
20000e84:	18d4      	adds	r4, r2, r3
20000e86:	f7ff ff7f 	bl	20000d88 <get_buffer_size>
20000e8a:	4603      	mov	r3, r0
20000e8c:	fb94 f2f3 	sdiv	r2, r4, r3
20000e90:	fb03 f302 	mul.w	r3, r3, r2
20000e94:	1ae3      	subs	r3, r4, r3
20000e96:	4a0f      	ldr	r2, [pc, #60]	; (20000ed4 <enqueue+0xe0>)
20000e98:	6053      	str	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:138

	ret = g_tQueue.Head <= g_tQueue.Tail ? g_tQueue.Tail - g_tQueue.Head : get_buffer_size() + g_tQueue.Tail - g_tQueue.Head;
20000e9a:	4b0e      	ldr	r3, [pc, #56]	; (20000ed4 <enqueue+0xe0>)
20000e9c:	681a      	ldr	r2, [r3, #0]
20000e9e:	4b0d      	ldr	r3, [pc, #52]	; (20000ed4 <enqueue+0xe0>)
20000ea0:	685b      	ldr	r3, [r3, #4]
20000ea2:	429a      	cmp	r2, r3
20000ea4:	dc05      	bgt.n	20000eb2 <enqueue+0xbe>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:138 (discriminator 1)
20000ea6:	4b0b      	ldr	r3, [pc, #44]	; (20000ed4 <enqueue+0xe0>)
20000ea8:	685a      	ldr	r2, [r3, #4]
20000eaa:	4b0a      	ldr	r3, [pc, #40]	; (20000ed4 <enqueue+0xe0>)
20000eac:	681b      	ldr	r3, [r3, #0]
20000eae:	1ad3      	subs	r3, r2, r3
20000eb0:	e008      	b.n	20000ec4 <enqueue+0xd0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:138 (discriminator 2)
20000eb2:	f7ff ff69 	bl	20000d88 <get_buffer_size>
20000eb6:	4602      	mov	r2, r0
20000eb8:	4b06      	ldr	r3, [pc, #24]	; (20000ed4 <enqueue+0xe0>)
20000eba:	685b      	ldr	r3, [r3, #4]
20000ebc:	441a      	add	r2, r3
20000ebe:	4b05      	ldr	r3, [pc, #20]	; (20000ed4 <enqueue+0xe0>)
20000ec0:	681b      	ldr	r3, [r3, #0]
20000ec2:	1ad3      	subs	r3, r2, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:138 (discriminator 4)
20000ec4:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:140 (discriminator 4)

	MSS_UART0_enable_intr();
20000ec6:	f000 faa1 	bl	2000140c <MSS_UART0_enable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:142 (discriminator 4)

	return ret;
20000eca:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:143 (discriminator 4)
}
20000ecc:	4618      	mov	r0, r3
20000ece:	371c      	adds	r7, #28
20000ed0:	46bd      	mov	sp, r7
20000ed2:	bd90      	pop	{r4, r7, pc}
20000ed4:	20003988 	.word	0x20003988

20000ed8 <dequeue>:
dequeue():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:146

int dequeue(char* pBuffer, int offset, int size)
{
20000ed8:	b590      	push	{r4, r7, lr}
20000eda:	b087      	sub	sp, #28
20000edc:	af00      	add	r7, sp, #0
20000ede:	60f8      	str	r0, [r7, #12]
20000ee0:	60b9      	str	r1, [r7, #8]
20000ee2:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:147
	int ret = 0;
20000ee4:	2300      	movs	r3, #0
20000ee6:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:149

	MSS_UART0_disable_intr();
20000ee8:	f000 fa96 	bl	20001418 <MSS_UART0_disable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:151

	if (g_tQueue.Head == g_tQueue.Tail)
20000eec:	4b2c      	ldr	r3, [pc, #176]	; (20000fa0 <dequeue+0xc8>)
20000eee:	681a      	ldr	r2, [r3, #0]
20000ef0:	4b2b      	ldr	r3, [pc, #172]	; (20000fa0 <dequeue+0xc8>)
20000ef2:	685b      	ldr	r3, [r3, #4]
20000ef4:	429a      	cmp	r2, r3
20000ef6:	d101      	bne.n	20000efc <dequeue+0x24>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:152
		return 0;
20000ef8:	2300      	movs	r3, #0
20000efa:	e04d      	b.n	20000f98 <dequeue+0xc0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:154

	if (g_tQueue.Head + size > get_buffer_size()) {
20000efc:	4b28      	ldr	r3, [pc, #160]	; (20000fa0 <dequeue+0xc8>)
20000efe:	681a      	ldr	r2, [r3, #0]
20000f00:	687b      	ldr	r3, [r7, #4]
20000f02:	18d4      	adds	r4, r2, r3
20000f04:	f7ff ff40 	bl	20000d88 <get_buffer_size>
20000f08:	4603      	mov	r3, r0
20000f0a:	429c      	cmp	r4, r3
20000f0c:	dd23      	ble.n	20000f56 <dequeue+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:155
		int copy = get_buffer_size() - g_tQueue.Head;
20000f0e:	f7ff ff3b 	bl	20000d88 <get_buffer_size>
20000f12:	4602      	mov	r2, r0
20000f14:	4b22      	ldr	r3, [pc, #136]	; (20000fa0 <dequeue+0xc8>)
20000f16:	681b      	ldr	r3, [r3, #0]
20000f18:	1ad3      	subs	r3, r2, r3
20000f1a:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:157

		memcpy(&pBuffer[offset], (const void*)&g_tQueue.pBuffer[g_tQueue.Head], copy);
20000f1c:	68bb      	ldr	r3, [r7, #8]
20000f1e:	68fa      	ldr	r2, [r7, #12]
20000f20:	18d1      	adds	r1, r2, r3
20000f22:	4b1f      	ldr	r3, [pc, #124]	; (20000fa0 <dequeue+0xc8>)
20000f24:	689b      	ldr	r3, [r3, #8]
20000f26:	4a1e      	ldr	r2, [pc, #120]	; (20000fa0 <dequeue+0xc8>)
20000f28:	6812      	ldr	r2, [r2, #0]
20000f2a:	441a      	add	r2, r3
20000f2c:	693b      	ldr	r3, [r7, #16]
20000f2e:	4608      	mov	r0, r1
20000f30:	4611      	mov	r1, r2
20000f32:	461a      	mov	r2, r3
20000f34:	f001 fe3c 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:158
		memcpy(&pBuffer[offset + copy], (const void*)g_tQueue.pBuffer, size - copy);
20000f38:	68ba      	ldr	r2, [r7, #8]
20000f3a:	693b      	ldr	r3, [r7, #16]
20000f3c:	4413      	add	r3, r2
20000f3e:	461a      	mov	r2, r3
20000f40:	68fb      	ldr	r3, [r7, #12]
20000f42:	1898      	adds	r0, r3, r2
20000f44:	4b16      	ldr	r3, [pc, #88]	; (20000fa0 <dequeue+0xc8>)
20000f46:	6899      	ldr	r1, [r3, #8]
20000f48:	687a      	ldr	r2, [r7, #4]
20000f4a:	693b      	ldr	r3, [r7, #16]
20000f4c:	1ad3      	subs	r3, r2, r3
20000f4e:	461a      	mov	r2, r3
20000f50:	f001 fe2e 	bl	20002bb0 <memcpy>
20000f54:	e00d      	b.n	20000f72 <dequeue+0x9a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:161
	}
	else {
		memcpy(&pBuffer[offset], (const void*)&g_tQueue.pBuffer[g_tQueue.Head], size);
20000f56:	68bb      	ldr	r3, [r7, #8]
20000f58:	68fa      	ldr	r2, [r7, #12]
20000f5a:	18d1      	adds	r1, r2, r3
20000f5c:	4b10      	ldr	r3, [pc, #64]	; (20000fa0 <dequeue+0xc8>)
20000f5e:	689b      	ldr	r3, [r3, #8]
20000f60:	4a0f      	ldr	r2, [pc, #60]	; (20000fa0 <dequeue+0xc8>)
20000f62:	6812      	ldr	r2, [r2, #0]
20000f64:	441a      	add	r2, r3
20000f66:	687b      	ldr	r3, [r7, #4]
20000f68:	4608      	mov	r0, r1
20000f6a:	4611      	mov	r1, r2
20000f6c:	461a      	mov	r2, r3
20000f6e:	f001 fe1f 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:164
	}

	g_tQueue.Head = (g_tQueue.Head + size) % get_buffer_size();
20000f72:	4b0b      	ldr	r3, [pc, #44]	; (20000fa0 <dequeue+0xc8>)
20000f74:	681a      	ldr	r2, [r3, #0]
20000f76:	687b      	ldr	r3, [r7, #4]
20000f78:	18d4      	adds	r4, r2, r3
20000f7a:	f7ff ff05 	bl	20000d88 <get_buffer_size>
20000f7e:	4603      	mov	r3, r0
20000f80:	fb94 f2f3 	sdiv	r2, r4, r3
20000f84:	fb03 f302 	mul.w	r3, r3, r2
20000f88:	1ae3      	subs	r3, r4, r3
20000f8a:	4a05      	ldr	r2, [pc, #20]	; (20000fa0 <dequeue+0xc8>)
20000f8c:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:166

	ret = size;
20000f8e:	687b      	ldr	r3, [r7, #4]
20000f90:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:168

	MSS_UART0_enable_intr();
20000f92:	f000 fa3b 	bl	2000140c <MSS_UART0_enable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:170

	return ret;
20000f96:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:171
}
20000f98:	4618      	mov	r0, r3
20000f9a:	371c      	adds	r7, #28
20000f9c:	46bd      	mov	sp, r7
20000f9e:	bd90      	pop	{r4, r7, pc}
20000fa0:	20003988 	.word	0x20003988

20000fa4 <peek>:
peek():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:174

int peek(char* pBuffer, int offset, int size)
{
20000fa4:	b590      	push	{r4, r7, lr}
20000fa6:	b087      	sub	sp, #28
20000fa8:	af00      	add	r7, sp, #0
20000faa:	60f8      	str	r0, [r7, #12]
20000fac:	60b9      	str	r1, [r7, #8]
20000fae:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:175
	int ret = 0;
20000fb0:	2300      	movs	r3, #0
20000fb2:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:177

	MSS_UART0_disable_intr();
20000fb4:	f000 fa30 	bl	20001418 <MSS_UART0_disable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:179

	if (g_tQueue.Head == g_tQueue.Tail)
20000fb8:	4b25      	ldr	r3, [pc, #148]	; (20001050 <peek+0xac>)
20000fba:	681a      	ldr	r2, [r3, #0]
20000fbc:	4b24      	ldr	r3, [pc, #144]	; (20001050 <peek+0xac>)
20000fbe:	685b      	ldr	r3, [r3, #4]
20000fc0:	429a      	cmp	r2, r3
20000fc2:	d101      	bne.n	20000fc8 <peek+0x24>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:180
		return 0;
20000fc4:	2300      	movs	r3, #0
20000fc6:	e03f      	b.n	20001048 <peek+0xa4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:182

	if (g_tQueue.Head + size > get_buffer_size()) {
20000fc8:	4b21      	ldr	r3, [pc, #132]	; (20001050 <peek+0xac>)
20000fca:	681a      	ldr	r2, [r3, #0]
20000fcc:	687b      	ldr	r3, [r7, #4]
20000fce:	18d4      	adds	r4, r2, r3
20000fd0:	f7ff feda 	bl	20000d88 <get_buffer_size>
20000fd4:	4603      	mov	r3, r0
20000fd6:	429c      	cmp	r4, r3
20000fd8:	dd23      	ble.n	20001022 <peek+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:183
		int copy = get_buffer_size() - g_tQueue.Head;
20000fda:	f7ff fed5 	bl	20000d88 <get_buffer_size>
20000fde:	4602      	mov	r2, r0
20000fe0:	4b1b      	ldr	r3, [pc, #108]	; (20001050 <peek+0xac>)
20000fe2:	681b      	ldr	r3, [r3, #0]
20000fe4:	1ad3      	subs	r3, r2, r3
20000fe6:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:185

		memcpy(&pBuffer[offset], (const void*)&g_tQueue.pBuffer[g_tQueue.Head], copy);
20000fe8:	68bb      	ldr	r3, [r7, #8]
20000fea:	68fa      	ldr	r2, [r7, #12]
20000fec:	18d1      	adds	r1, r2, r3
20000fee:	4b18      	ldr	r3, [pc, #96]	; (20001050 <peek+0xac>)
20000ff0:	689b      	ldr	r3, [r3, #8]
20000ff2:	4a17      	ldr	r2, [pc, #92]	; (20001050 <peek+0xac>)
20000ff4:	6812      	ldr	r2, [r2, #0]
20000ff6:	441a      	add	r2, r3
20000ff8:	693b      	ldr	r3, [r7, #16]
20000ffa:	4608      	mov	r0, r1
20000ffc:	4611      	mov	r1, r2
20000ffe:	461a      	mov	r2, r3
20001000:	f001 fdd6 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:186
		memcpy(&pBuffer[offset + copy], (const void*)g_tQueue.pBuffer, size - copy);
20001004:	68ba      	ldr	r2, [r7, #8]
20001006:	693b      	ldr	r3, [r7, #16]
20001008:	4413      	add	r3, r2
2000100a:	461a      	mov	r2, r3
2000100c:	68fb      	ldr	r3, [r7, #12]
2000100e:	1898      	adds	r0, r3, r2
20001010:	4b0f      	ldr	r3, [pc, #60]	; (20001050 <peek+0xac>)
20001012:	6899      	ldr	r1, [r3, #8]
20001014:	687a      	ldr	r2, [r7, #4]
20001016:	693b      	ldr	r3, [r7, #16]
20001018:	1ad3      	subs	r3, r2, r3
2000101a:	461a      	mov	r2, r3
2000101c:	f001 fdc8 	bl	20002bb0 <memcpy>
20001020:	e00d      	b.n	2000103e <peek+0x9a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:189
	}
	else {
		memcpy(&pBuffer[offset], (const void*)&g_tQueue.pBuffer[g_tQueue.Head], size);
20001022:	68bb      	ldr	r3, [r7, #8]
20001024:	68fa      	ldr	r2, [r7, #12]
20001026:	18d1      	adds	r1, r2, r3
20001028:	4b09      	ldr	r3, [pc, #36]	; (20001050 <peek+0xac>)
2000102a:	689b      	ldr	r3, [r3, #8]
2000102c:	4a08      	ldr	r2, [pc, #32]	; (20001050 <peek+0xac>)
2000102e:	6812      	ldr	r2, [r2, #0]
20001030:	441a      	add	r2, r3
20001032:	687b      	ldr	r3, [r7, #4]
20001034:	4608      	mov	r0, r1
20001036:	4611      	mov	r1, r2
20001038:	461a      	mov	r2, r3
2000103a:	f001 fdb9 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:192
	}

	ret = size;
2000103e:	687b      	ldr	r3, [r7, #4]
20001040:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:194

	MSS_UART0_enable_intr();
20001042:	f000 f9e3 	bl	2000140c <MSS_UART0_enable_intr>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:196

	return ret;
20001046:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/queue.c:197
}
20001048:	4618      	mov	r0, r3
2000104a:	371c      	adds	r7, #28
2000104c:	46bd      	mov	sp, r7
2000104e:	bd90      	pop	{r4, r7, pc}
20001050:	20003988 	.word	0x20003988

20001054 <InitStorageInfo>:
InitStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:8
#define	MAX_RETRY			3

STORAGE_INFO_T	g_tStorageInfo;

int InitStorageInfo()
{
20001054:	b580      	push	{r7, lr}
20001056:	b082      	sub	sp, #8
20001058:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:9
	int nRet = 0, i = 0;
2000105a:	2300      	movs	r3, #0
2000105c:	607b      	str	r3, [r7, #4]
2000105e:	2300      	movs	r3, #0
20001060:	603b      	str	r3, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:10
	memset((uint8_t *)&g_tStorageInfo, 0, sizeof(STORAGE_INFO_T));
20001062:	480d      	ldr	r0, [pc, #52]	; (20001098 <InitStorageInfo+0x44>)
20001064:	2100      	movs	r1, #0
20001066:	f44f 7280 	mov.w	r2, #256	; 0x100
2000106a:	f001 fe17 	bl	20002c9c <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:11
	for(i = 0; i < MAX_RETRY ; i++) {
2000106e:	2300      	movs	r3, #0
20001070:	603b      	str	r3, [r7, #0]
20001072:	e009      	b.n	20001088 <InitStorageInfo+0x34>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:12
		nRet = LoadStorageInfo();
20001074:	f000 f81c 	bl	200010b0 <LoadStorageInfo>
20001078:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:13
		if(NVM_SUCCESS == nRet) {
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	2b00      	cmp	r3, #0
2000107e:	d100      	bne.n	20001082 <InitStorageInfo+0x2e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:14
			break;
20001080:	e005      	b.n	2000108e <InitStorageInfo+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:11 (discriminator 2)

int InitStorageInfo()
{
	int nRet = 0, i = 0;
	memset((uint8_t *)&g_tStorageInfo, 0, sizeof(STORAGE_INFO_T));
	for(i = 0; i < MAX_RETRY ; i++) {
20001082:	683b      	ldr	r3, [r7, #0]
20001084:	3301      	adds	r3, #1
20001086:	603b      	str	r3, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:11 (discriminator 1)
20001088:	683b      	ldr	r3, [r7, #0]
2000108a:	2b02      	cmp	r3, #2
2000108c:	ddf2      	ble.n	20001074 <InitStorageInfo+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:19
			break;
		} else {
			//DEBUG_E("() - Failed to read data storage [%d]\r\n", nRet);
		}
	}
	return nRet;
2000108e:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:20
}
20001090:	4618      	mov	r0, r3
20001092:	3708      	adds	r7, #8
20001094:	46bd      	mov	sp, r7
20001096:	bd80      	pop	{r7, pc}
20001098:	200039d8 	.word	0x200039d8

2000109c <GetStorageInfo>:
GetStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:23

PSTORAGE_INFO_T GetStorageInfo()
{
2000109c:	b480      	push	{r7}
2000109e:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:24
	return (PSTORAGE_INFO_T)&g_tStorageInfo;
200010a0:	4b02      	ldr	r3, [pc, #8]	; (200010ac <GetStorageInfo+0x10>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:25
}
200010a2:	4618      	mov	r0, r3
200010a4:	46bd      	mov	sp, r7
200010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
200010aa:	4770      	bx	lr
200010ac:	200039d8 	.word	0x200039d8

200010b0 <LoadStorageInfo>:
LoadStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:28

int LoadStorageInfo()
{
200010b0:	b580      	push	{r7, lr}
200010b2:	b086      	sub	sp, #24
200010b4:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:29
	nvm_status_t status = NVM_SUCCESS;
200010b6:	2300      	movs	r3, #0
200010b8:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:30
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = sizeof(STORAGE_INFO_T);
200010ba:	2300      	movs	r3, #0
200010bc:	617b      	str	r3, [r7, #20]
200010be:	2300      	movs	r3, #0
200010c0:	60fb      	str	r3, [r7, #12]
200010c2:	f44f 7380 	mov.w	r3, #256	; 0x100
200010c6:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:31
	volatile uint32_t address = ENVM_DATA_STORAGE_READ_BASE_ADDR;
200010c8:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
200010cc:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:33

	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++) {
200010ce:	2300      	movs	r3, #0
200010d0:	60fb      	str	r3, [r7, #12]
200010d2:	68fb      	ldr	r3, [r7, #12]
200010d4:	2b02      	cmp	r3, #2
200010d6:	dc10      	bgt.n	200010fa <LoadStorageInfo+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:34
		status = MSS_NVM_read( (uint8_t *)address, (uint8_t *)&g_tStorageInfo, nSize);
200010d8:	687b      	ldr	r3, [r7, #4]
200010da:	461a      	mov	r2, r3
200010dc:	68bb      	ldr	r3, [r7, #8]
200010de:	4610      	mov	r0, r2
200010e0:	4908      	ldr	r1, [pc, #32]	; (20001104 <LoadStorageInfo+0x54>)
200010e2:	461a      	mov	r2, r3
200010e4:	f001 f99e 	bl	20002424 <MSS_NVM_read>
200010e8:	4603      	mov	r3, r0
200010ea:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:35
		if(NVM_SUCCESS == status)
200010ec:	7cfb      	ldrb	r3, [r7, #19]
200010ee:	2b00      	cmp	r3, #0
200010f0:	d100      	bne.n	200010f4 <LoadStorageInfo+0x44>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:37
		{
			break;
200010f2:	e002      	b.n	200010fa <LoadStorageInfo+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:46
//			if( NVM_unlock(address, pPktHeader->Length) != NVM_SUCCESS ) {
//
//			}
//		}
		else {
			nRet = status;
200010f4:	7cfb      	ldrb	r3, [r7, #19]
200010f6:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:47
			break;
200010f8:	bf00      	nop
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:51
		}
	}

	return nRet;
200010fa:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:52
}
200010fc:	4618      	mov	r0, r3
200010fe:	3718      	adds	r7, #24
20001100:	46bd      	mov	sp, r7
20001102:	bd80      	pop	{r7, pc}
20001104:	200039d8 	.word	0x200039d8

20001108 <SaveStorageInfo>:
SaveStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:55

int SaveStorageInfo(int type)
{
20001108:	b580      	push	{r7, lr}
2000110a:	b08a      	sub	sp, #40	; 0x28
2000110c:	af00      	add	r7, sp, #0
2000110e:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:56
	nvm_status_t status = NVM_SUCCESS;
20001110:	2300      	movs	r3, #0
20001112:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:57
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = sizeof(STORAGE_INFO_T);
20001114:	2300      	movs	r3, #0
20001116:	627b      	str	r3, [r7, #36]	; 0x24
20001118:	2300      	movs	r3, #0
2000111a:	623b      	str	r3, [r7, #32]
2000111c:	f44f 7380 	mov.w	r3, #256	; 0x100
20001120:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:58
	volatile uint32_t address = 0, baseAddress = ENVM_DATA_STORAGE_WRITE_BASE_ADDR, offset = 0 ;
20001122:	2300      	movs	r3, #0
20001124:	613b      	str	r3, [r7, #16]
20001126:	4b33      	ldr	r3, [pc, #204]	; (200011f4 <SaveStorageInfo+0xec>)
20001128:	60fb      	str	r3, [r7, #12]
2000112a:	2300      	movs	r3, #0
2000112c:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:59
	uint8_t* pData = NULL;
2000112e:	2300      	movs	r3, #0
20001130:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:61

	if( DS_TYPE_SYSTEM == type)
20001132:	687b      	ldr	r3, [r7, #4]
20001134:	2b01      	cmp	r3, #1
20001136:	d106      	bne.n	20001146 <SaveStorageInfo+0x3e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:63
	{
		offset = 0;
20001138:	2300      	movs	r3, #0
2000113a:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:64
		nSize = sizeof(g_tStorageInfo.SystemInfo);
2000113c:	2380      	movs	r3, #128	; 0x80
2000113e:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:65
		pData = (uint8_t*)&g_tStorageInfo.SystemInfo;
20001140:	4b2d      	ldr	r3, [pc, #180]	; (200011f8 <SaveStorageInfo+0xf0>)
20001142:	61bb      	str	r3, [r7, #24]
20001144:	e016      	b.n	20001174 <SaveStorageInfo+0x6c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:67
	}
	else if( DS_TYPE_LAMP_TIME == type)
20001146:	687b      	ldr	r3, [r7, #4]
20001148:	2b02      	cmp	r3, #2
2000114a:	d106      	bne.n	2000115a <SaveStorageInfo+0x52>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:69
	{
		offset = sizeof(g_tStorageInfo.SystemInfo);
2000114c:	2380      	movs	r3, #128	; 0x80
2000114e:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:70
		nSize = sizeof(g_tStorageInfo.LampTime);
20001150:	2340      	movs	r3, #64	; 0x40
20001152:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:71
		pData = (uint8_t*)&g_tStorageInfo.LampTime;
20001154:	4b29      	ldr	r3, [pc, #164]	; (200011fc <SaveStorageInfo+0xf4>)
20001156:	61bb      	str	r3, [r7, #24]
20001158:	e00c      	b.n	20001174 <SaveStorageInfo+0x6c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:73
	}
	else if( DS_TYPE_WAVE == type)
2000115a:	687b      	ldr	r3, [r7, #4]
2000115c:	2b03      	cmp	r3, #3
2000115e:	d106      	bne.n	2000116e <SaveStorageInfo+0x66>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:75
	{
		offset = sizeof(g_tStorageInfo.SystemInfo) + sizeof(g_tStorageInfo.LampTime);
20001160:	23c0      	movs	r3, #192	; 0xc0
20001162:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:76
		nSize = sizeof(g_tStorageInfo.WaveInfo);
20001164:	2340      	movs	r3, #64	; 0x40
20001166:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:77
		pData = (uint8_t*)&g_tStorageInfo.WaveInfo;
20001168:	4b25      	ldr	r3, [pc, #148]	; (20001200 <SaveStorageInfo+0xf8>)
2000116a:	61bb      	str	r3, [r7, #24]
2000116c:	e002      	b.n	20001174 <SaveStorageInfo+0x6c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:80
	} else {
		//DEBUG_E("() - Invalid Storage Type[%d]", type);
		return -1;
2000116e:	f04f 33ff 	mov.w	r3, #4294967295
20001172:	e03a      	b.n	200011ea <SaveStorageInfo+0xe2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:83
	}

	address = baseAddress + offset;
20001174:	68fa      	ldr	r2, [r7, #12]
20001176:	68bb      	ldr	r3, [r7, #8]
20001178:	4413      	add	r3, r2
2000117a:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:84
	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
2000117c:	2300      	movs	r3, #0
2000117e:	623b      	str	r3, [r7, #32]
20001180:	e02f      	b.n	200011e2 <SaveStorageInfo+0xda>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:86
	{
		status = NVM_write( address, pData, nSize, NVM_DO_NOT_LOCK_PAGE);
20001182:	693a      	ldr	r2, [r7, #16]
20001184:	69fb      	ldr	r3, [r7, #28]
20001186:	4610      	mov	r0, r2
20001188:	69b9      	ldr	r1, [r7, #24]
2000118a:	461a      	mov	r2, r3
2000118c:	2300      	movs	r3, #0
2000118e:	f000 ffcd 	bl	2000212c <NVM_write>
20001192:	4603      	mov	r3, r0
20001194:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:87
		if(NVM_SUCCESS == status || NVM_WRITE_THRESHOLD_WARNING == status)
20001196:	7dfb      	ldrb	r3, [r7, #23]
20001198:	2b00      	cmp	r3, #0
2000119a:	d002      	beq.n	200011a2 <SaveStorageInfo+0x9a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:87 (discriminator 1)
2000119c:	7dfb      	ldrb	r3, [r7, #23]
2000119e:	2b05      	cmp	r3, #5
200011a0:	d10f      	bne.n	200011c2 <SaveStorageInfo+0xba>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:89
		{
			status = NVM_verify( address, (uint8_t *)&g_tStorageInfo, nSize );
200011a2:	693a      	ldr	r2, [r7, #16]
200011a4:	69fb      	ldr	r3, [r7, #28]
200011a6:	4610      	mov	r0, r2
200011a8:	4913      	ldr	r1, [pc, #76]	; (200011f8 <SaveStorageInfo+0xf0>)
200011aa:	461a      	mov	r2, r3
200011ac:	f001 f952 	bl	20002454 <NVM_verify>
200011b0:	4603      	mov	r3, r0
200011b2:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:90
			if(status != NVM_SUCCESS) {
200011b4:	7dfb      	ldrb	r3, [r7, #23]
200011b6:	2b00      	cmp	r3, #0
200011b8:	d002      	beq.n	200011c0 <SaveStorageInfo+0xb8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:91
				nRet = status;
200011ba:	7dfb      	ldrb	r3, [r7, #23]
200011bc:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:101
//				if(NVM_SUCCESS != status)
//				{
//					nRet = status;
//				}
//			}
			break;
200011be:	e013      	b.n	200011e8 <SaveStorageInfo+0xe0>
200011c0:	e012      	b.n	200011e8 <SaveStorageInfo+0xe0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:103
		}
		else if(NVM_PAGE_LOCK_ERROR == status) {
200011c2:	7dfb      	ldrb	r3, [r7, #23]
200011c4:	2b03      	cmp	r3, #3
200011c6:	d106      	bne.n	200011d6 <SaveStorageInfo+0xce>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:105
			//  Unlock   writing   or send NAK
			if( NVM_unlock(address, nSize) != NVM_SUCCESS ) {
200011c8:	693a      	ldr	r2, [r7, #16]
200011ca:	69fb      	ldr	r3, [r7, #28]
200011cc:	4610      	mov	r0, r2
200011ce:	4619      	mov	r1, r3
200011d0:	f001 f8a0 	bl	20002314 <NVM_unlock>
200011d4:	e002      	b.n	200011dc <SaveStorageInfo+0xd4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:110

			}
		}
		else {
			nRet = status;
200011d6:	7dfb      	ldrb	r3, [r7, #23]
200011d8:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:111
			break;
200011da:	e005      	b.n	200011e8 <SaveStorageInfo+0xe0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:84 (discriminator 2)
		//DEBUG_E("() - Invalid Storage Type[%d]", type);
		return -1;
	}

	address = baseAddress + offset;
	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
200011dc:	6a3b      	ldr	r3, [r7, #32]
200011de:	3301      	adds	r3, #1
200011e0:	623b      	str	r3, [r7, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:84 (discriminator 1)
200011e2:	6a3b      	ldr	r3, [r7, #32]
200011e4:	2b02      	cmp	r3, #2
200011e6:	ddcc      	ble.n	20001182 <SaveStorageInfo+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:114
		else {
			nRet = status;
			break;
		}
	}
	return nRet;
200011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:115
}
200011ea:	4618      	mov	r0, r3
200011ec:	3728      	adds	r7, #40	; 0x28
200011ee:	46bd      	mov	sp, r7
200011f0:	bd80      	pop	{r7, pc}
200011f2:	bf00      	nop
200011f4:	6003f000 	.word	0x6003f000
200011f8:	200039d8 	.word	0x200039d8
200011fc:	20003a58 	.word	0x20003a58
20001200:	20003a98 	.word	0x20003a98

20001204 <SaveStorageInfoALL>:
SaveStorageInfoALL():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:118

int SaveStorageInfoALL()
{
20001204:	b580      	push	{r7, lr}
20001206:	b086      	sub	sp, #24
20001208:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:119
	nvm_status_t status = NVM_SUCCESS;
2000120a:	2300      	movs	r3, #0
2000120c:	73fb      	strb	r3, [r7, #15]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:120
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = sizeof(STORAGE_INFO_T);
2000120e:	2300      	movs	r3, #0
20001210:	617b      	str	r3, [r7, #20]
20001212:	2300      	movs	r3, #0
20001214:	613b      	str	r3, [r7, #16]
20001216:	f44f 7380 	mov.w	r3, #256	; 0x100
2000121a:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:121
	volatile uint32_t address = ENVM_DATA_STORAGE_WRITE_BASE_ADDR;
2000121c:	4b1e      	ldr	r3, [pc, #120]	; (20001298 <SaveStorageInfoALL+0x94>)
2000121e:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:123

	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
20001220:	2300      	movs	r3, #0
20001222:	613b      	str	r3, [r7, #16]
20001224:	e02f      	b.n	20001286 <SaveStorageInfoALL+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:125
	{
		status = NVM_write( address, (uint8_t *)&g_tStorageInfo, nSize, NVM_DO_NOT_LOCK_PAGE);
20001226:	687a      	ldr	r2, [r7, #4]
20001228:	68bb      	ldr	r3, [r7, #8]
2000122a:	4610      	mov	r0, r2
2000122c:	491b      	ldr	r1, [pc, #108]	; (2000129c <SaveStorageInfoALL+0x98>)
2000122e:	461a      	mov	r2, r3
20001230:	2300      	movs	r3, #0
20001232:	f000 ff7b 	bl	2000212c <NVM_write>
20001236:	4603      	mov	r3, r0
20001238:	73fb      	strb	r3, [r7, #15]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:126
		if(NVM_SUCCESS == status || NVM_WRITE_THRESHOLD_WARNING == status)
2000123a:	7bfb      	ldrb	r3, [r7, #15]
2000123c:	2b00      	cmp	r3, #0
2000123e:	d002      	beq.n	20001246 <SaveStorageInfoALL+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:126 (discriminator 1)
20001240:	7bfb      	ldrb	r3, [r7, #15]
20001242:	2b05      	cmp	r3, #5
20001244:	d10f      	bne.n	20001266 <SaveStorageInfoALL+0x62>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:128
		{
			status = NVM_verify( address, (uint8_t *)&g_tStorageInfo, nSize );
20001246:	687a      	ldr	r2, [r7, #4]
20001248:	68bb      	ldr	r3, [r7, #8]
2000124a:	4610      	mov	r0, r2
2000124c:	4913      	ldr	r1, [pc, #76]	; (2000129c <SaveStorageInfoALL+0x98>)
2000124e:	461a      	mov	r2, r3
20001250:	f001 f900 	bl	20002454 <NVM_verify>
20001254:	4603      	mov	r3, r0
20001256:	73fb      	strb	r3, [r7, #15]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:129
			if(status != NVM_SUCCESS) {
20001258:	7bfb      	ldrb	r3, [r7, #15]
2000125a:	2b00      	cmp	r3, #0
2000125c:	d002      	beq.n	20001264 <SaveStorageInfoALL+0x60>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:130
				nRet = status;
2000125e:	7bfb      	ldrb	r3, [r7, #15]
20001260:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:140
//				if(NVM_SUCCESS != status)
//				{
//					nRet = status;
//				}
//			}
			break;
20001262:	e013      	b.n	2000128c <SaveStorageInfoALL+0x88>
20001264:	e012      	b.n	2000128c <SaveStorageInfoALL+0x88>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:142
		}
		else if(NVM_PAGE_LOCK_ERROR == status) {
20001266:	7bfb      	ldrb	r3, [r7, #15]
20001268:	2b03      	cmp	r3, #3
2000126a:	d106      	bne.n	2000127a <SaveStorageInfoALL+0x76>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:144
			//  Unlock   writing   or send NAK
			if( NVM_unlock(address, nSize) != NVM_SUCCESS ) {
2000126c:	687a      	ldr	r2, [r7, #4]
2000126e:	68bb      	ldr	r3, [r7, #8]
20001270:	4610      	mov	r0, r2
20001272:	4619      	mov	r1, r3
20001274:	f001 f84e 	bl	20002314 <NVM_unlock>
20001278:	e002      	b.n	20001280 <SaveStorageInfoALL+0x7c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:149

			}
		}
		else {
			nRet = status;
2000127a:	7bfb      	ldrb	r3, [r7, #15]
2000127c:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:150
			break;
2000127e:	e005      	b.n	2000128c <SaveStorageInfoALL+0x88>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:123 (discriminator 2)
{
	nvm_status_t status = NVM_SUCCESS;
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = sizeof(STORAGE_INFO_T);
	volatile uint32_t address = ENVM_DATA_STORAGE_WRITE_BASE_ADDR;

	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
20001280:	693b      	ldr	r3, [r7, #16]
20001282:	3301      	adds	r3, #1
20001284:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:123 (discriminator 1)
20001286:	693b      	ldr	r3, [r7, #16]
20001288:	2b02      	cmp	r3, #2
2000128a:	ddcc      	ble.n	20001226 <SaveStorageInfoALL+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:153
		else {
			nRet = status;
			break;
		}
	}
	return nRet;
2000128c:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:154
}
2000128e:	4618      	mov	r0, r3
20001290:	3718      	adds	r7, #24
20001292:	46bd      	mov	sp, r7
20001294:	bd80      	pop	{r7, pc}
20001296:	bf00      	nop
20001298:	6003f000 	.word	0x6003f000
2000129c:	200039d8 	.word	0x200039d8

200012a0 <GetBLVer>:
GetBLVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:197
	return nRet;
}

// System Info
int GetBLVer()
{
200012a0:	b480      	push	{r7}
200012a2:	b083      	sub	sp, #12
200012a4:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:198
	int nRet = 0;
200012a6:	2300      	movs	r3, #0
200012a8:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:199
	nRet = g_tStorageInfo.SystemInfo.BLVer;
200012aa:	4b05      	ldr	r3, [pc, #20]	; (200012c0 <GetBLVer+0x20>)
200012ac:	681b      	ldr	r3, [r3, #0]
200012ae:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:200
	return nRet;
200012b0:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:201
}
200012b2:	4618      	mov	r0, r3
200012b4:	370c      	adds	r7, #12
200012b6:	46bd      	mov	sp, r7
200012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
200012bc:	4770      	bx	lr
200012be:	bf00      	nop
200012c0:	200039d8 	.word	0x200039d8

200012c4 <GetIAPVer>:
GetIAPVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:209
{
	g_tStorageInfo.SystemInfo.BLVer = value;
}

int GetIAPVer()
{
200012c4:	b480      	push	{r7}
200012c6:	b083      	sub	sp, #12
200012c8:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:210
	int nRet = 0;
200012ca:	2300      	movs	r3, #0
200012cc:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:211
	nRet = g_tStorageInfo.SystemInfo.IAPVer;
200012ce:	4b05      	ldr	r3, [pc, #20]	; (200012e4 <GetIAPVer+0x20>)
200012d0:	685b      	ldr	r3, [r3, #4]
200012d2:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:212
	return nRet;
200012d4:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:213
}
200012d6:	4618      	mov	r0, r3
200012d8:	370c      	adds	r7, #12
200012da:	46bd      	mov	sp, r7
200012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
200012e0:	4770      	bx	lr
200012e2:	bf00      	nop
200012e4:	200039d8 	.word	0x200039d8

200012e8 <SetIAPVer>:
SetIAPVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:216

void SetIAPVer(int value)
{
200012e8:	b480      	push	{r7}
200012ea:	b083      	sub	sp, #12
200012ec:	af00      	add	r7, sp, #0
200012ee:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:217
	g_tStorageInfo.SystemInfo.IAPVer = value;
200012f0:	687b      	ldr	r3, [r7, #4]
200012f2:	4a03      	ldr	r2, [pc, #12]	; (20001300 <SetIAPVer+0x18>)
200012f4:	6053      	str	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:218
}
200012f6:	370c      	adds	r7, #12
200012f8:	46bd      	mov	sp, r7
200012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
200012fe:	4770      	bx	lr
20001300:	200039d8 	.word	0x200039d8

20001304 <GetAPPVer>:
GetAPPVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:221

int GetAPPVer()
{
20001304:	b480      	push	{r7}
20001306:	b083      	sub	sp, #12
20001308:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:222
	int nRet = 0;
2000130a:	2300      	movs	r3, #0
2000130c:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:223
	nRet = g_tStorageInfo.SystemInfo.APPVer;
2000130e:	4b05      	ldr	r3, [pc, #20]	; (20001324 <GetAPPVer+0x20>)
20001310:	689b      	ldr	r3, [r3, #8]
20001312:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:224
	return nRet;
20001314:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:225
}
20001316:	4618      	mov	r0, r3
20001318:	370c      	adds	r7, #12
2000131a:	46bd      	mov	sp, r7
2000131c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001320:	4770      	bx	lr
20001322:	bf00      	nop
20001324:	200039d8 	.word	0x200039d8

20001328 <GetFPGAVer>:
GetFPGAVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:233
{
	g_tStorageInfo.SystemInfo.APPVer = value;
}

int GetFPGAVer()
{
20001328:	b480      	push	{r7}
2000132a:	b083      	sub	sp, #12
2000132c:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:234
	int nRet = 0;
2000132e:	2300      	movs	r3, #0
20001330:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:235
	nRet = g_tStorageInfo.SystemInfo.FPGAVer;
20001332:	4b05      	ldr	r3, [pc, #20]	; (20001348 <GetFPGAVer+0x20>)
20001334:	68db      	ldr	r3, [r3, #12]
20001336:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:236
	return nRet;
20001338:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:237
}
2000133a:	4618      	mov	r0, r3
2000133c:	370c      	adds	r7, #12
2000133e:	46bd      	mov	sp, r7
20001340:	f85d 7b04 	ldr.w	r7, [sp], #4
20001344:	4770      	bx	lr
20001346:	bf00      	nop
20001348:	200039d8 	.word	0x200039d8

2000134c <SetSerialNo>:
SetSerialNo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:254

	return nRet;
}

void SetSerialNo(unsigned char *pBuffer, int size)
{
2000134c:	b580      	push	{r7, lr}
2000134e:	b082      	sub	sp, #8
20001350:	af00      	add	r7, sp, #0
20001352:	6078      	str	r0, [r7, #4]
20001354:	6039      	str	r1, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:255
	memcpy(g_tStorageInfo.SystemInfo.SerialNo, pBuffer, size);
20001356:	683b      	ldr	r3, [r7, #0]
20001358:	4803      	ldr	r0, [pc, #12]	; (20001368 <SetSerialNo+0x1c>)
2000135a:	6879      	ldr	r1, [r7, #4]
2000135c:	461a      	mov	r2, r3
2000135e:	f001 fc27 	bl	20002bb0 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/storage.c:256
}
20001362:	3708      	adds	r7, #8
20001364:	46bd      	mov	sp, r7
20001366:	bd80      	pop	{r7, pc}
20001368:	200039e8 	.word	0x200039e8

2000136c <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1383
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000136c:	b480      	push	{r7}
2000136e:	b083      	sub	sp, #12
20001370:	af00      	add	r7, sp, #0
20001372:	4603      	mov	r3, r0
20001374:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1384
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
20001376:	4908      	ldr	r1, [pc, #32]	; (20001398 <NVIC_EnableIRQ+0x2c>)
20001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000137c:	095b      	lsrs	r3, r3, #5
2000137e:	79fa      	ldrb	r2, [r7, #7]
20001380:	f002 021f 	and.w	r2, r2, #31
20001384:	2001      	movs	r0, #1
20001386:	fa00 f202 	lsl.w	r2, r0, r2
2000138a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1385
}
2000138e:	370c      	adds	r7, #12
20001390:	46bd      	mov	sp, r7
20001392:	f85d 7b04 	ldr.w	r7, [sp], #4
20001396:	4770      	bx	lr
20001398:	e000e100 	.word	0xe000e100

2000139c <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1395
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000139c:	b480      	push	{r7}
2000139e:	b083      	sub	sp, #12
200013a0:	af00      	add	r7, sp, #0
200013a2:	4603      	mov	r3, r0
200013a4:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1396
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
200013a6:	4909      	ldr	r1, [pc, #36]	; (200013cc <NVIC_DisableIRQ+0x30>)
200013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
200013ac:	095b      	lsrs	r3, r3, #5
200013ae:	79fa      	ldrb	r2, [r7, #7]
200013b0:	f002 021f 	and.w	r2, r2, #31
200013b4:	2001      	movs	r0, #1
200013b6:	fa00 f202 	lsl.w	r2, r0, r2
200013ba:	3320      	adds	r3, #32
200013bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1397
}
200013c0:	370c      	adds	r7, #12
200013c2:	46bd      	mov	sp, r7
200013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
200013c8:	4770      	bx	lr
200013ca:	bf00      	nop
200013cc:	e000e100 	.word	0xe000e100

200013d0 <NVIC_SystemReset>:
NVIC_SystemReset():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1557
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
200013d0:	b480      	push	{r7}
200013d2:	af00      	add	r7, sp, #0
__DSB():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cmInstr.h:473
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
200013d4:	f3bf 8f4f 	dsb	sy
NVIC_SystemReset():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1560
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
200013d8:	4905      	ldr	r1, [pc, #20]	; (200013f0 <NVIC_SystemReset+0x20>)
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1561
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
200013da:	4b05      	ldr	r3, [pc, #20]	; (200013f0 <NVIC_SystemReset+0x20>)
200013dc:	68db      	ldr	r3, [r3, #12]
200013de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1560
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
200013e2:	4b04      	ldr	r3, [pc, #16]	; (200013f4 <NVIC_SystemReset+0x24>)
200013e4:	4313      	orrs	r3, r2
200013e6:	60cb      	str	r3, [r1, #12]
__DSB():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cmInstr.h:473
200013e8:	f3bf 8f4f 	dsb	sy
__NOP():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cmInstr.h:418 (discriminator 1)

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
200013ec:	bf00      	nop
NVIC_SystemReset():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1564 (discriminator 1)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */
  while(1) { __NOP(); }                                             /* wait until reset */
200013ee:	e7fd      	b.n	200013ec <NVIC_SystemReset+0x1c>
200013f0:	e000ed00 	.word	0xe000ed00
200013f4:	05fa0004 	.word	0x05fa0004

200013f8 <get_uart>:
get_uart():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:4
#include "config.h"

mss_uart_instance_t * get_uart()
{
200013f8:	b480      	push	{r7}
200013fa:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:5
	return &g_mss_uart0;
200013fc:	4b02      	ldr	r3, [pc, #8]	; (20001408 <get_uart+0x10>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:6
}
200013fe:	4618      	mov	r0, r3
20001400:	46bd      	mov	sp, r7
20001402:	f85d 7b04 	ldr.w	r7, [sp], #4
20001406:	4770      	bx	lr
20001408:	20003b18 	.word	0x20003b18

2000140c <MSS_UART0_enable_intr>:
MSS_UART0_enable_intr():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:10


void MSS_UART0_enable_intr()
{
2000140c:	b580      	push	{r7, lr}
2000140e:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:11
	NVIC_EnableIRQ(UART0_IRQn);
20001410:	200a      	movs	r0, #10
20001412:	f7ff ffab 	bl	2000136c <NVIC_EnableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:12
}
20001416:	bd80      	pop	{r7, pc}

20001418 <MSS_UART0_disable_intr>:
MSS_UART0_disable_intr():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:15

void MSS_UART0_disable_intr()
{
20001418:	b580      	push	{r7, lr}
2000141a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:16
	NVIC_DisableIRQ(UART0_IRQn);
2000141c:	200a      	movs	r0, #10
2000141e:	f7ff ffbd 	bl	2000139c <NVIC_DisableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:17
}
20001422:	bd80      	pop	{r7, pc}

20001424 <init_system>:
init_system():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:37
	MSS_UART_polled_tx_string(get_uart(), (uint8_t *)"\n\r");

}

void init_system()
{
20001424:	b580      	push	{r7, lr}
20001426:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:39
	/* Turn off the watchdog */
	SYSREG->WDOG_CR = 0;
20001428:	4b14      	ldr	r3, [pc, #80]	; (2000147c <init_system+0x58>)
2000142a:	2200      	movs	r2, #0
2000142c:	66da      	str	r2, [r3, #108]	; 0x6c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:41

	SCB->VTOR = ESRAM_IAP_RUN_ADDR;
2000142e:	4b14      	ldr	r3, [pc, #80]	; (20001480 <init_system+0x5c>)
20001430:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
20001434:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:43

	init_queue();
20001436:	f7ff fc85 	bl	20000d44 <init_queue>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:45

    InitStorageInfo();
2000143a:	f7ff fe0b 	bl	20001054 <InitStorageInfo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:48

	// Check IAP Version
    if( GetIAPVer() != IAP_FIRMWARE_VERSION ) {
2000143e:	f7ff ff41 	bl	200012c4 <GetIAPVer>
20001442:	4603      	mov	r3, r0
20001444:	2b64      	cmp	r3, #100	; 0x64
20001446:	d005      	beq.n	20001454 <init_system+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:50
    	// Save IAP Version
    	SetIAPVer(IAP_FIRMWARE_VERSION);
20001448:	2064      	movs	r0, #100	; 0x64
2000144a:	f7ff ff4d 	bl	200012e8 <SetIAPVer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:51
    	SaveStorageInfo(DS_TYPE_SYSTEM);
2000144e:	2001      	movs	r0, #1
20001450:	f7ff fe5a 	bl	20001108 <SaveStorageInfo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:54
    }

    MSS_UART_init(get_uart(), MSS_UART_921600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20001454:	f7ff ffd0 	bl	200013f8 <get_uart>
20001458:	4603      	mov	r3, r0
2000145a:	4618      	mov	r0, r3
2000145c:	f44f 2161 	mov.w	r1, #921600	; 0xe1000
20001460:	2203      	movs	r2, #3
20001462:	f000 fb49 	bl	20001af8 <MSS_UART_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:55
    MSS_UART_set_rx_handler(get_uart(), uart0_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
20001466:	f7ff ffc7 	bl	200013f8 <get_uart>
2000146a:	4603      	mov	r3, r0
2000146c:	4618      	mov	r0, r3
2000146e:	4905      	ldr	r1, [pc, #20]	; (20001484 <init_system+0x60>)
20001470:	2200      	movs	r2, #0
20001472:	f000 fbcf 	bl	20001c14 <MSS_UART_set_rx_handler>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:57

    init_timer_1();
20001476:	f000 f8cb 	bl	20001610 <init_timer_1>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:64
#ifdef DEBUG_MESSAGE
    intro();
#else
    //post_prog_run();		//211021 .
#endif
}
2000147a:	bd80      	pop	{r7, pc}
2000147c:	40038000 	.word	0x40038000
20001480:	e000ed00 	.word	0xe000ed00
20001484:	20000481 	.word	0x20000481

20001488 <reset_system>:
reset_system():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:67

void reset_system()
{
20001488:	b580      	push	{r7, lr}
2000148a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:70
	//SCB->VTOR = ENVM_BOOTLOADER_IMAGE_ADDR;

	NVIC_SystemReset();
2000148c:	f7ff ffa0 	bl	200013d0 <NVIC_SystemReset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/system.c:71
}
20001490:	bd80      	pop	{r7, pc}
20001492:	bf00      	nop

20001494 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1383
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001494:	b480      	push	{r7}
20001496:	b083      	sub	sp, #12
20001498:	af00      	add	r7, sp, #0
2000149a:	4603      	mov	r3, r0
2000149c:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1384
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
2000149e:	4908      	ldr	r1, [pc, #32]	; (200014c0 <NVIC_EnableIRQ+0x2c>)
200014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
200014a4:	095b      	lsrs	r3, r3, #5
200014a6:	79fa      	ldrb	r2, [r7, #7]
200014a8:	f002 021f 	and.w	r2, r2, #31
200014ac:	2001      	movs	r0, #1
200014ae:	fa00 f202 	lsl.w	r2, r0, r2
200014b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1385
}
200014b6:	370c      	adds	r7, #12
200014b8:	46bd      	mov	sp, r7
200014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200014be:	4770      	bx	lr
200014c0:	e000e100 	.word	0xe000e100

200014c4 <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1395
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200014c4:	b480      	push	{r7}
200014c6:	b083      	sub	sp, #12
200014c8:	af00      	add	r7, sp, #0
200014ca:	4603      	mov	r3, r0
200014cc:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1396
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
200014ce:	4909      	ldr	r1, [pc, #36]	; (200014f4 <NVIC_DisableIRQ+0x30>)
200014d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
200014d4:	095b      	lsrs	r3, r3, #5
200014d6:	79fa      	ldrb	r2, [r7, #7]
200014d8:	f002 021f 	and.w	r2, r2, #31
200014dc:	2001      	movs	r0, #1
200014de:	fa00 f202 	lsl.w	r2, r0, r2
200014e2:	3320      	adds	r3, #32
200014e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1397
}
200014e8:	370c      	adds	r7, #12
200014ea:	46bd      	mov	sp, r7
200014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
200014f0:	4770      	bx	lr
200014f2:	bf00      	nop
200014f4:	e000e100 	.word	0xe000e100

200014f8 <NVIC_ClearPendingIRQ>:
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1435
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200014f8:	b480      	push	{r7}
200014fa:	b083      	sub	sp, #12
200014fc:	af00      	add	r7, sp, #0
200014fe:	4603      	mov	r3, r0
20001500:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
20001502:	4909      	ldr	r1, [pc, #36]	; (20001528 <NVIC_ClearPendingIRQ+0x30>)
20001504:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001508:	095b      	lsrs	r3, r3, #5
2000150a:	79fa      	ldrb	r2, [r7, #7]
2000150c:	f002 021f 	and.w	r2, r2, #31
20001510:	2001      	movs	r0, #1
20001512:	fa00 f202 	lsl.w	r2, r0, r2
20001516:	3360      	adds	r3, #96	; 0x60
20001518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1437
}
2000151c:	370c      	adds	r7, #12
2000151e:	46bd      	mov	sp, r7
20001520:	f85d 7b04 	ldr.w	r7, [sp], #4
20001524:	4770      	bx	lr
20001526:	bf00      	nop
20001528:	e000e100 	.word	0xe000e100

2000152c <MSS_TIM1_init>:
MSS_TIM1_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:144
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
{
2000152c:	b580      	push	{r7, lr}
2000152e:	b082      	sub	sp, #8
20001530:	af00      	add	r7, sp, #0
20001532:	4603      	mov	r3, r0
20001534:	71fb      	strb	r3, [r7, #7]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:145
    NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20001536:	200e      	movs	r0, #14
20001538:	f7ff ffc4 	bl	200014c4 <NVIC_DisableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:147
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000153c:	4a0f      	ldr	r2, [pc, #60]	; (2000157c <MSS_TIM1_init+0x50>)
2000153e:	4b0f      	ldr	r3, [pc, #60]	; (2000157c <MSS_TIM1_init+0x50>)
20001540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001542:	f023 0340 	bic.w	r3, r3, #64	; 0x40
20001546:	6493      	str	r3, [r2, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:149
    
    TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
20001548:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
2000154c:	2200      	movs	r2, #0
2000154e:	655a      	str	r2, [r3, #84]	; 0x54
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:151
    
    TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
20001550:	4b0b      	ldr	r3, [pc, #44]	; (20001580 <MSS_TIM1_init+0x54>)
20001552:	2200      	movs	r2, #0
20001554:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:152
    TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
20001558:	4b09      	ldr	r3, [pc, #36]	; (20001580 <MSS_TIM1_init+0x54>)
2000155a:	2200      	movs	r2, #0
2000155c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:153
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001560:	4a07      	ldr	r2, [pc, #28]	; (20001580 <MSS_TIM1_init+0x54>)
20001562:	79fb      	ldrb	r3, [r7, #7]
20001564:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:155
    
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
20001568:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
2000156c:	2201      	movs	r2, #1
2000156e:	611a      	str	r2, [r3, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:156
    NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
20001570:	200e      	movs	r0, #14
20001572:	f7ff ffc1 	bl	200014f8 <NVIC_ClearPendingIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:157
}
20001576:	3708      	adds	r7, #8
20001578:	46bd      	mov	sp, r7
2000157a:	bd80      	pop	{r7, pc}
2000157c:	40038000 	.word	0x40038000
20001580:	42080000 	.word	0x42080000

20001584 <MSS_TIM1_start>:
MSS_TIM1_start():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:167
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start(void)
{
20001584:	b480      	push	{r7}
20001586:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:168
    TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
20001588:	4b03      	ldr	r3, [pc, #12]	; (20001598 <MSS_TIM1_start+0x14>)
2000158a:	2201      	movs	r2, #1
2000158c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:169
}
20001590:	46bd      	mov	sp, r7
20001592:	f85d 7b04 	ldr.w	r7, [sp], #4
20001596:	4770      	bx	lr
20001598:	42080000 	.word	0x42080000

2000159c <MSS_TIM1_load_immediate>:
MSS_TIM1_load_immediate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:208
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
2000159c:	b480      	push	{r7}
2000159e:	b083      	sub	sp, #12
200015a0:	af00      	add	r7, sp, #0
200015a2:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:209
    TIMER->TIM1_LOADVAL = load_value;
200015a4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
200015a8:	687b      	ldr	r3, [r7, #4]
200015aa:	6053      	str	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:210
}
200015ac:	370c      	adds	r7, #12
200015ae:	46bd      	mov	sp, r7
200015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
200015b4:	4770      	bx	lr
200015b6:	bf00      	nop

200015b8 <MSS_TIM1_enable_irq>:
MSS_TIM1_enable_irq():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:242
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.

 */
static __INLINE void MSS_TIM1_enable_irq(void)
{
200015b8:	b580      	push	{r7, lr}
200015ba:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:243
    TIMER_BITBAND->TIM1INTEN = 1u;
200015bc:	4b03      	ldr	r3, [pc, #12]	; (200015cc <MSS_TIM1_enable_irq+0x14>)
200015be:	2201      	movs	r2, #1
200015c0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:244
    NVIC_EnableIRQ(Timer1_IRQn);
200015c4:	200e      	movs	r0, #14
200015c6:	f7ff ff65 	bl	20001494 <NVIC_EnableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:245
}
200015ca:	bd80      	pop	{r7, pc}
200015cc:	42080000 	.word	0x42080000

200015d0 <MSS_TIM1_clear_irq>:
MSS_TIM1_clear_irq():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:269
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq(void)
{
200015d0:	b480      	push	{r7}
200015d2:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:270
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
200015d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
200015d8:	2201      	movs	r2, #1
200015da:	611a      	str	r2, [r3, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:277
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200015dc:	f3bf 8f4f 	dsb	sy
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:278
}
200015e0:	46bd      	mov	sp, r7
200015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
200015e6:	4770      	bx	lr

200015e8 <Timer1_IRQHandler>:
Timer1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:6
#include "config.h"

volatile uint32_t Time1mS = 0;

__attribute__((__interrupt__)) void Timer1_IRQHandler(void)
{
200015e8:	4668      	mov	r0, sp
200015ea:	f020 0107 	bic.w	r1, r0, #7
200015ee:	468d      	mov	sp, r1
200015f0:	b589      	push	{r0, r3, r7, lr}
200015f2:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:7
	Time1mS++;
200015f4:	4b05      	ldr	r3, [pc, #20]	; (2000160c <Timer1_IRQHandler+0x24>)
200015f6:	681b      	ldr	r3, [r3, #0]
200015f8:	3301      	adds	r3, #1
200015fa:	4a04      	ldr	r2, [pc, #16]	; (2000160c <Timer1_IRQHandler+0x24>)
200015fc:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:9

	MSS_TIM1_clear_irq(); /* Clear TIM1 interrupt */
200015fe:	f7ff ffe7 	bl	200015d0 <MSS_TIM1_clear_irq>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:10
}
20001602:	46bd      	mov	sp, r7
20001604:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001608:	4685      	mov	sp, r0
2000160a:	4770      	bx	lr
2000160c:	20003994 	.word	0x20003994

20001610 <init_timer_1>:
init_timer_1():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:13

void init_timer_1()
{
20001610:	b580      	push	{r7, lr}
20001612:	b082      	sub	sp, #8
20001614:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:16
	uint32_t timer1_load_value;

    timer1_load_value = MSS_SYS_APB_0_CLK_FREQ / 1000;	// 1ms Timer Value
20001616:	4b07      	ldr	r3, [pc, #28]	; (20001634 <init_timer_1+0x24>)
20001618:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:17
	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
2000161a:	2000      	movs	r0, #0
2000161c:	f7ff ff86 	bl	2000152c <MSS_TIM1_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:18
	MSS_TIM1_load_immediate( timer1_load_value );
20001620:	6878      	ldr	r0, [r7, #4]
20001622:	f7ff ffbb 	bl	2000159c <MSS_TIM1_load_immediate>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:19
	MSS_TIM1_start();
20001626:	f7ff ffad 	bl	20001584 <MSS_TIM1_start>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:20
	MSS_TIM1_enable_irq();
2000162a:	f7ff ffc5 	bl	200015b8 <MSS_TIM1_enable_irq>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:21
}
2000162e:	3708      	adds	r7, #8
20001630:	46bd      	mov	sp, r7
20001632:	bd80      	pop	{r7, pc}
20001634:	000222e0 	.word	0x000222e0

20001638 <get_mili_time>:
get_mili_time():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:24

uint32_t get_mili_time()
{
20001638:	b480      	push	{r7}
2000163a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:25
	return Time1mS;
2000163c:	4b03      	ldr	r3, [pc, #12]	; (2000164c <get_mili_time+0x14>)
2000163e:	681b      	ldr	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:26
}
20001640:	4618      	mov	r0, r3
20001642:	46bd      	mov	sp, r7
20001644:	f85d 7b04 	ldr.w	r7, [sp], #4
20001648:	4770      	bx	lr
2000164a:	bf00      	nop
2000164c:	20003994 	.word	0x20003994

20001650 <diff_mili_time>:
diff_mili_time():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:29

uint32_t diff_mili_time( uint32_t time)
{
20001650:	b590      	push	{r4, r7, lr}
20001652:	b085      	sub	sp, #20
20001654:	af00      	add	r7, sp, #0
20001656:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:32
	uint32_t elapse;

	if(get_mili_time() >= time) {
20001658:	f7ff ffee 	bl	20001638 <get_mili_time>
2000165c:	4602      	mov	r2, r0
2000165e:	687b      	ldr	r3, [r7, #4]
20001660:	429a      	cmp	r2, r3
20001662:	d306      	bcc.n	20001672 <diff_mili_time+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:33
		elapse = get_mili_time() - time;
20001664:	f7ff ffe8 	bl	20001638 <get_mili_time>
20001668:	4602      	mov	r2, r0
2000166a:	687b      	ldr	r3, [r7, #4]
2000166c:	1ad3      	subs	r3, r2, r3
2000166e:	60fb      	str	r3, [r7, #12]
20001670:	e006      	b.n	20001680 <diff_mili_time+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:36
	}
	else {
		elapse = (UINT_MAX - time) -  get_mili_time();
20001672:	687b      	ldr	r3, [r7, #4]
20001674:	43dc      	mvns	r4, r3
20001676:	f7ff ffdf 	bl	20001638 <get_mili_time>
2000167a:	4603      	mov	r3, r0
2000167c:	1ae3      	subs	r3, r4, r3
2000167e:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:39
	}

	return elapse;
20001680:	68fb      	ldr	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/timer.c:40
}
20001682:	4618      	mov	r0, r3
20001684:	3714      	adds	r7, #20
20001686:	46bd      	mov	sp, r7
20001688:	bd90      	pop	{r4, r7, pc}
2000168a:	bf00      	nop

2000168c <delay_us>:
delay_us():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:6
#include "config.h"


// 1uS
void delay_us(unsigned int time)
{
2000168c:	b480      	push	{r7}
2000168e:	b085      	sub	sp, #20
20001690:	af00      	add	r7, sp, #0
20001692:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:7
	uint32_t i =0 , j = 0;
20001694:	2300      	movs	r3, #0
20001696:	60fb      	str	r3, [r7, #12]
20001698:	2300      	movs	r3, #0
2000169a:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:8
	for(j=0 ; j<time ; j++)
2000169c:	2300      	movs	r3, #0
2000169e:	60bb      	str	r3, [r7, #8]
200016a0:	e00c      	b.n	200016bc <delay_us+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:10
	{
		for(i=0; i<2; i++) {
200016a2:	2300      	movs	r3, #0
200016a4:	60fb      	str	r3, [r7, #12]
200016a6:	e003      	b.n	200016b0 <delay_us+0x24>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:11 (discriminator 3)
			__asm volatile ("nop");
200016a8:	bf00      	nop
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:10 (discriminator 3)
void delay_us(unsigned int time)
{
	uint32_t i =0 , j = 0;
	for(j=0 ; j<time ; j++)
	{
		for(i=0; i<2; i++) {
200016aa:	68fb      	ldr	r3, [r7, #12]
200016ac:	3301      	adds	r3, #1
200016ae:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:10 (discriminator 1)
200016b0:	68fb      	ldr	r3, [r7, #12]
200016b2:	2b01      	cmp	r3, #1
200016b4:	d9f8      	bls.n	200016a8 <delay_us+0x1c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:8 (discriminator 2)

// 1uS
void delay_us(unsigned int time)
{
	uint32_t i =0 , j = 0;
	for(j=0 ; j<time ; j++)
200016b6:	68bb      	ldr	r3, [r7, #8]
200016b8:	3301      	adds	r3, #1
200016ba:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:8 (discriminator 1)
200016bc:	68ba      	ldr	r2, [r7, #8]
200016be:	687b      	ldr	r3, [r7, #4]
200016c0:	429a      	cmp	r2, r3
200016c2:	d3ee      	bcc.n	200016a2 <delay_us+0x16>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:14
	{
		for(i=0; i<2; i++) {
			__asm volatile ("nop");
		}
	}
}
200016c4:	3714      	adds	r7, #20
200016c6:	46bd      	mov	sp, r7
200016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
200016cc:	4770      	bx	lr
200016ce:	bf00      	nop

200016d0 <delay_ms>:
delay_ms():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:17

void delay_ms(unsigned int time)
{
200016d0:	b580      	push	{r7, lr}
200016d2:	b084      	sub	sp, #16
200016d4:	af00      	add	r7, sp, #0
200016d6:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:19
	uint32_t i;
	for(i=0;i<time;i++)
200016d8:	2300      	movs	r3, #0
200016da:	60fb      	str	r3, [r7, #12]
200016dc:	e006      	b.n	200016ec <delay_ms+0x1c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:21 (discriminator 3)
	{
		delay_us(1000);		// 1uS
200016de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
200016e2:	f7ff ffd3 	bl	2000168c <delay_us>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:19 (discriminator 3)
}

void delay_ms(unsigned int time)
{
	uint32_t i;
	for(i=0;i<time;i++)
200016e6:	68fb      	ldr	r3, [r7, #12]
200016e8:	3301      	adds	r3, #1
200016ea:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:19 (discriminator 1)
200016ec:	68fa      	ldr	r2, [r7, #12]
200016ee:	687b      	ldr	r3, [r7, #4]
200016f0:	429a      	cmp	r2, r3
200016f2:	d3f4      	bcc.n	200016de <delay_ms+0xe>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_IAP\Debug/../src/util.c:23
	{
		delay_us(1000);		// 1uS
	}
}
200016f4:	3710      	adds	r7, #16
200016f6:	46bd      	mov	sp, r7
200016f8:	bd80      	pop	{r7, pc}
200016fa:	bf00      	nop

200016fc <_write_r>:
_write_r():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:181
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200016fc:	b570      	push	{r4, r5, r6, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:187
#ifdef MICROSEMI_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if(!g_stdio_uart_init_done)
200016fe:	4d09      	ldr	r5, [pc, #36]	; (20001724 <_write_r+0x28>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:181
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001700:	461c      	mov	r4, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:187
#ifdef MICROSEMI_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if(!g_stdio_uart_init_done)
20001702:	682b      	ldr	r3, [r5, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:181
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001704:	4616      	mov	r6, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:187
#ifdef MICROSEMI_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if(!g_stdio_uart_init_done)
20001706:	b933      	cbnz	r3, 20001716 <_write_r+0x1a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:194
#if 0
        MSS_UART_init(gp_my_uart,
                      MICROSEMI_STDIO_BAUD_RATE,
                      MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY);
#else	//(+)210806 CJKIM, modified
        MSS_UART_init(gp_my_uart,
20001708:	4807      	ldr	r0, [pc, #28]	; (20001728 <_write_r+0x2c>)
2000170a:	6881      	ldr	r1, [r0, #8]
2000170c:	7b02      	ldrb	r2, [r0, #12]
2000170e:	f000 f9f3 	bl	20001af8 <MSS_UART_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:199
                      gp_my_uart->baudrate,
                      gp_my_uart->lineconfig);

#endif
        g_stdio_uart_init_done = 1;
20001712:	2301      	movs	r3, #1
20001714:	602b      	str	r3, [r5, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:205
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx(gp_my_uart, (uint8_t *)ptr, len);
20001716:	4804      	ldr	r0, [pc, #16]	; (20001728 <_write_r+0x2c>)
20001718:	4631      	mov	r1, r6
2000171a:	4622      	mov	r2, r4
2000171c:	f000 fa10 	bl	20001b40 <MSS_UART_polled_tx>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:211
    
    return len;
#else   /* MICROSEMI_STDIO_THRU_UART */
    return 0;
#endif  /* MICROSEMI_STDIO_THRU_UART */
}
20001720:	4620      	mov	r0, r4
20001722:	bd70      	pop	{r4, r5, r6, pc}
20001724:	20003998 	.word	0x20003998
20001728:	20003b18 	.word	0x20003b18

2000172c <_sbrk>:
_sbrk():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:220
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000172c:	b508      	push	{r3, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:226
    extern char _end;       /* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000172e:	4b0b      	ldr	r3, [pc, #44]	; (2000175c <_sbrk+0x30>)
20001730:	681a      	ldr	r2, [r3, #0]
20001732:	b90a      	cbnz	r2, 20001738 <_sbrk+0xc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:228
    {
      heap_end = &_end;
20001734:	4a0a      	ldr	r2, [pc, #40]	; (20001760 <_sbrk+0x34>)
20001736:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:231
    }
    
    prev_heap_end = heap_end;
20001738:	6819      	ldr	r1, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:233
    
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000173a:	f3ef 8208 	mrs	r2, MSP
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:234
    if (heap_end + incr > stack_ptr)
2000173e:	180b      	adds	r3, r1, r0
20001740:	4293      	cmp	r3, r2
20001742:	d906      	bls.n	20001752 <_sbrk+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:236
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001744:	2000      	movs	r0, #0
20001746:	2101      	movs	r1, #1
20001748:	4a06      	ldr	r2, [pc, #24]	; (20001764 <_sbrk+0x38>)
2000174a:	2319      	movs	r3, #25
2000174c:	f7ff ffd6 	bl	200016fc <_write_r>
20001750:	e7fe      	b.n	20001750 <_sbrk+0x24>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:240
      _exit (1);
    }
  
    heap_end += incr;
20001752:	4a02      	ldr	r2, [pc, #8]	; (2000175c <_sbrk+0x30>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:242
    return (caddr_t) prev_heap_end;
}
20001754:	4608      	mov	r0, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:240
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
      _exit (1);
    }
  
    heap_end += incr;
20001756:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/startup_gcc/newlib_stubs.c:242
    return (caddr_t) prev_heap_end;
}
20001758:	bd08      	pop	{r3, pc}
2000175a:	bf00      	nop
2000175c:	2000399c 	.word	0x2000399c
20001760:	20003b5c 	.word	0x20003b5c
20001764:	200030a0 	.word	0x200030a0

20001768 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1384

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
20001768:	0941      	lsrs	r1, r0, #5
2000176a:	2301      	movs	r3, #1
2000176c:	f000 001f 	and.w	r0, r0, #31
20001770:	4a02      	ldr	r2, [pc, #8]	; (2000177c <NVIC_EnableIRQ+0x14>)
20001772:	4083      	lsls	r3, r0
20001774:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
20001778:	4770      	bx	lr
2000177a:	bf00      	nop
2000177c:	e000e100 	.word	0xe000e100

20001780 <NVIC_ClearPendingIRQ>:
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
20001780:	0943      	lsrs	r3, r0, #5
20001782:	2201      	movs	r2, #1
20001784:	f000 001f 	and.w	r0, r0, #31
20001788:	4902      	ldr	r1, [pc, #8]	; (20001794 <NVIC_ClearPendingIRQ+0x14>)
2000178a:	4082      	lsls	r2, r0
2000178c:	3360      	adds	r3, #96	; 0x60
2000178e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
20001792:	4770      	bx	lr
20001794:	e000e100 	.word	0xe000e100

20001798 <set_bit_reg8>:
set_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:80
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001798:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
2000179c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
200017a0:	f3c0 0013 	ubfx	r0, r0, #0, #20
200017a4:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
200017a8:	0140      	lsls	r0, r0, #5
200017aa:	2301      	movs	r3, #1
200017ac:	500b      	str	r3, [r1, r0]
200017ae:	4770      	bx	lr

200017b0 <clear_bit_reg8>:
clear_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:95
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200017b0:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
200017b4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
200017b8:	f3c0 0013 	ubfx	r0, r0, #0, #20
200017bc:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
200017c0:	0140      	lsls	r0, r0, #5
200017c2:	2300      	movs	r3, #0
200017c4:	500b      	str	r3, [r1, r0]
200017c6:	4770      	bx	lr

200017c8 <read_bit_reg8>:
read_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:110
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
200017c8:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
200017cc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
200017d0:	f3c0 0013 	ubfx	r0, r0, #0, #20
200017d4:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
200017d8:	0140      	lsls	r0, r0, #5
200017da:	5808      	ldr	r0, [r1, r0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:111
}
200017dc:	b2c0      	uxtb	r0, r0
200017de:	4770      	bx	lr

200017e0 <default_tx_handler>:
default_tx_handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713
    mss_uart_instance_t * this_uart
)
{
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200017e0:	4b1e      	ldr	r3, [pc, #120]	; (2000185c <default_tx_handler+0x7c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1710
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200017e2:	b530      	push	{r4, r5, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200017e4:	4298      	cmp	r0, r3
200017e6:	461a      	mov	r2, r3
200017e8:	d003      	beq.n	200017f2 <default_tx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713 (discriminator 1)
200017ea:	4b1d      	ldr	r3, [pc, #116]	; (20001860 <default_tx_handler+0x80>)
200017ec:	4298      	cmp	r0, r3
200017ee:	d000      	beq.n	200017f2 <default_tx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713 (discriminator 2)
200017f0:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1714
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
200017f2:	6901      	ldr	r1, [r0, #16]
200017f4:	b901      	cbnz	r1, 200017f8 <default_tx_handler+0x18>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1714 (discriminator 1)
200017f6:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1715
    ASSERT(0u < this_uart->tx_buff_size);
200017f8:	6943      	ldr	r3, [r0, #20]
200017fa:	b903      	cbnz	r3, 200017fe <default_tx_handler+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1715 (discriminator 1)
200017fc:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200017fe:	4290      	cmp	r0, r2
20001800:	d002      	beq.n	20001808 <default_tx_handler+0x28>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717 (discriminator 2)
20001802:	4a17      	ldr	r2, [pc, #92]	; (20001860 <default_tx_handler+0x80>)
20001804:	4290      	cmp	r0, r2
20001806:	d128      	bne.n	2000185a <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717 (discriminator 3)
20001808:	b339      	cbz	r1, 2000185a <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1718
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
2000180a:	b333      	cbz	r3, 2000185a <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1722
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000180c:	6802      	ldr	r2, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
        this_uart->status |= status;
2000180e:	7b41      	ldrb	r1, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1722
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001810:	7d12      	ldrb	r2, [r2, #20]
20001812:	b2d2      	uxtb	r2, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
        this_uart->status |= status;
20001814:	4311      	orrs	r1, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1729

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
20001816:	0692      	lsls	r2, r2, #26
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
20001818:	7341      	strb	r1, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1729

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
2000181a:	d40c      	bmi.n	20001836 <default_tx_handler+0x56>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1751
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
2000181c:	6982      	ldr	r2, [r0, #24]
2000181e:	6943      	ldr	r3, [r0, #20]
20001820:	429a      	cmp	r2, r3
20001822:	d11a      	bne.n	2000185a <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1758
            this_uart->tx_buff_size = TX_COMPLETE;
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
        }
    }
}
20001824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1753
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001828:	2300      	movs	r3, #0
2000182a:	6143      	str	r3, [r0, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1755
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
2000182c:	6800      	ldr	r0, [r0, #0]
2000182e:	2101      	movs	r1, #1
20001830:	3004      	adds	r0, #4
20001832:	f7ff bfbd 	b.w	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1733
         */
        if(status & MSS_UART_THRE)
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001836:	6982      	ldr	r2, [r0, #24]
20001838:	1a9b      	subs	r3, r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1732
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
2000183a:	2b10      	cmp	r3, #16
2000183c:	bf28      	it	cs
2000183e:	2310      	movcs	r3, #16
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20001840:	2200      	movs	r2, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742 (discriminator 1)
20001842:	429a      	cmp	r2, r3
20001844:	d0ea      	beq.n	2000181c <default_tx_handler+0x3c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1745 (discriminator 3)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001846:	6984      	ldr	r4, [r0, #24]
20001848:	6905      	ldr	r5, [r0, #16]
2000184a:	6801      	ldr	r1, [r0, #0]
2000184c:	5d2c      	ldrb	r4, [r5, r4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742 (discriminator 3)
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
2000184e:	3201      	adds	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1745 (discriminator 3)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001850:	700c      	strb	r4, [r1, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1746 (discriminator 3)
                ++this_uart->tx_idx;
20001852:	6981      	ldr	r1, [r0, #24]
20001854:	3101      	adds	r1, #1
20001856:	6181      	str	r1, [r0, #24]
20001858:	e7f3      	b.n	20001842 <default_tx_handler+0x62>
2000185a:	bd30      	pop	{r4, r5, pc}
2000185c:	20003b18 	.word	0x20003b18
20001860:	20003ad8 	.word	0x20003ad8

20001864 <MSS_UART_isr.part.0>:
MSS_UART_isr():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1582
 * MSS_UART_set_*_handler() functions, or it will call the default_tx_handler()
 * function in response to transmit interrupts if MSS_UART_irq_tx() is used to
 * transmit data.
 */
static void
MSS_UART_isr
20001864:	b510      	push	{r4, lr}
20001866:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1593

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001868:	6800      	ldr	r0, [r0, #0]
2000186a:	7a03      	ldrb	r3, [r0, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1595

        switch (iirf)
2000186c:	f003 030f 	and.w	r3, r3, #15
20001870:	2b0c      	cmp	r3, #12
20001872:	d84b      	bhi.n	2000190c <MSS_UART_isr.part.0+0xa8>
20001874:	e8df f003 	tbb	[pc, r3]
20001878:	0f094a07 	.word	0x0f094a07
2000187c:	4a0d4a0b 	.word	0x4a0d4a0b
20001880:	4a4a4a4a 	.word	0x4a4a4a4a
20001884:	0b          	.byte	0x0b
20001885:	00          	.byte	0x00
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1599
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
20001886:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20001888:	e03b      	b.n	20001902 <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1609
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
2000188a:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000188c:	e039      	b.n	20001902 <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1620
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
2000188e:	6a23      	ldr	r3, [r4, #32]
20001890:	e037      	b.n	20001902 <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1630
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
20001892:	69e3      	ldr	r3, [r4, #28]
20001894:	e035      	b.n	20001902 <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1643
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
20001896:	3028      	adds	r0, #40	; 0x28
20001898:	2100      	movs	r1, #0
2000189a:	f7ff ff95 	bl	200017c8 <read_bit_reg8>
2000189e:	b128      	cbz	r0, 200018ac <MSS_UART_isr.part.0+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1645
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
200018a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
200018a2:	b90b      	cbnz	r3, 200018a8 <MSS_UART_isr.part.0+0x44>
200018a4:	be00      	bkpt	0x0000
200018a6:	e001      	b.n	200018ac <MSS_UART_isr.part.0+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1648
                    if(NULL_HANDLER != this_uart->rto_handler)
                    {
                        (*(this_uart->rto_handler))(this_uart);
200018a8:	4620      	mov	r0, r4
200018aa:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1652
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
200018ac:	6820      	ldr	r0, [r4, #0]
200018ae:	2101      	movs	r1, #1
200018b0:	3028      	adds	r0, #40	; 0x28
200018b2:	f7ff ff89 	bl	200017c8 <read_bit_reg8>
200018b6:	b128      	cbz	r0, 200018c4 <MSS_UART_isr.part.0+0x60>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1654
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
200018b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
200018ba:	b90b      	cbnz	r3, 200018c0 <MSS_UART_isr.part.0+0x5c>
200018bc:	be00      	bkpt	0x0000
200018be:	e001      	b.n	200018c4 <MSS_UART_isr.part.0+0x60>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1657
                    if(NULL_HANDLER != this_uart->nack_handler)
                    {
                        (*(this_uart->nack_handler))(this_uart);
200018c0:	4620      	mov	r0, r4
200018c2:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1662
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
200018c4:	6820      	ldr	r0, [r4, #0]
200018c6:	2102      	movs	r1, #2
200018c8:	3028      	adds	r0, #40	; 0x28
200018ca:	f7ff ff7d 	bl	200017c8 <read_bit_reg8>
200018ce:	b128      	cbz	r0, 200018dc <MSS_UART_isr.part.0+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1664
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
200018d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
200018d2:	b90b      	cbnz	r3, 200018d8 <MSS_UART_isr.part.0+0x74>
200018d4:	be00      	bkpt	0x0000
200018d6:	e001      	b.n	200018dc <MSS_UART_isr.part.0+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1667
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
200018d8:	4620      	mov	r0, r4
200018da:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1672
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
200018dc:	6820      	ldr	r0, [r4, #0]
200018de:	2103      	movs	r1, #3
200018e0:	3028      	adds	r0, #40	; 0x28
200018e2:	f7ff ff71 	bl	200017c8 <read_bit_reg8>
200018e6:	b128      	cbz	r0, 200018f4 <MSS_UART_isr.part.0+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1674
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
200018e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200018ea:	b90b      	cbnz	r3, 200018f0 <MSS_UART_isr.part.0+0x8c>
200018ec:	be00      	bkpt	0x0000
200018ee:	e001      	b.n	200018f4 <MSS_UART_isr.part.0+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1677
                    if(NULL_HANDLER != this_uart->break_handler)
                    {
                        (*(this_uart->break_handler))(this_uart);
200018f0:	4620      	mov	r0, r4
200018f2:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1682
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
200018f4:	6820      	ldr	r0, [r4, #0]
200018f6:	2104      	movs	r1, #4
200018f8:	3028      	adds	r0, #40	; 0x28
200018fa:	f7ff ff65 	bl	200017c8 <read_bit_reg8>
200018fe:	b130      	cbz	r0, 2000190e <MSS_UART_isr.part.0+0xaa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1684
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
20001900:	6be3      	ldr	r3, [r4, #60]	; 0x3c
20001902:	b11b      	cbz	r3, 2000190c <MSS_UART_isr.part.0+0xa8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1687
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
20001904:	4620      	mov	r0, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1700
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
20001906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1687
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
2000190a:	4718      	bx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1695
                break;
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
2000190c:	be00      	bkpt	0x0000
2000190e:	bd10      	pop	{r4, pc}

20001910 <global_init>:
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001914:	4b71      	ldr	r3, [pc, #452]	; (20001adc <global_init+0x1cc>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001916:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001918:	4298      	cmp	r0, r3
2000191a:	4698      	mov	r8, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000191c:	460e      	mov	r6, r1
2000191e:	4617      	mov	r7, r2
20001920:	4b6f      	ldr	r3, [pc, #444]	; (20001ae0 <global_init+0x1d0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001922:	d004      	beq.n	2000192e <global_init+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471 (discriminator 1)
20001924:	4a6f      	ldr	r2, [pc, #444]	; (20001ae4 <global_init+0x1d4>)
20001926:	4290      	cmp	r0, r2
20001928:	d013      	beq.n	20001952 <global_init+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471 (discriminator 2)
2000192a:	be00      	bkpt	0x0000
2000192c:	e011      	b.n	20001952 <global_init+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1475

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
2000192e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001932:	6002      	str	r2, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1476
        this_uart->irqn = UART0_IRQn;
20001934:	220a      	movs	r2, #10
20001936:	7102      	strb	r2, [r0, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1478
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
20001938:	6c9a      	ldr	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
2000193a:	f44f 6180 	mov.w	r1, #1024	; 0x400
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1478
2000193e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001942:	649a      	str	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
20001944:	4a68      	ldr	r2, [pc, #416]	; (20001ae8 <global_init+0x1d8>)
20001946:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1482
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
2000194a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000194c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001950:	e00f      	b.n	20001972 <global_init+0x62>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1486
    }
    else
    {
        this_uart->hw_reg = UART1;
20001952:	4a66      	ldr	r2, [pc, #408]	; (20001aec <global_init+0x1dc>)
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
20001954:	f44f 6100 	mov.w	r1, #2048	; 0x800
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1486
20001958:	6022      	str	r2, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1487
        this_uart->irqn = UART1_IRQn;
2000195a:	220b      	movs	r2, #11
2000195c:	7122      	strb	r2, [r4, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1489
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
2000195e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001960:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001964:	649a      	str	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
20001966:	4a60      	ldr	r2, [pc, #384]	; (20001ae8 <global_init+0x1d8>)
20001968:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1493
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
2000196c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000196e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001972:	649a      	str	r2, [r3, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1497
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
20001974:	6823      	ldr	r3, [r4, #0]
20001976:	2500      	movs	r5, #0
20001978:	711d      	strb	r5, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1500

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
2000197a:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1502
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
2000197c:	2101      	movs	r1, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1500

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
2000197e:	721d      	strb	r5, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1502
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
20001980:	6820      	ldr	r0, [r4, #0]
20001982:	3008      	adds	r0, #8
20001984:	f7ff ff08 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1504
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
20001988:	6820      	ldr	r0, [r4, #0]
2000198a:	2102      	movs	r1, #2
2000198c:	3008      	adds	r0, #8
2000198e:	f7ff ff03 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1509

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
20001992:	6820      	ldr	r0, [r4, #0]
20001994:	4629      	mov	r1, r5
20001996:	3008      	adds	r0, #8
20001998:	f7ff fefe 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1512

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
2000199c:	6820      	ldr	r0, [r4, #0]
2000199e:	2104      	movs	r1, #4
200019a0:	3010      	adds	r0, #16
200019a2:	f7ff ff05 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1513
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
200019a6:	6820      	ldr	r0, [r4, #0]
200019a8:	2105      	movs	r1, #5
200019aa:	3010      	adds	r0, #16
200019ac:	f7ff ff00 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1516

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
200019b0:	6820      	ldr	r0, [r4, #0]
200019b2:	2101      	movs	r1, #1
200019b4:	3034      	adds	r0, #52	; 0x34
200019b6:	f7ff fefb 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1518
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
200019ba:	6820      	ldr	r0, [r4, #0]
200019bc:	4629      	mov	r1, r5
200019be:	3034      	adds	r0, #52	; 0x34
200019c0:	f7ff fef6 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1521

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
200019c4:	6820      	ldr	r0, [r4, #0]
200019c6:	2101      	movs	r1, #1
200019c8:	3038      	adds	r0, #56	; 0x38
200019ca:	f7ff fef1 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1524

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
200019ce:	6820      	ldr	r0, [r4, #0]
200019d0:	2105      	movs	r1, #5
200019d2:	3030      	adds	r0, #48	; 0x30
200019d4:	f7ff feec 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1527

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
200019d8:	6820      	ldr	r0, [r4, #0]
200019da:	2106      	movs	r1, #6
200019dc:	3030      	adds	r0, #48	; 0x30
200019de:	f7ff fee7 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1530

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
200019e2:	6820      	ldr	r0, [r4, #0]
200019e4:	2107      	movs	r1, #7
200019e6:	3030      	adds	r0, #48	; 0x30
200019e8:	f7ff fee2 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1533

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
200019ec:	6820      	ldr	r0, [r4, #0]
200019ee:	2103      	movs	r1, #3
200019f0:	3038      	adds	r0, #56	; 0x38
200019f2:	f7ff fedd 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1536

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
200019f6:	6823      	ldr	r3, [r4, #0]
config_baud_divisors():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1347
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200019f8:	4544      	cmp	r4, r8
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1536

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
200019fa:	f883 5044 	strb.w	r5, [r3, #68]	; 0x44
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1538
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
200019fe:	6823      	ldr	r3, [r4, #0]
20001a00:	f883 5048 	strb.w	r5, [r3, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1540
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
20001a04:	6823      	ldr	r3, [r4, #0]
20001a06:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
config_baud_divisors():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1347
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001a0a:	d002      	beq.n	20001a12 <global_init+0x102>
20001a0c:	4b35      	ldr	r3, [pc, #212]	; (20001ae4 <global_init+0x1d4>)
20001a0e:	429c      	cmp	r4, r3
20001a10:	d111      	bne.n	20001a36 <global_init+0x126>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1357
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
20001a12:	60a6      	str	r6, [r4, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1361

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
20001a14:	f000 fdba 	bl	2000258c <SystemCoreClockUpdate>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1362
        if(this_uart == &g_mss_uart0)
20001a18:	4544      	cmp	r4, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1364
        {
            pclk_freq = g_FrequencyPCLK0;
20001a1a:	bf0c      	ite	eq
20001a1c:	4b34      	ldreq	r3, [pc, #208]	; (20001af0 <global_init+0x1e0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1368
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
20001a1e:	4b35      	ldrne	r3, [pc, #212]	; (20001af4 <global_init+0x1e4>)
20001a20:	681b      	ldr	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1376
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
20001a22:	00db      	lsls	r3, r3, #3
20001a24:	fbb3 f9f6 	udiv	r9, r3, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1378
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
20001a28:	ea4f 13d9 	mov.w	r3, r9, lsr #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1383
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
20001a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1377
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
20001a30:	ea4f 0559 	mov.w	r5, r9, lsr #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1383
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
20001a34:	d301      	bcc.n	20001a3a <global_init+0x12a>
20001a36:	be00      	bkpt	0x0000
20001a38:	e03c      	b.n	20001ab4 <global_init+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1387
    
        if(baud_value <= (uint32_t)UINT16_MAX)
        {
            if(baud_value > 1u)
20001a3a:	2b01      	cmp	r3, #1
20001a3c:	6820      	ldr	r0, [r4, #0]
20001a3e:	fa5f f883 	uxtb.w	r8, r3
20001a42:	d923      	bls.n	20001a8c <global_init+0x17c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1379
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
20001a44:	eba5 1583 	sub.w	r5, r5, r3, lsl #6
20001a48:	eba5 13c3 	sub.w	r3, r5, r3, lsl #7
20001a4c:	444b      	add	r3, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1393
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a4e:	300c      	adds	r0, #12
20001a50:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1380
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
20001a52:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1393
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a56:	f7ff fe9f 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1396
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001a5a:	6822      	ldr	r2, [r4, #0]
20001a5c:	f3c9 33c7 	ubfx	r3, r9, #15, #8
20001a60:	7113      	strb	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1398
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001a62:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1401
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a64:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1398
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001a66:	f883 8000 	strb.w	r8, [r3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1401
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a6a:	6820      	ldr	r0, [r4, #0]
20001a6c:	300c      	adds	r0, #12
20001a6e:	f7ff fe9f 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1404
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
20001a72:	6820      	ldr	r0, [r4, #0]
20001a74:	2107      	movs	r1, #7
20001a76:	3030      	adds	r0, #48	; 0x30
20001a78:	f7ff fe8e 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1407
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
20001a7c:	2dff      	cmp	r5, #255	; 0xff
20001a7e:	d900      	bls.n	20001a82 <global_init+0x172>
20001a80:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1408
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
20001a82:	6823      	ldr	r3, [r4, #0]
20001a84:	b2ed      	uxtb	r5, r5
20001a86:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
20001a8a:	e013      	b.n	20001ab4 <global_init+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1416
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a8c:	300c      	adds	r0, #12
20001a8e:	2107      	movs	r1, #7
20001a90:	f7ff fe82 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1419
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
20001a94:	6823      	ldr	r3, [r4, #0]
20001a96:	2200      	movs	r2, #0
20001a98:	711a      	strb	r2, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1421
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001a9a:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1424
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001a9c:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1421
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001a9e:	f883 8000 	strb.w	r8, [r3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1424
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20001aa2:	6820      	ldr	r0, [r4, #0]
20001aa4:	300c      	adds	r0, #12
20001aa6:	f7ff fe83 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1427
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
20001aaa:	6820      	ldr	r0, [r4, #0]
20001aac:	2107      	movs	r1, #7
20001aae:	3030      	adds	r0, #48	; 0x30
20001ab0:	f7ff fe7e 	bl	200017b0 <clear_bit_reg8>
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1549
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001ab4:	6823      	ldr	r3, [r4, #0]
20001ab6:	731f      	strb	r7, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1554

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
20001ab8:	2300      	movs	r3, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1553
    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    this_uart->lineconfig = line_config;
20001aba:	7327      	strb	r7, [r4, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1570
    this_uart->pid_pei_handler  = NULL_HANDLER;
    this_uart->break_handler    = NULL_HANDLER;    
    this_uart->sync_handler     = NULL_HANDLER;   

    /* Initialize the sticky status */
    this_uart->status = 0u;
20001abc:	7363      	strb	r3, [r4, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1552

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
20001abe:	60a6      	str	r6, [r4, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1554
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
20001ac0:	6163      	str	r3, [r4, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1555
    this_uart->tx_buffer = (const uint8_t *)0;
20001ac2:	6123      	str	r3, [r4, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1556
    this_uart->tx_idx = 0u;
20001ac4:	61a3      	str	r3, [r4, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1559

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001ac6:	6223      	str	r3, [r4, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1560
    this_uart->tx_handler       = NULL_HANDLER;
20001ac8:	6263      	str	r3, [r4, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1561
    this_uart->linests_handler  = NULL_HANDLER;
20001aca:	61e3      	str	r3, [r4, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1562
    this_uart->modemsts_handler = NULL_HANDLER;
20001acc:	62a3      	str	r3, [r4, #40]	; 0x28
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1563
    this_uart->rto_handler      = NULL_HANDLER;    
20001ace:	62e3      	str	r3, [r4, #44]	; 0x2c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1564
    this_uart->nack_handler     = NULL_HANDLER;   
20001ad0:	6323      	str	r3, [r4, #48]	; 0x30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1565
    this_uart->pid_pei_handler  = NULL_HANDLER;
20001ad2:	6363      	str	r3, [r4, #52]	; 0x34
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1566
    this_uart->break_handler    = NULL_HANDLER;    
20001ad4:	63a3      	str	r3, [r4, #56]	; 0x38
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1567
    this_uart->sync_handler     = NULL_HANDLER;   
20001ad6:	63e3      	str	r3, [r4, #60]	; 0x3c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1570

    /* Initialize the sticky status */
    this_uart->status = 0u;
20001ad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20001adc:	20003b18 	.word	0x20003b18
20001ae0:	40038000 	.word	0x40038000
20001ae4:	20003ad8 	.word	0x20003ad8
20001ae8:	e000e100 	.word	0xe000e100
20001aec:	40010000 	.word	0x40010000
20001af0:	20003118 	.word	0x20003118
20001af4:	2000311c 	.word	0x2000311c

20001af8 <MSS_UART_init>:
MSS_UART_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    uint8_t line_config
)
{
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001af8:	4b0e      	ldr	r3, [pc, #56]	; (20001b34 <MSS_UART_init+0x3c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:105
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001afa:	b510      	push	{r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001afc:	4298      	cmp	r0, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:105
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001afe:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001b00:	d003      	beq.n	20001b0a <MSS_UART_init+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108 (discriminator 1)
20001b02:	4b0d      	ldr	r3, [pc, #52]	; (20001b38 <MSS_UART_init+0x40>)
20001b04:	4298      	cmp	r0, r3
20001b06:	d000      	beq.n	20001b0a <MSS_UART_init+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108 (discriminator 2)
20001b08:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:111

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
20001b0a:	4620      	mov	r0, r4
20001b0c:	f7ff ff00 	bl	20001910 <global_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:114

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
20001b10:	6820      	ldr	r0, [r4, #0]
20001b12:	2103      	movs	r1, #3
20001b14:	3030      	adds	r0, #48	; 0x30
20001b16:	f7ff fe4b 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:117

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
20001b1a:	6820      	ldr	r0, [r4, #0]
20001b1c:	2102      	movs	r1, #2
20001b1e:	3034      	adds	r0, #52	; 0x34
20001b20:	f7ff fe46 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:120

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
20001b24:	6820      	ldr	r0, [r4, #0]
20001b26:	2100      	movs	r1, #0
20001b28:	3038      	adds	r0, #56	; 0x38
20001b2a:	f7ff fe41 	bl	200017b0 <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:123

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
20001b2e:	4b03      	ldr	r3, [pc, #12]	; (20001b3c <MSS_UART_init+0x44>)
20001b30:	6263      	str	r3, [r4, #36]	; 0x24
20001b32:	bd10      	pop	{r4, pc}
20001b34:	20003b18 	.word	0x20003b18
20001b38:	20003ad8 	.word	0x20003ad8
20001b3c:	200017e1 	.word	0x200017e1

20001b40 <MSS_UART_polled_tx>:
MSS_UART_polled_tx():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240
{
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001b40:	4b17      	ldr	r3, [pc, #92]	; (20001ba0 <MSS_UART_polled_tx+0x60>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:235
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001b42:	b5f0      	push	{r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001b44:	4298      	cmp	r0, r3
20001b46:	d003      	beq.n	20001b50 <MSS_UART_polled_tx+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240 (discriminator 1)
20001b48:	4c16      	ldr	r4, [pc, #88]	; (20001ba4 <MSS_UART_polled_tx+0x64>)
20001b4a:	42a0      	cmp	r0, r4
20001b4c:	d000      	beq.n	20001b50 <MSS_UART_polled_tx+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240 (discriminator 2)
20001b4e:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:241
    ASSERT(pbuff != ( (uint8_t *)0));
20001b50:	b901      	cbnz	r1, 20001b54 <MSS_UART_polled_tx+0x14>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:241 (discriminator 1)
20001b52:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:242
    ASSERT(tx_size > 0u);
20001b54:	b902      	cbnz	r2, 20001b58 <MSS_UART_polled_tx+0x18>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:242 (discriminator 1)
20001b56:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001b58:	4298      	cmp	r0, r3
20001b5a:	d002      	beq.n	20001b62 <MSS_UART_polled_tx+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244 (discriminator 2)
20001b5c:	4b11      	ldr	r3, [pc, #68]	; (20001ba4 <MSS_UART_polled_tx+0x64>)
20001b5e:	4298      	cmp	r0, r3
20001b60:	d11d      	bne.n	20001b9e <MSS_UART_polled_tx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244 (discriminator 3)
20001b62:	b1e1      	cbz	r1, 20001b9e <MSS_UART_polled_tx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:245
        (pbuff != ((uint8_t *)0)) && (tx_size > 0u))
20001b64:	b1da      	cbz	r2, 20001b9e <MSS_UART_polled_tx+0x5e>
20001b66:	2400      	movs	r4, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:252
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001b68:	6803      	ldr	r3, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:253
            this_uart->status |= status;
20001b6a:	7b45      	ldrb	r5, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:252
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001b6c:	7d1b      	ldrb	r3, [r3, #20]
20001b6e:	b2db      	uxtb	r3, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:253
            this_uart->status |= status;
20001b70:	431d      	orrs	r5, r3
20001b72:	7345      	strb	r5, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:256

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
20001b74:	069d      	lsls	r5, r3, #26
20001b76:	d5f7      	bpl.n	20001b68 <MSS_UART_polled_tx+0x28>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:261
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
20001b78:	2a0f      	cmp	r2, #15
20001b7a:	eb01 0604 	add.w	r6, r1, r4
20001b7e:	bf98      	it	ls
20001b80:	4613      	movls	r3, r2
20001b82:	4635      	mov	r5, r6
20001b84:	bf88      	it	hi
20001b86:	2310      	movhi	r3, #16
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:270 (discriminator 3)

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
20001b88:	6807      	ldr	r7, [r0, #0]
20001b8a:	f815 eb01 	ldrb.w	lr, [r5], #1
20001b8e:	f887 e000 	strb.w	lr, [r7]
20001b92:	1baf      	subs	r7, r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:267 (discriminator 3)
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
20001b94:	429f      	cmp	r7, r3
20001b96:	d3f7      	bcc.n	20001b88 <MSS_UART_polled_tx+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:277
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
            }
        } while(tx_size);
20001b98:	1ad2      	subs	r2, r2, r3
20001b9a:	441c      	add	r4, r3
20001b9c:	d1e4      	bne.n	20001b68 <MSS_UART_polled_tx+0x28>
20001b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20001ba0:	20003b18 	.word	0x20003b18
20001ba4:	20003ad8 	.word	0x20003ad8

20001ba8 <MSS_UART_get_rx>:
MSS_UART_get_rx():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:411
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001ba8:	4603      	mov	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:415
    size_t rx_size = 0u;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001baa:	4818      	ldr	r0, [pc, #96]	; (20001c0c <MSS_UART_get_rx+0x64>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:411
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001bac:	b530      	push	{r4, r5, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:415
    size_t rx_size = 0u;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001bae:	4283      	cmp	r3, r0
20001bb0:	d003      	beq.n	20001bba <MSS_UART_get_rx+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:415 (discriminator 1)
20001bb2:	4c17      	ldr	r4, [pc, #92]	; (20001c10 <MSS_UART_get_rx+0x68>)
20001bb4:	42a3      	cmp	r3, r4
20001bb6:	d000      	beq.n	20001bba <MSS_UART_get_rx+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:415 (discriminator 2)
20001bb8:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:416
    ASSERT(rx_buff != ((uint8_t *)0));
20001bba:	b901      	cbnz	r1, 20001bbe <MSS_UART_get_rx+0x16>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:416 (discriminator 1)
20001bbc:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:417
    ASSERT(buff_size > 0u);
20001bbe:	b902      	cbnz	r2, 20001bc2 <MSS_UART_get_rx+0x1a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:417 (discriminator 1)
20001bc0:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:419

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001bc2:	4283      	cmp	r3, r0
20001bc4:	d002      	beq.n	20001bcc <MSS_UART_get_rx+0x24>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:419 (discriminator 2)
20001bc6:	4812      	ldr	r0, [pc, #72]	; (20001c10 <MSS_UART_get_rx+0x68>)
20001bc8:	4283      	cmp	r3, r0
20001bca:	d117      	bne.n	20001bfc <MSS_UART_get_rx+0x54>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:419 (discriminator 3)
20001bcc:	b1c1      	cbz	r1, 20001c00 <MSS_UART_get_rx+0x58>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:420
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
20001bce:	b1d2      	cbz	r2, 20001c06 <MSS_UART_get_rx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:422
    {
        status = this_uart->hw_reg->LSR;
20001bd0:	6818      	ldr	r0, [r3, #0]
20001bd2:	7d04      	ldrb	r4, [r0, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:423
        this_uart->status |= status;
20001bd4:	7b58      	ldrb	r0, [r3, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:422
    ASSERT(buff_size > 0u);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
20001bd6:	b2e4      	uxtb	r4, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:423
        this_uart->status |= status;
20001bd8:	4320      	orrs	r0, r4
20001bda:	7358      	strb	r0, [r3, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:412
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    size_t rx_size = 0u;
20001bdc:	2000      	movs	r0, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:425
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while(((status & MSS_UART_DATA_READY) != 0u) &&
20001bde:	07e4      	lsls	r4, r4, #31
20001be0:	d510      	bpl.n	20001c04 <MSS_UART_get_rx+0x5c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:425 (discriminator 1)
20001be2:	4290      	cmp	r0, r2
20001be4:	d00f      	beq.n	20001c06 <MSS_UART_get_rx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:428
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001be6:	681c      	ldr	r4, [r3, #0]
20001be8:	7824      	ldrb	r4, [r4, #0]
20001bea:	540c      	strb	r4, [r1, r0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:430
            ++rx_size;
            status = this_uart->hw_reg->LSR;
20001bec:	681c      	ldr	r4, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:431
            this_uart->status |= status;
20001bee:	7b5d      	ldrb	r5, [r3, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:430
        while(((status & MSS_UART_DATA_READY) != 0u) &&
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
            ++rx_size;
            status = this_uart->hw_reg->LSR;
20001bf0:	7d24      	ldrb	r4, [r4, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:429

        while(((status & MSS_UART_DATA_READY) != 0u) &&
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
            ++rx_size;
20001bf2:	3001      	adds	r0, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:430
            status = this_uart->hw_reg->LSR;
20001bf4:	b2e4      	uxtb	r4, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:431
            this_uart->status |= status;
20001bf6:	4325      	orrs	r5, r4
20001bf8:	735d      	strb	r5, [r3, #13]
20001bfa:	e7f0      	b.n	20001bde <MSS_UART_get_rx+0x36>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:412
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    size_t rx_size = 0u;
20001bfc:	2200      	movs	r2, #0
20001bfe:	e002      	b.n	20001c06 <MSS_UART_get_rx+0x5e>
20001c00:	460a      	mov	r2, r1
20001c02:	e000      	b.n	20001c06 <MSS_UART_get_rx+0x5e>
20001c04:	4602      	mov	r2, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:435
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001c06:	4610      	mov	r0, r2
20001c08:	bd30      	pop	{r4, r5, pc}
20001c0a:	bf00      	nop
20001c0c:	20003b18 	.word	0x20003b18
20001c10:	20003ad8 	.word	0x20003ad8

20001c14 <MSS_UART_set_rx_handler>:
MSS_UART_set_rx_handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:531
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c14:	4b16      	ldr	r3, [pc, #88]	; (20001c70 <MSS_UART_set_rx_handler+0x5c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:530
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001c16:	b510      	push	{r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:531
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c18:	4298      	cmp	r0, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:530
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001c1a:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:531
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c1c:	d003      	beq.n	20001c26 <MSS_UART_set_rx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:531 (discriminator 1)
20001c1e:	4815      	ldr	r0, [pc, #84]	; (20001c74 <MSS_UART_set_rx_handler+0x60>)
20001c20:	4284      	cmp	r4, r0
20001c22:	d000      	beq.n	20001c26 <MSS_UART_set_rx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:531 (discriminator 2)
20001c24:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:532
    ASSERT(handler != INVALID_IRQ_HANDLER );
20001c26:	b901      	cbnz	r1, 20001c2a <MSS_UART_set_rx_handler+0x16>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:532 (discriminator 1)
20001c28:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:533
    ASSERT(trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL);
20001c2a:	2ac0      	cmp	r2, #192	; 0xc0
20001c2c:	d900      	bls.n	20001c30 <MSS_UART_set_rx_handler+0x1c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:533 (discriminator 1)
20001c2e:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:535

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001c30:	429c      	cmp	r4, r3
20001c32:	d002      	beq.n	20001c3a <MSS_UART_set_rx_handler+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:535 (discriminator 2)
20001c34:	4b0f      	ldr	r3, [pc, #60]	; (20001c74 <MSS_UART_set_rx_handler+0x60>)
20001c36:	429c      	cmp	r4, r3
20001c38:	d118      	bne.n	20001c6c <MSS_UART_set_rx_handler+0x58>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:535 (discriminator 3)
20001c3a:	b1b9      	cbz	r1, 20001c6c <MSS_UART_set_rx_handler+0x58>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:536
       (handler != INVALID_IRQ_HANDLER) &&
20001c3c:	2ac0      	cmp	r2, #192	; 0xc0
20001c3e:	d815      	bhi.n	20001c6c <MSS_UART_set_rx_handler+0x58>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:539
       (trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL))
    {
        this_uart->rx_handler = handler;
20001c40:	6221      	str	r1, [r4, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:542

        /* Set the receive interrupt trigger level. */
        this_uart->hw_reg->FCR = (this_uart->hw_reg->FCR &
20001c42:	6821      	ldr	r1, [r4, #0]
20001c44:	7a0b      	ldrb	r3, [r1, #8]
20001c46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
20001c4a:	431a      	orrs	r2, r3
20001c4c:	720a      	strb	r2, [r1, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:546
                                 (uint8_t)(~((uint8_t)FCR_TRIG_LEVEL_MASK))) |
                                 (uint8_t)trigger_level;
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
20001c4e:	f994 0004 	ldrsb.w	r0, [r4, #4]
20001c52:	f7ff fd95 	bl	20001780 <NVIC_ClearPendingIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:549

        /* Enable receive interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ERBFI);
20001c56:	6820      	ldr	r0, [r4, #0]
20001c58:	2100      	movs	r1, #0
20001c5a:	3004      	adds	r0, #4
20001c5c:	f7ff fd9c 	bl	20001798 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:552

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
20001c60:	f994 0004 	ldrsb.w	r0, [r4, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:554
    }
}
20001c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:552

        /* Enable receive interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ERBFI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
20001c68:	f7ff bd7e 	b.w	20001768 <NVIC_EnableIRQ>
20001c6c:	bd10      	pop	{r4, pc}
20001c6e:	bf00      	nop
20001c70:	20003b18 	.word	0x20003b18
20001c74:	20003ad8 	.word	0x20003ad8

20001c78 <UART0_IRQHandler>:
UART0_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:619
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
20001c78:	4668      	mov	r0, sp
20001c7a:	f020 0107 	bic.w	r1, r0, #7
20001c7e:	468d      	mov	sp, r1
20001c80:	b501      	push	{r0, lr}
MSS_UART_isr():
20001c82:	4803      	ldr	r0, [pc, #12]	; (20001c90 <UART0_IRQHandler+0x18>)
20001c84:	f7ff fdee 	bl	20001864 <MSS_UART_isr.part.0>
UART0_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:621
    MSS_UART_isr(&g_mss_uart0);
}
20001c88:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c8c:	4685      	mov	sp, r0
20001c8e:	4770      	bx	lr
20001c90:	20003b18 	.word	0x20003b18

20001c94 <UART1_IRQHandler>:
UART1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:633
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
20001c94:	4668      	mov	r0, sp
20001c96:	f020 0107 	bic.w	r1, r0, #7
20001c9a:	468d      	mov	sp, r1
20001c9c:	b501      	push	{r0, lr}
MSS_UART_isr():
20001c9e:	4803      	ldr	r0, [pc, #12]	; (20001cac <UART1_IRQHandler+0x18>)
20001ca0:	f7ff fde0 	bl	20001864 <MSS_UART_isr.part.0>
UART1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:635
    MSS_UART_isr(&g_mss_uart1);
}
20001ca4:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001ca8:	4685      	mov	sp, r0
20001caa:	4770      	bx	lr
20001cac:	20003ad8 	.word	0x20003ad8

20001cb0 <request_nvm_access>:
request_nvm_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:486
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
20001cb0:	4b0f      	ldr	r3, [pc, #60]	; (20001cf0 <request_nvm_access+0x40>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:477
#define CORTEX_M3_ACCESS_GRANTED    0x05u

static uint8_t g_envm_ctrl_locks = 0x00u;

static nvm_status_t request_nvm_access(uint32_t nvm_block_id)
{
20001cb2:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:486
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
20001cb4:	681b      	ldr	r3, [r3, #0]
20001cb6:	091b      	lsrs	r3, r3, #4
20001cb8:	9301      	str	r3, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:492
    
    /*
     * Gain access to eNVM controller.
     */
    do {
        g_nvm[nvm_block_id]->REQ_ACCESS = REQUEST_NVM_ACCESS;
20001cba:	4b0e      	ldr	r3, [pc, #56]	; (20001cf4 <request_nvm_access+0x44>)
20001cbc:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
20001cc0:	2301      	movs	r3, #1
20001cc2:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:493
        access = g_nvm[nvm_block_id]->REQ_ACCESS;
20001cc6:	f8d2 11fc 	ldr.w	r1, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:494
        if(access != CORTEX_M3_ACCESS_GRANTED)
20001cca:	2905      	cmp	r1, #5
20001ccc:	d007      	beq.n	20001cde <request_nvm_access+0x2e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:501
            /*
             * Time out if another AHB master locked access to eNVM to prevent
             * the Cortex-M3 from locking up on eNVM write if some other part
             * of the system fails from releasing the eNVM.
             */
            --timeout_counter;
20001cce:	9b01      	ldr	r3, [sp, #4]
20001cd0:	3b01      	subs	r3, #1
20001cd2:	9301      	str	r3, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:502
            if(0u == timeout_counter)
20001cd4:	9b01      	ldr	r3, [sp, #4]
20001cd6:	2b00      	cmp	r3, #0
20001cd8:	d1f2      	bne.n	20001cc0 <request_nvm_access+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:504
            {
                status = NVM_IN_USE_BY_OTHER_MASTER;
20001cda:	2006      	movs	r0, #6
20001cdc:	e005      	b.n	20001cea <request_nvm_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:515
     * Mark controller as locked if successful so that it will be unlocked by a
     * call to release_ctrl_access.
     */
    if(NVM_SUCCESS == status)
    {
        g_envm_ctrl_locks |= (uint8_t)((uint32_t)0x01 << nvm_block_id);
20001cde:	4906      	ldr	r1, [pc, #24]	; (20001cf8 <request_nvm_access+0x48>)
20001ce0:	4083      	lsls	r3, r0
20001ce2:	780a      	ldrb	r2, [r1, #0]
20001ce4:	2000      	movs	r0, #0
20001ce6:	4313      	orrs	r3, r2
20001ce8:	700b      	strb	r3, [r1, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:519
    }
    
    return status;
}
20001cea:	b002      	add	sp, #8
20001cec:	4770      	bx	lr
20001cee:	bf00      	nop
20001cf0:	20003120 	.word	0x20003120
20001cf4:	200030bc 	.word	0x200030bc
20001cf8:	200039a1 	.word	0x200039a1

20001cfc <release_ctrl_access>:
release_ctrl_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:566

static void release_ctrl_access(void)
{
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
20001cfc:	4b0c      	ldr	r3, [pc, #48]	; (20001d30 <release_ctrl_access+0x34>)
20001cfe:	781a      	ldrb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:567
    if(block_locked)
20001d00:	07d1      	lsls	r1, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:569
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
20001d02:	bf41      	itttt	mi
20001d04:	490b      	ldrmi	r1, [pc, #44]	; (20001d34 <release_ctrl_access+0x38>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:570
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
20001d06:	f022 0201 	bicmi.w	r2, r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:569
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
    if(block_locked)
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
20001d0a:	2000      	movmi	r0, #0
20001d0c:	f8c1 01fc 	strmi.w	r0, [r1, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:570
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
20001d10:	bf48      	it	mi
20001d12:	701a      	strbmi	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:573
    }
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_1_LOCK_MASK;
20001d14:	781b      	ldrb	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:574
    if(block_locked)
20001d16:	079a      	lsls	r2, r3, #30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:576
    {
        g_nvm[NVM_BLOCK_1]->REQ_ACCESS = 0x00u;
20001d18:	bf41      	itttt	mi
20001d1a:	4a07      	ldrmi	r2, [pc, #28]	; (20001d38 <release_ctrl_access+0x3c>)
20001d1c:	2100      	movmi	r1, #0
20001d1e:	f8c2 11fc 	strmi.w	r1, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:577
        g_envm_ctrl_locks &= ~NVM_BLOCK_1_LOCK_MASK;
20001d22:	4a03      	ldrmi	r2, [pc, #12]	; (20001d30 <release_ctrl_access+0x34>)
20001d24:	bf44      	itt	mi
20001d26:	f023 0302 	bicmi.w	r3, r3, #2
20001d2a:	7013      	strbmi	r3, [r2, #0]
20001d2c:	4770      	bx	lr
20001d2e:	bf00      	nop
20001d30:	200039a1 	.word	0x200039a1
20001d34:	60080000 	.word	0x60080000
20001d38:	600c0000 	.word	0x600c0000

20001d3c <wait_nvm_ready>:
wait_nvm_ready():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
20001d3c:	4b09      	ldr	r3, [pc, #36]	; (20001d64 <wait_nvm_ready+0x28>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:585

/**************************************************************************//**
 * Wait for NVM to become ready from busy state
 */
static uint32_t wait_nvm_ready(uint32_t block) 
{
20001d3e:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
20001d40:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
20001d44:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
20001d48:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:599
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
20001d4a:	9a01      	ldr	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:600
        } while(0u == ctrl_ready);
20001d4c:	07d1      	lsls	r1, r2, #31
20001d4e:	d5f9      	bpl.n	20001d44 <wait_nvm_ready+0x8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
20001d50:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
20001d54:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:599
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
20001d56:	9a01      	ldr	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:600
        } while(0u == ctrl_ready);
20001d58:	07d2      	lsls	r2, r2, #31
20001d5a:	d5f9      	bpl.n	20001d50 <wait_nvm_ready+0x14>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:603
    }
    
    return ctrl_status;
20001d5c:	9801      	ldr	r0, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:604
}
20001d5e:	b002      	add	sp, #8
20001d60:	4770      	bx	lr
20001d62:	bf00      	nop
20001d64:	200030bc 	.word	0x200030bc

20001d68 <fill_wd_buffer>:
fill_wd_buffer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:729
)
{
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
20001d68:	2980      	cmp	r1, #128	; 0x80
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:725
    const uint8_t * p_data,
    uint32_t  length,
    uint32_t block,
    uint32_t offset
)
{
20001d6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20001d6e:	f003 0e7f 	and.w	lr, r3, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:729
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
20001d72:	d102      	bne.n	20001d7a <fill_wd_buffer+0x12>
20001d74:	4401      	add	r1, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:766
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
20001d76:	4604      	mov	r4, r0
20001d78:	e030      	b.n	20001ddc <fill_wd_buffer+0x74>
20001d7a:	f103 44c0 	add.w	r4, r3, #1610612736	; 0x60000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:740
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
20001d7e:	079d      	lsls	r5, r3, #30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:738
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
20001d80:	eb04 4482 	add.w	r4, r4, r2, lsl #18
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:739
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
20001d84:	ea4f 0c9e 	mov.w	ip, lr, lsr #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:738
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
20001d88:	f024 047f 	bic.w	r4, r4, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:742
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
20001d8c:	bf18      	it	ne
20001d8e:	f10c 0c01 	addne.w	ip, ip, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
20001d92:	2500      	movs	r5, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 3)
20001d94:	4565      	cmp	r5, ip
20001d96:	f8df 8068 	ldr.w	r8, [pc, #104]	; 20001e00 <fill_wd_buffer+0x98>
20001d9a:	d00a      	beq.n	20001db2 <fill_wd_buffer+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:746 (discriminator 4)
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
20001d9c:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
20001da0:	f105 0920 	add.w	r9, r5, #32
20001da4:	f858 7022 	ldr.w	r7, [r8, r2, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 4)
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
20001da8:	3501      	adds	r5, #1
20001daa:	2d20      	cmp	r5, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:746 (discriminator 4)
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
20001dac:	f847 6029 	str.w	r6, [r7, r9, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 4)
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
20001db0:	d1f0      	bne.n	20001d94 <fill_wd_buffer+0x2c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:753
        
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
20001db2:	440b      	add	r3, r1
20001db4:	f3c3 0984 	ubfx	r9, r3, #2, #5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
20001db8:	f858 6022 	ldr.w	r6, [r8, r2, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:754
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
20001dbc:	f1c9 0c20 	rsb	ip, r9, #32
20001dc0:	eb04 0489 	add.w	r4, r4, r9, lsl #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
20001dc4:	2500      	movs	r5, #0
20001dc6:	eb05 0709 	add.w	r7, r5, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
20001dca:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
20001dce:	3501      	adds	r5, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
20001dd0:	3720      	adds	r7, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
20001dd2:	4565      	cmp	r5, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
20001dd4:	f846 3027 	str.w	r3, [r6, r7, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
20001dd8:	d1f5      	bne.n	20001dc6 <fill_wd_buffer+0x5e>
20001dda:	e7cb      	b.n	20001d74 <fill_wd_buffer+0xc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:766 (discriminator 1)
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
20001ddc:	428c      	cmp	r4, r1
20001dde:	d00b      	beq.n	20001df8 <fill_wd_buffer+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:768 (discriminator 3)
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
20001de0:	4b06      	ldr	r3, [pc, #24]	; (20001dfc <fill_wd_buffer+0x94>)
20001de2:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
20001de6:	ebc0 030e 	rsb	r3, r0, lr
20001dea:	4423      	add	r3, r4
20001dec:	f814 5b01 	ldrb.w	r5, [r4], #1
20001df0:	4433      	add	r3, r6
20001df2:	f883 5080 	strb.w	r5, [r3, #128]	; 0x80
20001df6:	e7f1      	b.n	20001ddc <fill_wd_buffer+0x74>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:770
    }
}
20001df8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
20001dfc:	200030bc 	.word	0x200030bc
20001e00:	200030c4 	.word	0x200030c4

20001e04 <check_protection_reserved_nvm>:
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:926
 *  0x7C000 - 0x7CFFF - 4KB(32 pages) user lower1(bottom) protected area of eNVM1 memory.
 *  0x7B000 - 0x7BFFF - 4KB(32 pages) user upper1(top) protected area of eNVM1 memory.          
 *
 */
static nvm_status_t check_protection_reserved_nvm(uint32_t offset, uint32_t length)
{
20001e04:	b5f0      	push	{r4, r5, r6, r7, lr}
20001e06:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:937
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    nvm_status_t status = NVM_SUCCESS;

    if(0u != length)
20001e08:	b109      	cbz	r1, 20001e0e <check_protection_reserved_nvm+0xa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:939
    {
        length_minus_one = length - 1u;
20001e0a:	1e4d      	subs	r5, r1, #1
20001e0c:	e000      	b.n	20001e10 <check_protection_reserved_nvm+0xc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:934
    uint32_t protection_user0;
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
20001e0e:	460d      	mov	r5, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:947
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    
    protection_flag = PROTECTION_OFF;
    
    /* 005 device */
    if(0xF805u == device_version)
20001e10:	f64f 0005 	movw	r0, #63493	; 0xf805
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:942
    if(0u != length)
    {
        length_minus_one = length - 1u;
    }

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
20001e14:	4b9e      	ldr	r3, [pc, #632]	; (20002090 <check_protection_reserved_nvm+0x28c>)
20001e16:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
20001e1a:	b292      	uxth	r2, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:947
    
    protection_flag = PROTECTION_OFF;
    
    /* 005 device */
    if(0xF805u == device_version)
20001e1c:	4282      	cmp	r2, r0
20001e1e:	d13a      	bne.n	20001e96 <check_protection_reserved_nvm+0x92>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:950
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001e20:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
20001e24:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:953
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001e28:	f649 1099 	movw	r0, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:950
    
    /* 005 device */
    if(0xF805u == device_version)
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001e2c:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:953
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001e2e:	4283      	cmp	r3, r0
20001e30:	d023      	beq.n	20001e7a <check_protection_reserved_nvm+0x76>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:956
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001e32:	f002 0390 	and.w	r3, r2, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:963
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
20001e36:	07d7      	lsls	r7, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:955
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
20001e38:	f002 0009 	and.w	r0, r2, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:956
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001e3c:	ea4f 1313 	mov.w	r3, r3, lsr #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:963
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
20001e40:	d501      	bpl.n	20001e46 <check_protection_reserved_nvm+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:964
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
20001e42:	07de      	lsls	r6, r3, #31
20001e44:	d402      	bmi.n	20001e4c <check_protection_reserved_nvm+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:966
            {
                g_do_not_lock_page = ON;
20001e46:	4a93      	ldr	r2, [pc, #588]	; (20002094 <check_protection_reserved_nvm+0x290>)
20001e48:	2601      	movs	r6, #1
20001e4a:	7016      	strb	r6, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:973
            
            /* 
             * SAR 70908.
             * Checking NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
20001e4c:	2809      	cmp	r0, #9
20001e4e:	d007      	beq.n	20001e60 <check_protection_reserved_nvm+0x5c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:978
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20001e50:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
20001e54:	d204      	bcs.n	20001e60 <check_protection_reserved_nvm+0x5c>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20001e56:	2801      	cmp	r0, #1
20001e58:	f040 80ef 	bne.w	2000203a <check_protection_reserved_nvm+0x236>
20001e5c:	b101      	cbz	r1, 20001e60 <check_protection_reserved_nvm+0x5c>
20001e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:988
            
            /*
             * SAR 70908.
             * Checking NVM0 upper protected area is Read or Write or 'No R/W' access 
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20001e60:	2b09      	cmp	r3, #9
20001e62:	d00a      	beq.n	20001e7a <check_protection_reserved_nvm+0x76>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:993
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
20001e64:	f5a4 32f8 	sub.w	r2, r4, #126976	; 0x1f000
20001e68:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
20001e6c:	f0c0 80e3 	bcc.w	20002036 <check_protection_reserved_nvm+0x232>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:994
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20001e70:	4a89      	ldr	r2, [pc, #548]	; (20002098 <check_protection_reserved_nvm+0x294>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:995
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20001e72:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:994
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20001e74:	4290      	cmp	r0, r2
20001e76:	f200 80db 	bhi.w	20002030 <check_protection_reserved_nvm+0x22c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1012
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > OO5_UPPER0_PROTECT_TOP_OFFSET)
20001e7a:	4425      	add	r5, r4
20001e7c:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
20001e80:	d301      	bcc.n	20001e86 <check_protection_reserved_nvm+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1014
            {
                status = NVM_INVALID_PARAMETER;
20001e82:	2007      	movs	r0, #7
20001e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1019
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20001e86:	f5a4 33fc 	sub.w	r3, r4, #129024	; 0x1f800
20001e8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
20001e8e:	f0c0 80d4 	bcc.w	2000203a <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1019 (discriminator 1)
20001e92:	4b82      	ldr	r3, [pc, #520]	; (2000209c <check_protection_reserved_nvm+0x298>)
20001e94:	e0c6      	b.n	20002024 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1042
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20001e96:	f5a2 4078 	sub.w	r0, r2, #63488	; 0xf800
20001e9a:	1e86      	subs	r6, r0, #2
20001e9c:	2e02      	cmp	r6, #2
20001e9e:	d838      	bhi.n	20001f12 <check_protection_reserved_nvm+0x10e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1045
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001ea0:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
20001ea4:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1048
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001ea8:	f649 1099 	movw	r0, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1045
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001eac:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1048
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001eae:	4283      	cmp	r3, r0
20001eb0:	d023      	beq.n	20001efa <check_protection_reserved_nvm+0xf6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1051
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001eb2:	f002 0390 	and.w	r3, r2, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1050
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
20001eb6:	f002 0009 	and.w	r0, r2, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1058
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
20001eba:	07d2      	lsls	r2, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1051
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001ebc:	ea4f 1313 	mov.w	r3, r3, lsr #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1058
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
20001ec0:	d501      	bpl.n	20001ec6 <check_protection_reserved_nvm+0xc2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1059
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
20001ec2:	07df      	lsls	r7, r3, #31
20001ec4:	d402      	bmi.n	20001ecc <check_protection_reserved_nvm+0xc8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1061
            {
                g_do_not_lock_page = ON;
20001ec6:	4a73      	ldr	r2, [pc, #460]	; (20002094 <check_protection_reserved_nvm+0x290>)
20001ec8:	2601      	movs	r6, #1
20001eca:	7016      	strb	r6, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1068
            
            /* 
             * SAR 70908.
             * Check NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
20001ecc:	2809      	cmp	r0, #9
20001ece:	d007      	beq.n	20001ee0 <check_protection_reserved_nvm+0xdc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1073
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20001ed0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
20001ed4:	d204      	bcs.n	20001ee0 <check_protection_reserved_nvm+0xdc>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20001ed6:	2801      	cmp	r0, #1
20001ed8:	f040 80af 	bne.w	2000203a <check_protection_reserved_nvm+0x236>
20001edc:	b101      	cbz	r1, 20001ee0 <check_protection_reserved_nvm+0xdc>
20001ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1083
            
            /* 
             * SAR 70908.
             * Check NVM0 upper protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20001ee0:	2b09      	cmp	r3, #9
20001ee2:	d00a      	beq.n	20001efa <check_protection_reserved_nvm+0xf6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1088
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20001ee4:	f5a4 327c 	sub.w	r2, r4, #258048	; 0x3f000
20001ee8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
20001eec:	f0c0 80ae 	bcc.w	2000204c <check_protection_reserved_nvm+0x248>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1089
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20001ef0:	4a6b      	ldr	r2, [pc, #428]	; (200020a0 <check_protection_reserved_nvm+0x29c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1090
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20001ef2:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1089
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20001ef4:	4290      	cmp	r0, r2
20001ef6:	f200 80a6 	bhi.w	20002046 <check_protection_reserved_nvm+0x242>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1107
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
             /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
20001efa:	4425      	add	r5, r4
20001efc:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
20001f00:	d2bf      	bcs.n	20001e82 <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1114
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20001f02:	f5a4 337e 	sub.w	r3, r4, #260096	; 0x3f800
20001f06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
20001f0a:	f0c0 8096 	bcc.w	2000203a <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1114 (discriminator 1)
20001f0e:	4b65      	ldr	r3, [pc, #404]	; (200020a4 <check_protection_reserved_nvm+0x2a0>)
20001f10:	e088      	b.n	20002024 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1136
            }
        }
    }
    
    /* 060 device */
    else if(0xF808u == device_version)
20001f12:	f64f 0608 	movw	r6, #63496	; 0xf808
20001f16:	42b2      	cmp	r2, r6
20001f18:	d12d      	bne.n	20001f76 <check_protection_reserved_nvm+0x172>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1139
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001f1a:	f8d3 0144 	ldr.w	r0, [r3, #324]	; 0x144
20001f1e:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1142
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001f22:	f649 1299 	movw	r2, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1139
    
    /* 060 device */
    else if(0xF808u == device_version)
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001f26:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1142
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001f28:	4293      	cmp	r3, r2
20001f2a:	d019      	beq.n	20001f60 <check_protection_reserved_nvm+0x15c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1144
        {
            protection_user0 = (protection_data & 0x000Fu);
20001f2c:	f000 0209 	and.w	r2, r0, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1153
            
            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
20001f30:	2a09      	cmp	r2, #9
20001f32:	d006      	beq.n	20001f42 <check_protection_reserved_nvm+0x13e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1158
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */  
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20001f34:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
20001f38:	d203      	bcs.n	20001f42 <check_protection_reserved_nvm+0x13e>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20001f3a:	2a01      	cmp	r2, #1
20001f3c:	d17d      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
20001f3e:	2900      	cmp	r1, #0
20001f40:	d17b      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1147
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
20001f42:	f400 4010 	and.w	r0, r0, #36864	; 0x9000
20001f46:	0b03      	lsrs	r3, r0, #12
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1168
            
            /* 
             * SAR 70908.
             * Check NVM0 upper1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
20001f48:	2b09      	cmp	r3, #9
20001f4a:	d009      	beq.n	20001f60 <check_protection_reserved_nvm+0x15c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1173
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20001f4c:	f5a4 3274 	sub.w	r2, r4, #249856	; 0x3d000
20001f50:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
20001f54:	f0c0 8082 	bcc.w	2000205c <check_protection_reserved_nvm+0x258>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1174
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
20001f58:	4a53      	ldr	r2, [pc, #332]	; (200020a8 <check_protection_reserved_nvm+0x2a4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1175
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20001f5a:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1174
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
20001f5c:	4290      	cmp	r0, r2
20001f5e:	d87b      	bhi.n	20002058 <check_protection_reserved_nvm+0x254>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1195
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory*/
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
20001f60:	4425      	add	r5, r4
20001f62:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
20001f66:	d28c      	bcs.n	20001e82 <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1202
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20001f68:	f5a4 3378 	sub.w	r3, r4, #253952	; 0x3e000
20001f6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20001f70:	d363      	bcc.n	2000203a <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1202 (discriminator 1)
20001f72:	4b4e      	ldr	r3, [pc, #312]	; (200020ac <check_protection_reserved_nvm+0x2a8>)
20001f74:	e056      	b.n	20002024 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1222
            }
        }    
    }
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
20001f76:	3806      	subs	r0, #6
20001f78:	2801      	cmp	r0, #1
20001f7a:	d857      	bhi.n	2000202c <check_protection_reserved_nvm+0x228>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1225
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001f7c:	f8d3 6144 	ldr.w	r6, [r3, #324]	; 0x144
20001f80:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1228
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001f84:	f649 1299 	movw	r2, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1225
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20001f88:	4033      	ands	r3, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1228
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20001f8a:	4293      	cmp	r3, r2
20001f8c:	d03f      	beq.n	2000200e <check_protection_reserved_nvm+0x20a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1231
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001f8e:	f006 0090 	and.w	r0, r6, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1233
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
20001f92:	f406 4710 	and.w	r7, r6, #36864	; 0x9000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1230
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
20001f96:	f006 0e09 	and.w	lr, r6, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1231
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20001f9a:	0903      	lsrs	r3, r0, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1232
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
20001f9c:	f406 6010 	and.w	r0, r6, #2304	; 0x900
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1240
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
20001fa0:	07f6      	lsls	r6, r6, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1232
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
20001fa2:	ea4f 2210 	mov.w	r2, r0, lsr #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1233
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
20001fa6:	ea4f 3017 	mov.w	r0, r7, lsr #12
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1240
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
20001faa:	d405      	bmi.n	20001fb8 <check_protection_reserved_nvm+0x1b4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1242
            {
              if(offset < NVM1_BOTTOM_OFFSET)
20001fac:	f5b4 2f80 	cmp.w	r4, #262144	; 0x40000
20001fb0:	d20c      	bcs.n	20001fcc <check_protection_reserved_nvm+0x1c8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1244
              {
                 g_do_not_lock_page = ON;
20001fb2:	4e38      	ldr	r6, [pc, #224]	; (20002094 <check_protection_reserved_nvm+0x290>)
20001fb4:	2701      	movs	r7, #1
20001fb6:	7037      	strb	r7, [r6, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1252

            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
20001fb8:	f1be 0f09 	cmp.w	lr, #9
20001fbc:	d006      	beq.n	20001fcc <check_protection_reserved_nvm+0x1c8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1257
            {
                /* Check the offset is in the range of lower0 protect memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20001fbe:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
20001fc2:	d203      	bcs.n	20001fcc <check_protection_reserved_nvm+0x1c8>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20001fc4:	f1be 0f01 	cmp.w	lr, #1
20001fc8:	d137      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
20001fca:	bbb1      	cbnz	r1, 2000203a <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1266
            }
            /* 
             * SAR 70908.
             * Check NVM1 upper1 protected area is Read or Write or 'No R/W' access
             */            
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
20001fcc:	2809      	cmp	r0, #9
20001fce:	d008      	beq.n	20001fe2 <check_protection_reserved_nvm+0x1de>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1271
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20001fd0:	f5a4 26f6 	sub.w	r6, r4, #503808	; 0x7b000
20001fd4:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
20001fd8:	d347      	bcc.n	2000206a <check_protection_reserved_nvm+0x266>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1272
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
20001fda:	4e35      	ldr	r6, [pc, #212]	; (200020b0 <check_protection_reserved_nvm+0x2ac>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1273
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20001fdc:	192f      	adds	r7, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1272
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
20001fde:	42b7      	cmp	r7, r6
20001fe0:	d841      	bhi.n	20002066 <check_protection_reserved_nvm+0x262>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1283
            }
            /* 
             * SAR 70908.
             * Check NVM1 lower1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
20001fe2:	2a09      	cmp	r2, #9
20001fe4:	d008      	beq.n	20001ff8 <check_protection_reserved_nvm+0x1f4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1288
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20001fe6:	f5a4 20f8 	sub.w	r0, r4, #507904	; 0x7c000
20001fea:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
20001fee:	d343      	bcc.n	20002078 <check_protection_reserved_nvm+0x274>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1289
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
20001ff0:	4830      	ldr	r0, [pc, #192]	; (200020b4 <check_protection_reserved_nvm+0x2b0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1290
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20001ff2:	192e      	adds	r6, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1289
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
20001ff4:	4286      	cmp	r6, r0
20001ff6:	d83d      	bhi.n	20002074 <check_protection_reserved_nvm+0x270>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1300
            }
            /* 
             * SAR 70908.
             * Check eNVM0 upper0 protected area(in eNVM1) is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20001ff8:	2b09      	cmp	r3, #9
20001ffa:	d008      	beq.n	2000200e <check_protection_reserved_nvm+0x20a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1305
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20001ffc:	f5a4 22fa 	sub.w	r2, r4, #512000	; 0x7d000
20002000:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
20002004:	d33f      	bcc.n	20002086 <check_protection_reserved_nvm+0x282>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1306
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
20002006:	4a2c      	ldr	r2, [pc, #176]	; (200020b8 <check_protection_reserved_nvm+0x2b4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1307
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20002008:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1306
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
2000200a:	4290      	cmp	r0, r2
2000200c:	d839      	bhi.n	20002082 <check_protection_reserved_nvm+0x27e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1326
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > NVM1_TOP_OFFSET)
2000200e:	4425      	add	r5, r4
20002010:	f5b5 2f00 	cmp.w	r5, #524288	; 0x80000
20002014:	f4bf af35 	bcs.w	20001e82 <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1333
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
20002018:	f5a4 23fc 	sub.w	r3, r4, #516096	; 0x7e000
2000201c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20002020:	d30b      	bcc.n	2000203a <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1333 (discriminator 1)
20002022:	4b26      	ldr	r3, [pc, #152]	; (200020bc <check_protection_reserved_nvm+0x2b8>)
20002024:	429d      	cmp	r5, r3
20002026:	d901      	bls.n	2000202c <check_protection_reserved_nvm+0x228>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1334
                    (((offset + length_minus_one) >= NVM1_RSV_OFFSET) &&
20002028:	429c      	cmp	r4, r3
2000202a:	d906      	bls.n	2000203a <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:935
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    nvm_status_t status = NVM_SUCCESS;
2000202c:	2000      	movs	r0, #0
2000202e:	bdf0      	pop	{r4, r5, r6, r7, pc}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:995
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20002030:	4294      	cmp	r4, r2
20002032:	f63f af22 	bhi.w	20001e7a <check_protection_reserved_nvm+0x76>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20002036:	2b01      	cmp	r3, #1
20002038:	d001      	beq.n	2000203e <check_protection_reserved_nvm+0x23a>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1007
        
        /* Check the eNVM memory is protected or not */
        if(PROTECTION_ON == protection_flag)
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
2000203a:	2001      	movs	r0, #1
2000203c:	bdf0      	pop	{r4, r5, r6, r7, pc}
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
2000203e:	2900      	cmp	r1, #0
20002040:	f43f af1b 	beq.w	20001e7a <check_protection_reserved_nvm+0x76>
20002044:	e7f9      	b.n	2000203a <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1090
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20002046:	4294      	cmp	r4, r2
20002048:	f63f af57 	bhi.w	20001efa <check_protection_reserved_nvm+0xf6>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
2000204c:	2b01      	cmp	r3, #1
2000204e:	d1f4      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
20002050:	2900      	cmp	r1, #0
20002052:	f43f af52 	beq.w	20001efa <check_protection_reserved_nvm+0xf6>
20002056:	e7f0      	b.n	2000203a <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1175
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20002058:	4294      	cmp	r4, r2
2000205a:	d881      	bhi.n	20001f60 <check_protection_reserved_nvm+0x15c>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
2000205c:	2b01      	cmp	r3, #1
2000205e:	d1ec      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
20002060:	2900      	cmp	r1, #0
20002062:	d1ea      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
20002064:	e77c      	b.n	20001f60 <check_protection_reserved_nvm+0x15c>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1273
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20002066:	42b4      	cmp	r4, r6
20002068:	d8bb      	bhi.n	20001fe2 <check_protection_reserved_nvm+0x1de>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
2000206a:	2801      	cmp	r0, #1
2000206c:	d1e5      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
2000206e:	2900      	cmp	r1, #0
20002070:	d0b7      	beq.n	20001fe2 <check_protection_reserved_nvm+0x1de>
20002072:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1290
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20002074:	4284      	cmp	r4, r0
20002076:	d8bf      	bhi.n	20001ff8 <check_protection_reserved_nvm+0x1f4>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20002078:	2a01      	cmp	r2, #1
2000207a:	d1de      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
2000207c:	2900      	cmp	r1, #0
2000207e:	d0bb      	beq.n	20001ff8 <check_protection_reserved_nvm+0x1f4>
20002080:	e7db      	b.n	2000203a <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1307
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20002082:	4294      	cmp	r4, r2
20002084:	d8c3      	bhi.n	2000200e <check_protection_reserved_nvm+0x20a>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20002086:	2b01      	cmp	r3, #1
20002088:	d1d7      	bne.n	2000203a <check_protection_reserved_nvm+0x236>
2000208a:	2900      	cmp	r1, #0
2000208c:	d0bf      	beq.n	2000200e <check_protection_reserved_nvm+0x20a>
2000208e:	e7d4      	b.n	2000203a <check_protection_reserved_nvm+0x236>
20002090:	40038000 	.word	0x40038000
20002094:	200039a0 	.word	0x200039a0
20002098:	0001efff 	.word	0x0001efff
2000209c:	0001f7ff 	.word	0x0001f7ff
200020a0:	0003efff 	.word	0x0003efff
200020a4:	0003f7ff 	.word	0x0003f7ff
200020a8:	0003cfff 	.word	0x0003cfff
200020ac:	0003dfff 	.word	0x0003dfff
200020b0:	0007afff 	.word	0x0007afff
200020b4:	0007bfff 	.word	0x0007bfff
200020b8:	0007cfff 	.word	0x0007cfff
200020bc:	0007dfff 	.word	0x0007dfff

200020c0 <get_error_code>:
get_error_code():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:320
 */
static nvm_status_t get_error_code(uint32_t nvm_hw_status)
{
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
200020c0:	0342      	lsls	r2, r0, #13
200020c2:	d40a      	bmi.n	200020da <get_error_code+0x1a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:324
    {
        status = NVM_PROTECTION_ERROR;
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
200020c4:	06c3      	lsls	r3, r0, #27
200020c6:	d40a      	bmi.n	200020de <get_error_code+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:328
    {
        status = NVM_PAGE_LOCK_ERROR;
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
200020c8:	f010 0f0e 	tst.w	r0, #14
200020cc:	d109      	bne.n	200020e2 <get_error_code+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:333
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
    }
    else if(nvm_hw_status & MSS_NVM_WRCNT_OVER)
200020ce:	f010 0f20 	tst.w	r0, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:339
    {
        status = NVM_WRITE_THRESHOLD_WARNING;
    }
    else
    {
        status = NVM_SUCCESS;
200020d2:	bf14      	ite	ne
200020d4:	2005      	movne	r0, #5
200020d6:	2000      	moveq	r0, #0
200020d8:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:322
{
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
    {
        status = NVM_PROTECTION_ERROR;
200020da:	2001      	movs	r0, #1
200020dc:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:326
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
    {
        status = NVM_PAGE_LOCK_ERROR;
200020de:	2003      	movs	r0, #3
200020e0:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:331
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
200020e2:	2002      	movs	r0, #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:343
    {
        status = NVM_SUCCESS;
    }
    
    return status;
}
200020e4:	4770      	bx	lr
	...

200020e8 <get_ctrl_access>:
get_ctrl_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
200020e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
200020ea:	4f0f      	ldr	r7, [pc, #60]	; (20002128 <get_ctrl_access+0x40>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
200020ec:	4605      	mov	r5, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
200020ee:	42b8      	cmp	r0, r7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
200020f0:	460e      	mov	r6, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
200020f2:	d811      	bhi.n	20002118 <get_ctrl_access+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:533
    {
        access_req_status = request_nvm_access(NVM_BLOCK_0);
200020f4:	2000      	movs	r0, #0
200020f6:	f7ff fddb 	bl	20001cb0 <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:534
        if(NVM_SUCCESS == access_req_status)
200020fa:	4604      	mov	r4, r0
200020fc:	b988      	cbnz	r0, 20002122 <get_ctrl_access+0x3a>
200020fe:	3e01      	subs	r6, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:537
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
20002100:	4435      	add	r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:538
            if(last_offset >= NVM1_BOTTOM_OFFSET)
20002102:	42bd      	cmp	r5, r7
20002104:	d90d      	bls.n	20002122 <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:540
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
20002106:	2001      	movs	r0, #1
20002108:	f7ff fdd2 	bl	20001cb0 <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:541
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
2000210c:	2806      	cmp	r0, #6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:540
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
            if(last_offset >= NVM1_BOTTOM_OFFSET)
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
2000210e:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:541
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
20002110:	d107      	bne.n	20002122 <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:543
                {
                    release_ctrl_access();
20002112:	f7ff fdf3 	bl	20001cfc <release_ctrl_access>
20002116:	e004      	b.n	20002122 <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:550
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
20002118:	2001      	movs	r0, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:554
    }
    
    return access_req_status;
}
2000211a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:550
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
2000211e:	f7ff bdc7 	b.w	20001cb0 <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:554
    }
    
    return access_req_status;
}
20002122:	4620      	mov	r0, r4
20002124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002126:	bf00      	nop
20002128:	0003ffff 	.word	0x0003ffff

2000212c <NVM_write>:
NVM_write():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
2000212c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
20002130:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 20002310 <NVM_write+0x1e4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
20002134:	461f      	mov	r7, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
20002136:	2500      	movs	r5, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
20002138:	4b6f      	ldr	r3, [pc, #444]	; (200022f8 <NVM_write+0x1cc>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
2000213a:	f88a 5000 	strb.w	r5, [sl]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
2000213e:	4690      	mov	r8, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
20002140:	68da      	ldr	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
20002142:	b087      	sub	sp, #28
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
20002144:	9202      	str	r2, [sp, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:169
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20002146:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
2000214a:	9101      	str	r1, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:169
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
2000214c:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
2000214e:	4a6b      	ldr	r2, [pc, #428]	; (200022fc <NVM_write+0x1d0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
20002150:	4683      	mov	fp, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20002152:	4290      	cmp	r0, r2
20002154:	f200 80bc 	bhi.w	200022d0 <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:173 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
20002158:	f5a0 22ff 	sub.w	r2, r0, #522240	; 0x7f800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
2000215c:	4968      	ldr	r1, [pc, #416]	; (20002300 <NVM_write+0x1d4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:173 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
2000215e:	f2a2 72ff 	subw	r2, r2, #2047	; 0x7ff
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20002162:	428a      	cmp	r2, r1
20002164:	f240 80b4 	bls.w	200022d0 <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:174
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
20002168:	9a01      	ldr	r2, [sp, #4]
2000216a:	2a00      	cmp	r2, #0
2000216c:	f000 80ac 	beq.w	200022c8 <NVM_write+0x19c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:175
        (0u == pidata) ||
20002170:	f1b8 0f00 	cmp.w	r8, #0
20002174:	f000 80aa 	beq.w	200022cc <NVM_write+0x1a0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:176
        (0u == length) ||
20002178:	2f02      	cmp	r7, #2
2000217a:	f200 80a9 	bhi.w	200022d0 <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:188

        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
2000217e:	f8d3 414c 	ldr.w	r4, [r3, #332]	; 0x14c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:191
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
20002182:	f64f 0302 	movw	r3, #63490	; 0xf802
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:195
        }

        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;  
20002186:	f3c0 0912 	ubfx	r9, r0, #0, #19
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:189
        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
2000218a:	f424 3280 	bic.w	r2, r4, #65536	; 0x10000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:201
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
2000218e:	4648      	mov	r0, r9
20002190:	4641      	mov	r1, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:191
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
20002192:	429a      	cmp	r2, r3
20002194:	bf08      	it	eq
20002196:	462f      	moveq	r7, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:201
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
20002198:	f7ff fe34 	bl	20001e04 <check_protection_reserved_nvm>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:203

        if(NVM_SUCCESS == status)
2000219c:	4606      	mov	r6, r0
2000219e:	2800      	cmp	r0, #0
200021a0:	f040 8099 	bne.w	200022d6 <NVM_write+0x1aa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:209
        {
            /* 
             * SAR 79545. 
             * If eNVM write or No R/W protected is enabled, then don't lock the page
             */
            if((g_do_not_lock_page == ON)  && (NVM_LOCK_PAGE == lock_page)) 
200021a4:	f89a 3000 	ldrb.w	r3, [sl]
200021a8:	2b01      	cmp	r3, #1
200021aa:	d103      	bne.n	200021b4 <NVM_write+0x88>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:209 (discriminator 1)
200021ac:	2f01      	cmp	r7, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:211 (discriminator 1)
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
200021ae:	bf04      	itt	eq
200021b0:	462f      	moveq	r7, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:212 (discriminator 1)
                lock_status = NVM_PAGE_LOCK_WARNING;
200021b2:	2604      	moveq	r6, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:215
            }
            
            device_version = device_version & 0xFFFFu;
200021b4:	b2a4      	uxth	r4, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:218
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
200021b6:	f5a4 4378 	sub.w	r3, r4, #63488	; 0xf800
200021ba:	3b06      	subs	r3, #6
200021bc:	2b01      	cmp	r3, #1
200021be:	d808      	bhi.n	200021d2 <NVM_write+0xa6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:220
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
200021c0:	f5b9 2f80 	cmp.w	r9, #262144	; 0x40000
200021c4:	d209      	bcs.n	200021da <NVM_write+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:220 (discriminator 1)
200021c6:	eb09 0308 	add.w	r3, r9, r8
200021ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
200021ce:	d908      	bls.n	200021e2 <NVM_write+0xb6>
200021d0:	e003      	b.n	200021da <NVM_write+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:228
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
                }
            }
            /* Don't lock pages of 060 device */
            else if((0xF808u == device_version) && (NVM_LOCK_PAGE == lock_page)) 
200021d2:	f64f 0308 	movw	r3, #63496	; 0xf808
200021d6:	429c      	cmp	r4, r3
200021d8:	d103      	bne.n	200021e2 <NVM_write+0xb6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:228 (discriminator 1)
200021da:	2f01      	cmp	r7, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:224 (discriminator 1)
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
200021dc:	bf04      	itt	eq
200021de:	2604      	moveq	r6, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:223 (discriminator 1)
            if((0xF807u == device_version) || (0xF806u == device_version))
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
200021e0:	2700      	moveq	r7, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:235
                lock_page = NVM_DO_NOT_LOCK_PAGE;
                lock_status = NVM_PAGE_LOCK_WARNING;
            }
            
            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
200021e2:	4648      	mov	r0, r9
200021e4:	4641      	mov	r1, r8
200021e6:	f7ff ff7f 	bl	200020e8 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:238

            /* Write eNVM one page at a time. */
            if(NVM_SUCCESS == status)
200021ea:	4604      	mov	r4, r0
200021ec:	2800      	cmp	r0, #0
200021ee:	d174      	bne.n	200022da <NVM_write+0x1ae>
200021f0:	46c1      	mov	r9, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:248
                while(remaining_length > 0u)
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;

                    length_written = write_nvm(start_addr + (length - remaining_length),
200021f2:	ebc9 0008 	rsb	r0, r9, r8
200021f6:	eb00 030b 	add.w	r3, r0, fp
write_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:629
    uint32_t offset;
   
    *p_status = 0u;
    
    /* Ignore upper address bits to ignore remapping setting. */    
    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;
200021fa:	f3c3 0512 	ubfx	r5, r3, #0, #19
get_remaining_page_length():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
200021fe:	09ea      	lsrs	r2, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:706
    last_page = (offset + length) / BYTES_PER_PAGE;
20002200:	eb05 0109 	add.w	r1, r5, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
20002204:	3201      	adds	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
20002206:	ebb2 1fd1 	cmp.w	r2, r1, lsr #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:709
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
2000220a:	bf9d      	ittte	ls
2000220c:	f003 037f 	andls.w	r3, r3, #127	; 0x7f
20002210:	f1c3 0380 	rsbls	r3, r3, #128	; 0x80
20002214:	9300      	strls	r3, [sp, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
20002216:	f8cd 9000 	strhi.w	r9, [sp]
write_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000221a:	4b3a      	ldr	r3, [pc, #232]	; (20002304 <NVM_write+0x1d8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:642
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
2000221c:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:648
        {
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
20002220:	bf2c      	ite	cs
20002222:	f04f 0c01 	movcs.w	ip, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:644
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
        {
            block = NVM_BLOCK_0;
20002226:	f04f 0c00 	movcc.w	ip, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000222a:	f853 a02c 	ldr.w	sl, [r3, ip, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:649
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
2000222e:	bf28      	it	cs
20002230:	f5a5 2580 	subcs.w	r5, r5, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
20002234:	f8da 3120 	ldr.w	r3, [sl, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
        }

        fill_wd_buffer(pidata, length_written, block, offset);
20002238:	4662      	mov	r2, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000223a:	035b      	lsls	r3, r3, #13
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:655
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
2000223c:	bf48      	it	mi
2000223e:	f8da 3158 	ldrmi.w	r3, [sl, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        }

        fill_wd_buffer(pidata, length_written, block, offset);
20002242:	9900      	ldr	r1, [sp, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:655
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
20002244:	bf44      	itt	mi
20002246:	f043 0302 	orrmi.w	r3, r3, #2
2000224a:	f8ca 3158 	strmi.w	r3, [sl, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        }

        fill_wd_buffer(pidata, length_written, block, offset);
2000224e:	9b01      	ldr	r3, [sp, #4]
20002250:	f8cd c00c 	str.w	ip, [sp, #12]
20002254:	4418      	add	r0, r3
20002256:	462b      	mov	r3, r5
20002258:	f7ff fd86 	bl	20001d68 <fill_wd_buffer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
2000225c:	f025 6300 	bic.w	r3, r5, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
20002260:	f8dd c00c 	ldr.w	ip, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
20002264:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
20002268:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:661
        }

        fill_wd_buffer(pidata, length_written, block, offset);

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
2000226c:	f8ca 7140 	str.w	r7, [sl, #320]	; 0x140
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
20002270:	4660      	mov	r0, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
20002272:	f8ca 3148 	str.w	r3, [sl, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
20002276:	f7ff fd61 	bl	20001d3c <wait_nvm_ready>
2000227a:	9005      	str	r0, [sp, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:670

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
2000227c:	9a05      	ldr	r2, [sp, #20]
2000227e:	4b22      	ldr	r3, [pc, #136]	; (20002308 <NVM_write+0x1dc>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:671
        if(errors)
20002280:	f8dd c00c 	ldr.w	ip, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:670
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
20002284:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:671
        if(errors)
20002286:	b95b      	cbnz	r3, 200022a0 <NVM_write+0x174>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:678
            *p_status = ctrl_status;
        }
        else
        {
            /* Perform a verify. */
            g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
20002288:	f025 5580 	bic.w	r5, r5, #268435456	; 0x10000000
2000228c:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
20002290:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
20002294:	f8ca 5148 	str.w	r5, [sl, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:680
            /* Wait for NVM to become ready. */
            ctrl_status = wait_nvm_ready(block);
20002298:	4660      	mov	r0, ip
2000229a:	f7ff fd4f 	bl	20001d3c <wait_nvm_ready>
2000229e:	9005      	str	r0, [sp, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:682

            *p_status = ctrl_status;
200022a0:	9805      	ldr	r0, [sp, #20]
NVM_write():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:255
                                                remaining_length,
                                                lock_page,
                                                &nvm_hw_status);

                    /* Check for errors and warnings. */
                    errors_and_warnings = nvm_hw_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
200022a2:	4b1a      	ldr	r3, [pc, #104]	; (2000230c <NVM_write+0x1e0>)
200022a4:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:256
                    if(errors_and_warnings)
200022a6:	b113      	cbz	r3, 200022ae <NVM_write+0x182>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:264
                        * Ensure that the status returned by the NVM_write()
                        * function is NVM_WRITE_THRESHOLD_WARNING if at least one
                        * of the written eNVM pages indicate a write over
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
200022a8:	f7ff ff0a 	bl	200020c0 <get_error_code>
200022ac:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:267
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
200022ae:	b124      	cbz	r4, 200022ba <NVM_write+0x18e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:267 (discriminator 1)
200022b0:	2c05      	cmp	r4, #5
200022b2:	d002      	beq.n	200022ba <NVM_write+0x18e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:286
                    }

                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
200022b4:	f7ff fd22 	bl	20001cfc <release_ctrl_access>
200022b8:	e00f      	b.n	200022da <NVM_write+0x1ae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:269
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
                    {
                        if(remaining_length > length_written)
200022ba:	9b00      	ldr	r3, [sp, #0]
200022bc:	4599      	cmp	r9, r3
200022be:	d9f9      	bls.n	200022b4 <NVM_write+0x188>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:243
            if(NVM_SUCCESS == status)
            {
                uint32_t remaining_length = length;
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
200022c0:	ebb9 0903 	subs.w	r9, r9, r3
200022c4:	d195      	bne.n	200021f2 <NVM_write+0xc6>
200022c6:	e7f5      	b.n	200022b4 <NVM_write+0x188>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:154
    uint32_t length,
    uint32_t lock_page
)
{
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
200022c8:	9e01      	ldr	r6, [sp, #4]
200022ca:	e002      	b.n	200022d2 <NVM_write+0x1a6>
200022cc:	4646      	mov	r6, r8
200022ce:	e000      	b.n	200022d2 <NVM_write+0x1a6>
200022d0:	462e      	mov	r6, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:179
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == pidata) ||
        (0u == length) ||
        (lock_page > PARAM_LOCK_PAGE_FLAG))
    {
        status =  NVM_INVALID_PARAMETER;
200022d2:	2407      	movs	r4, #7
200022d4:	e001      	b.n	200022da <NVM_write+0x1ae>
200022d6:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:154
    uint32_t length,
    uint32_t lock_page
)
{
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
200022d8:	462e      	mov	r6, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:291
                release_ctrl_access();
            }
        }
    }

    g_do_not_lock_page = OFF;
200022da:	4b0d      	ldr	r3, [pc, #52]	; (20002310 <NVM_write+0x1e4>)
200022dc:	2200      	movs	r2, #0
200022de:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:294

    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
200022e0:	4b05      	ldr	r3, [pc, #20]	; (200022f8 <NVM_write+0x1cc>)
200022e2:	9a02      	ldr	r2, [sp, #8]
200022e4:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:296
    
    if((NVM_SUCCESS == status) && (NVM_PAGE_LOCK_WARNING == lock_status))
200022e6:	b914      	cbnz	r4, 200022ee <NVM_write+0x1c2>
200022e8:	2e04      	cmp	r6, #4
200022ea:	bf08      	it	eq
200022ec:	2404      	moveq	r4, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:301
    {
        status = lock_status;
    }
    return status;
}
200022ee:	4620      	mov	r0, r4
200022f0:	b007      	add	sp, #28
200022f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200022f6:	bf00      	nop
200022f8:	40038000 	.word	0x40038000
200022fc:	6007fffe 	.word	0x6007fffe
20002300:	5ff80000 	.word	0x5ff80000
20002304:	200030bc 	.word	0x200030bc
20002308:	0004001e 	.word	0x0004001e
2000230c:	0004003e 	.word	0x0004003e
20002310:	200039a0 	.word	0x200039a0

20002314 <NVM_unlock>:
NVM_unlock():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:354
NVM_unlock
(
    uint32_t start_addr,
    uint32_t length
)
{
20002314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:370
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
20002318:	4b3c      	ldr	r3, [pc, #240]	; (2000240c <NVM_unlock+0xf8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:354
NVM_unlock
(
    uint32_t start_addr,
    uint32_t length
)
{
2000231a:	4688      	mov	r8, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:370
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
2000231c:	68de      	ldr	r6, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:371
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
2000231e:	f446 52ff 	orr.w	r2, r6, #8160	; 0x1fe0
20002322:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20002324:	4b3a      	ldr	r3, [pc, #232]	; (20002410 <NVM_unlock+0xfc>)
20002326:	4298      	cmp	r0, r3
20002328:	d869      	bhi.n	200023fe <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:375 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
2000232a:	f5a0 23ff 	sub.w	r3, r0, #522240	; 0x7f800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
2000232e:	4a39      	ldr	r2, [pc, #228]	; (20002414 <NVM_unlock+0x100>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:375 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
20002330:	f2a3 73ff 	subw	r3, r3, #2047	; 0x7ff
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20002334:	4293      	cmp	r3, r2
20002336:	d962      	bls.n	200023fe <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:376
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
20002338:	2900      	cmp	r1, #0
2000233a:	d060      	beq.n	200023fe <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:384
        status =  NVM_INVALID_PARAMETER;
    }
    else
    {
        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;
2000233c:	f3c0 0512 	ubfx	r5, r0, #0, #19
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:387
        
        /* Check nvm offset is in protection or reserved area of eNVM */
        status = check_protection_reserved_nvm(nvm_offset, length);
20002340:	4628      	mov	r0, r5
20002342:	f7ff fd5f 	bl	20001e04 <check_protection_reserved_nvm>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:389

        if(NVM_SUCCESS == status)
20002346:	4604      	mov	r4, r0
20002348:	2800      	cmp	r0, #0
2000234a:	d159      	bne.n	20002400 <NVM_unlock+0xec>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:395
        {
            first_page = nvm_offset / BYTES_PER_PAGE;
            last_page = (nvm_offset + (length - 1u)) / BYTES_PER_PAGE;

            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
2000234c:	4628      	mov	r0, r5
2000234e:	4641      	mov	r1, r8
20002350:	f7ff feca 	bl	200020e8 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:398

            /* Unlock eNVM one page at a time. */
            if(NVM_SUCCESS == status)
20002354:	4604      	mov	r4, r0
20002356:	2800      	cmp	r0, #0
20002358:	d152      	bne.n	20002400 <NVM_unlock+0xec>
2000235a:	f108 38ff 	add.w	r8, r8, #4294967295
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:391
        /* Check nvm offset is in protection or reserved area of eNVM */
        status = check_protection_reserved_nvm(nvm_offset, length);

        if(NVM_SUCCESS == status)
        {
            first_page = nvm_offset / BYTES_PER_PAGE;
2000235e:	09ef      	lsrs	r7, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:392
            last_page = (nvm_offset + (length - 1u)) / BYTES_PER_PAGE;
20002360:	4445      	add	r5, r8
20002362:	09ed      	lsrs	r5, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:406 (discriminator 1)
                uint32_t inc;
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
20002364:	42af      	cmp	r7, r5
20002366:	d902      	bls.n	2000236e <NVM_unlock+0x5a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:453
                        status = get_error_code(ctrl_status);
                    }
                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
20002368:	f7ff fcc8 	bl	20001cfc <release_ctrl_access>
2000236c:	e048      	b.n	20002400 <NVM_unlock+0xec>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:406 (discriminator 2)
                uint32_t inc;
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
2000236e:	2c00      	cmp	r4, #0
20002370:	d142      	bne.n	200023f8 <NVM_unlock+0xe4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:412
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
                {
                    uint32_t ctrl_status;

                    if(current_page >= PAGES_PER_BLOCK)
20002372:	f5b7 6f00 	cmp.w	r7, #2048	; 0x800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
20002376:	4b28      	ldr	r3, [pc, #160]	; (20002418 <NVM_unlock+0x104>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:412
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
                {
                    uint32_t ctrl_status;

                    if(current_page >= PAGES_PER_BLOCK)
20002378:	bf34      	ite	cc
2000237a:	2000      	movcc	r0, #0
2000237c:	2001      	movcs	r0, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000237e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432
                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
20002382:	4926      	ldr	r1, [pc, #152]	; (2000241c <NVM_unlock+0x108>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
20002384:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432
                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
20002388:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000238c:	035b      	lsls	r3, r3, #13
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:424
                    {
                        /* Clear the access denied flag */
                        g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
2000238e:	bf48      	it	mi
20002390:	f8d2 3158 	ldrmi.w	r3, [r2, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
20002394:	f04f 0100 	mov.w	r1, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:424
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
                    {
                        /* Clear the access denied flag */
                        g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
20002398:	bf44      	itt	mi
2000239a:	f043 0302 	orrmi.w	r3, r3, #2
2000239e:	f8c2 3158 	strmi.w	r3, [r2, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:427
                    }

                    current_offset = (current_page << 0x7u);
200023a2:	01fb      	lsls	r3, r7, #7
200023a4:	f103 4ec0 	add.w	lr, r3, #1610612736	; 0x60000000
200023a8:	f1ae 0e04 	sub.w	lr, lr, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432 (discriminator 3)
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
200023ac:	f101 0820 	add.w	r8, r1, #32
200023b0:	f85e 9f04 	ldr.w	r9, [lr, #4]!
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430 (discriminator 3)
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
200023b4:	3101      	adds	r1, #1
200023b6:	2920      	cmp	r1, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432 (discriminator 3)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
200023b8:	f84c 9028 	str.w	r9, [ip, r8, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430 (discriminator 3)
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
200023bc:	d1f6      	bne.n	200023ac <NVM_unlock+0x98>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:435
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
200023be:	2100      	movs	r1, #0
200023c0:	f8c2 1140 	str.w	r1, [r2, #320]	; 0x140
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
200023c4:	f023 5198 	bic.w	r1, r3, #318767104	; 0x13000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
200023c8:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
200023cc:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
200023d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
200023d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
200023d8:	f041 5198 	orr.w	r1, r1, #318767104	; 0x13000000
200023dc:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
200023e0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:442

                    /* Wait for NVM to become ready. */
                    ctrl_status = wait_nvm_ready(block);
200023e4:	f7ff fcaa 	bl	20001d3c <wait_nvm_ready>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:445

                    /* Check for errors and warnings. */
                    errors_and_warnings = ctrl_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
200023e8:	4b0d      	ldr	r3, [pc, #52]	; (20002420 <NVM_unlock+0x10c>)
200023ea:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:446
                    if(errors_and_warnings)
200023ec:	b113      	cbz	r3, 200023f4 <NVM_unlock+0xe0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:448
                    {
                        status = get_error_code(ctrl_status);
200023ee:	f7ff fe67 	bl	200020c0 <get_error_code>
200023f2:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:408
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
200023f4:	3701      	adds	r7, #1
200023f6:	e7b5      	b.n	20002364 <NVM_unlock+0x50>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:407
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
200023f8:	2c05      	cmp	r4, #5
200023fa:	d0ba      	beq.n	20002372 <NVM_unlock+0x5e>
200023fc:	e7b4      	b.n	20002368 <NVM_unlock+0x54>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:379
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == length))
    {
        status =  NVM_INVALID_PARAMETER;
200023fe:	2407      	movs	r4, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:458
                release_ctrl_access();
            }
        }
    }
    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
20002400:	4b02      	ldr	r3, [pc, #8]	; (2000240c <NVM_unlock+0xf8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:461
    
    return status;
}
20002402:	4620      	mov	r0, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:458
                release_ctrl_access();
            }
        }
    }
    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
20002404:	60de      	str	r6, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:461
    
    return status;
}
20002406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
2000240a:	bf00      	nop
2000240c:	40038000 	.word	0x40038000
20002410:	6007fffe 	.word	0x6007fffe
20002414:	5ff80000 	.word	0x5ff80000
20002418:	200030bc 	.word	0x200030bc
2000241c:	200030c4 	.word	0x200030c4
20002420:	0004003e 	.word	0x0004003e

20002424 <MSS_NVM_read>:
MSS_NVM_read():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1394
(
    uint8_t * addr,
    uint8_t * podata,
    uint32_t  len
)
{
20002424:	b510      	push	{r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1395
    nvm_status_t status = NVM_SUCCESS;
20002426:	2300      	movs	r3, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1401
    uint8_t * nvmaddr = 0u;


        /* add read offset to read the data */
        nvmaddr = ( (uint8_t *) ( NVM_BASE_ADDRESS  + addr ) );
        while( ( len > 0) && ( NVM_SUCCESS == status ) )
20002428:	b17a      	cbz	r2, 2000244a <MSS_NVM_read+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1401 (discriminator 1)
2000242a:	b973      	cbnz	r3, 2000244a <MSS_NVM_read+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1403
        {
            len--;
2000242c:	1e54      	subs	r4, r2, #1
2000242e:	f102 42c0 	add.w	r2, r2, #1610612736	; 0x60000000
20002432:	3a01      	subs	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1404
            podata[len] = nvmaddr[len];
20002434:	5c82      	ldrb	r2, [r0, r2]
20002436:	550a      	strb	r2, [r1, r4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1405
                if( (g_nvm[NVM_BLOCK_0]->STATUS & MSS_NVM_ECC2 ) )
20002438:	4a05      	ldr	r2, [pc, #20]	; (20002450 <MSS_NVM_read+0x2c>)
2000243a:	f8d2 2120 	ldr.w	r2, [r2, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1406
                    status = NVM_INVALID_PARAMETER;
2000243e:	f412 7f80 	tst.w	r2, #256	; 0x100
20002442:	bf18      	it	ne
20002444:	2307      	movne	r3, #7
20002446:	4622      	mov	r2, r4
20002448:	e7ee      	b.n	20002428 <MSS_NVM_read+0x4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1409
        }
    return status;
}
2000244a:	4618      	mov	r0, r3
2000244c:	bd10      	pop	{r4, pc}
2000244e:	bf00      	nop
20002450:	60080000 	.word	0x60080000

20002454 <NVM_verify>:
NVM_verify():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1475
(
    uint32_t addr,
    const uint8_t * pidata,
    uint32_t  length
)
{
20002454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002458:	4681      	mov	r9, r0
2000245a:	b085      	sub	sp, #20
2000245c:	468a      	mov	sl, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1483

       /* Ignore upper address bits to ignore remapping setting. */
    nvm_offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */

    /* Gain exclusive access to eNVM controller */
    status = get_ctrl_access(nvm_offset, length);
2000245e:	f3c0 0012 	ubfx	r0, r0, #0, #19
20002462:	4611      	mov	r1, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1475
(
    uint32_t addr,
    const uint8_t * pidata,
    uint32_t  length
)
{
20002464:	4690      	mov	r8, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1483

       /* Ignore upper address bits to ignore remapping setting. */
    nvm_offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */

    /* Gain exclusive access to eNVM controller */
    status = get_ctrl_access(nvm_offset, length);
20002466:	f7ff fe3f 	bl	200020e8 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1486

    /* Verify eNVM one page at a time. */
    if(NVM_SUCCESS == status)
2000246a:	4607      	mov	r7, r0
2000246c:	2800      	cmp	r0, #0
2000246e:	d145      	bne.n	200024fc <NVM_verify+0xa8>
20002470:	4646      	mov	r6, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1490
    {
        uint32_t remaining_length = length;

        while((remaining_length > 0u) && (NVM_SUCCESS == status))
20002472:	b916      	cbnz	r6, 2000247a <NVM_verify+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1515
                remaining_length = 0u;
            }
        }

        /* Release eNVM controllers so that other masters can gain access to it. */
        release_ctrl_access();
20002474:	f7ff fc42 	bl	20001cfc <release_ctrl_access>
20002478:	e040      	b.n	200024fc <NVM_verify+0xa8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1490 (discriminator 1)
    /* Verify eNVM one page at a time. */
    if(NVM_SUCCESS == status)
    {
        uint32_t remaining_length = length;

        while((remaining_length > 0u) && (NVM_SUCCESS == status))
2000247a:	2f00      	cmp	r7, #0
2000247c:	d1fa      	bne.n	20002474 <NVM_verify+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1495
        {
            uint32_t length_verified;
            uint32_t nvm_hw_status;

            length_verified = verify_nvm(addr + (length - remaining_length),
2000247e:	ebc6 0008 	rsb	r0, r6, r8
20002482:	eb00 0509 	add.w	r5, r0, r9
verify_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1426
    uint32_t length_verified;
    uint32_t offset;

    *p_status = 0u;

    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */
20002486:	f3c5 0412 	ubfx	r4, r5, #0, #19
get_remaining_page_length():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
2000248a:	09e3      	lsrs	r3, r4, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:706
    last_page = (offset + length) / BYTES_PER_PAGE;
2000248c:	19a2      	adds	r2, r4, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
2000248e:	3301      	adds	r3, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
20002490:	ebb3 1fd2 	cmp.w	r3, r2, lsr #7
20002494:	bf8e      	itee	hi
20002496:	4635      	movhi	r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:709
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
20002498:	f005 057f 	andls.w	r5, r5, #127	; 0x7f
2000249c:	f1c5 0580 	rsbls	r5, r5, #128	; 0x80
verify_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1439
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;

        if(offset < NVM1_BOTTOM_OFFSET)
200024a0:	f5b4 2f80 	cmp.w	r4, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1445
        {
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
200024a4:	bf2a      	itet	cs
200024a6:	f04f 0b01 	movcs.w	fp, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1441
        volatile uint32_t ctrl_status;
        uint32_t errors;

        if(offset < NVM1_BOTTOM_OFFSET)
        {
            block = NVM_BLOCK_0;
200024aa:	f04f 0b00 	movcc.w	fp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1446
        }
        else
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
200024ae:	f5a4 2480 	subcs.w	r4, r4, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1449
        }

        fill_wd_buffer(pidata, length_verified, block, offset);
200024b2:	4629      	mov	r1, r5
200024b4:	4623      	mov	r3, r4
200024b6:	4450      	add	r0, sl
200024b8:	465a      	mov	r2, fp
200024ba:	f7ff fc55 	bl	20001d68 <fill_wd_buffer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1452

        /* Perform a verify. */
        g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
200024be:	4b11      	ldr	r3, [pc, #68]	; (20002504 <NVM_verify+0xb0>)
200024c0:	f024 5480 	bic.w	r4, r4, #268435456	; 0x10000000
200024c4:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
200024c8:	f024 047f 	bic.w	r4, r4, #127	; 0x7f
200024cc:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
200024d0:	f8c2 4148 	str.w	r4, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1454
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
200024d4:	4658      	mov	r0, fp
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1452
        }

        fill_wd_buffer(pidata, length_verified, block, offset);

        /* Perform a verify. */
        g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
200024d6:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1454
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
200024d8:	f7ff fc30 	bl	20001d3c <wait_nvm_ready>
200024dc:	9003      	str	r0, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1457

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
200024de:	9903      	ldr	r1, [sp, #12]
200024e0:	4b09      	ldr	r3, [pc, #36]	; (20002508 <NVM_verify+0xb4>)
200024e2:	400b      	ands	r3, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1458
        if(errors)
200024e4:	b133      	cbz	r3, 200024f4 <NVM_verify+0xa0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1462
          {
            /* Signal that an error occured by returning 0 a a number of bytes written. */
            length_verified = 0u;
            *p_status = g_nvm[block]->STATUS;
200024e6:	9a01      	ldr	r2, [sp, #4]
200024e8:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
NVM_verify():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1502
                                       remaining_length,
                                       &nvm_hw_status);

            if(0u == length_verified)
            {
                status = get_error_code(nvm_hw_status);
200024ec:	f7ff fde8 	bl	200020c0 <get_error_code>
200024f0:	4607      	mov	r7, r0
200024f2:	e7be      	b.n	20002472 <NVM_verify+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1504
            }
            else if(remaining_length > length_verified)
200024f4:	42ae      	cmp	r6, r5
200024f6:	d9bd      	bls.n	20002474 <NVM_verify+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1506
            {
                remaining_length -= length_verified;
200024f8:	1b76      	subs	r6, r6, r5
200024fa:	e7ba      	b.n	20002472 <NVM_verify+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1519
        /* Release eNVM controllers so that other masters can gain access to it. */
        release_ctrl_access();
    }

    return status;
}
200024fc:	4638      	mov	r0, r7
200024fe:	b005      	add	sp, #20
20002500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002504:	200030bc 	.word	0x200030bc
20002508:	0004001e 	.word	0x0004001e

2000250c <set_clock_frequency_globals>:
set_clock_frequency_globals():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:666
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
2000250c:	4b07      	ldr	r3, [pc, #28]	; (2000252c <set_clock_frequency_globals+0x20>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:669
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
2000250e:	4a08      	ldr	r2, [pc, #32]	; (20002530 <set_clock_frequency_globals+0x24>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:666
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20002510:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:667
    g_FrequencyPCLK0 = standby_clk;
20002512:	4b08      	ldr	r3, [pc, #32]	; (20002534 <set_clock_frequency_globals+0x28>)
20002514:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:668
    g_FrequencyPCLK1 = standby_clk;
20002516:	4b08      	ldr	r3, [pc, #32]	; (20002538 <set_clock_frequency_globals+0x2c>)
20002518:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:669
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
2000251a:	4b08      	ldr	r3, [pc, #32]	; (2000253c <set_clock_frequency_globals+0x30>)
2000251c:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:670
    g_FrequencyFIC0 = standby_clk;
2000251e:	4b08      	ldr	r3, [pc, #32]	; (20002540 <set_clock_frequency_globals+0x34>)
20002520:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:671
    g_FrequencyFIC1 = standby_clk;
20002522:	4b08      	ldr	r3, [pc, #32]	; (20002544 <set_clock_frequency_globals+0x38>)
20002524:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:672
    g_FrequencyFIC64 = standby_clk;
20002526:	4b08      	ldr	r3, [pc, #32]	; (20002548 <set_clock_frequency_globals+0x3c>)
20002528:	6018      	str	r0, [r3, #0]
2000252a:	4770      	bx	lr
2000252c:	20003120 	.word	0x20003120
20002530:	02160ec0 	.word	0x02160ec0
20002534:	20003118 	.word	0x20003118
20002538:	2000311c 	.word	0x2000311c
2000253c:	2000310c 	.word	0x2000310c
20002540:	20003110 	.word	0x20003110
20002544:	20003114 	.word	0x20003114
20002548:	20003108 	.word	0x20003108

2000254c <SystemInit>:
get_silicon_revision():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:921
{
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    switch(device_version)
2000254c:	f64f 0202 	movw	r2, #63490	; 0xf802
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:920
static uint32_t get_silicon_revision(void)
{
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
20002550:	4b0c      	ldr	r3, [pc, #48]	; (20002584 <SystemInit+0x38>)
20002552:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:921
    switch(device_version)
20002556:	4291      	cmp	r1, r2
20002558:	d006      	beq.n	20002568 <SystemInit+0x1c>
SystemInit():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:463
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
2000255a:	4a0b      	ldr	r2, [pc, #44]	; (20002588 <SystemInit+0x3c>)
2000255c:	6953      	ldr	r3, [r2, #20]
2000255e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
20002562:	6153      	str	r3, [r2, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:492
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
20002564:	f7fd bea3 	b.w	200002ae <mscc_post_hw_cfg_init>
m2s050_rev_a_workarounds():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:972
{
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
20002568:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
2000256c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20002570:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:975

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
20002574:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
20002578:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
2000257c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
20002580:	e7eb      	b.n	2000255a <SystemInit+0xe>
20002582:	bf00      	nop
20002584:	40038000 	.word	0x40038000
20002588:	e000ed00 	.word	0xe000ed00

2000258c <SystemCoreClockUpdate>:
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:562
void SystemCoreClockUpdate(void)
{
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
2000258c:	4b1e      	ldr	r3, [pc, #120]	; (20002608 <SystemCoreClockUpdate+0x7c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:558
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
2000258e:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:562
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
20002590:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:564

    if(0u == controller_pll_init)
20002594:	0151      	lsls	r1, r2, #5
20002596:	d42b      	bmi.n	200025f0 <SystemCoreClockUpdate+0x64>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:569
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20002598:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:570
        if(0u == global_mux_sel)
2000259c:	04d2      	lsls	r2, r2, #19
2000259e:	d412      	bmi.n	200025c6 <SystemCoreClockUpdate+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:573
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
200025a0:	4b1a      	ldr	r3, [pc, #104]	; (2000260c <SystemCoreClockUpdate+0x80>)
200025a2:	4a1b      	ldr	r2, [pc, #108]	; (20002610 <SystemCoreClockUpdate+0x84>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:576
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
200025a4:	491b      	ldr	r1, [pc, #108]	; (20002614 <SystemCoreClockUpdate+0x88>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:573

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
200025a6:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:574
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
200025a8:	4a1b      	ldr	r2, [pc, #108]	; (20002618 <SystemCoreClockUpdate+0x8c>)
200025aa:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:575
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
200025ac:	4a1b      	ldr	r2, [pc, #108]	; (2000261c <SystemCoreClockUpdate+0x90>)
200025ae:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:576
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
200025b0:	4a1b      	ldr	r2, [pc, #108]	; (20002620 <SystemCoreClockUpdate+0x94>)
200025b2:	6011      	str	r1, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:577
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
200025b4:	491b      	ldr	r1, [pc, #108]	; (20002624 <SystemCoreClockUpdate+0x98>)
200025b6:	4a1c      	ldr	r2, [pc, #112]	; (20002628 <SystemCoreClockUpdate+0x9c>)
200025b8:	6011      	str	r1, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:578
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
200025ba:	4a1c      	ldr	r2, [pc, #112]	; (2000262c <SystemCoreClockUpdate+0xa0>)
200025bc:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:579
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
200025be:	4a1c      	ldr	r2, [pc, #112]	; (20002630 <SystemCoreClockUpdate+0xa4>)
200025c0:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:627
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
    }
}
200025c2:	b002      	add	sp, #8
200025c4:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:584
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
        }
        else
        {
            /* MSS clocked from standby clock. */
            const uint8_t standby_clock_lut[8] = { RCOSC_25_50MHZ_CLK_SRC,
200025c6:	466a      	mov	r2, sp
200025c8:	491a      	ldr	r1, [pc, #104]	; (20002634 <SystemCoreClockUpdate+0xa8>)
200025ca:	6808      	ldr	r0, [r1, #0]
200025cc:	6849      	ldr	r1, [r1, #4]
200025ce:	c203      	stmia	r2!, {r0, r1}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:596
                                                   CCC2ASCI_CLK_SRC };

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
200025d0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:597
            clock_source = standby_clock_lut[standby_sel];
200025d4:	a902      	add	r1, sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:596
                                                   CCC2ASCI_CLK_SRC };

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
200025d6:	f3c2 1282 	ubfx	r2, r2, #6, #3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:597
            clock_source = standby_clock_lut[standby_sel];
200025da:	440a      	add	r2, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:598
            switch(clock_source)
200025dc:	f812 2c08 	ldrb.w	r2, [r2, #-8]
200025e0:	2a01      	cmp	r2, #1
200025e2:	d002      	beq.n	200025ea <SystemCoreClockUpdate+0x5e>
200025e4:	d304      	bcc.n	200025f0 <SystemCoreClockUpdate+0x64>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:616
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
200025e6:	4814      	ldr	r0, [pc, #80]	; (20002638 <SystemCoreClockUpdate+0xac>)
200025e8:	e00a      	b.n	20002600 <SystemCoreClockUpdate+0x74>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:606
                    clk_src = get_rcosc_25_50mhz_frequency();
                    set_clock_frequency_globals(clk_src);
                break;

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
200025ea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
200025ee:	e007      	b.n	20002600 <SystemCoreClockUpdate+0x74>
get_rcosc_25_50mhz_frequency():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:637
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
200025f0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
200025f4:	4811      	ldr	r0, [pc, #68]	; (2000263c <SystemCoreClockUpdate+0xb0>)
get_rcosc_25_50mhz_frequency():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:638
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    if(0u == rcosc_div2)
200025f6:	f013 0f04 	tst.w	r3, #4
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
200025fa:	4b11      	ldr	r3, [pc, #68]	; (20002640 <SystemCoreClockUpdate+0xb4>)
200025fc:	bf18      	it	ne
200025fe:	4618      	movne	r0, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:627
    }
}
20002600:	b002      	add	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
20002602:	f7ff bf83 	b.w	2000250c <set_clock_frequency_globals>
20002606:	bf00      	nop
20002608:	40038000 	.word	0x40038000
2000260c:	08583b00 	.word	0x08583b00
20002610:	20003120 	.word	0x20003120
20002614:	02160ec0 	.word	0x02160ec0
20002618:	20003118 	.word	0x20003118
2000261c:	2000311c 	.word	0x2000311c
20002620:	2000310c 	.word	0x2000310c
20002624:	042c1d80 	.word	0x042c1d80
20002628:	20003110 	.word	0x20003110
2000262c:	20003114 	.word	0x20003114
20002630:	20003108 	.word	0x20003108
20002634:	200030cc 	.word	0x200030cc
20002638:	000f4240 	.word	0x000f4240
2000263c:	017d7840 	.word	0x017d7840
20002640:	02faf080 	.word	0x02faf080

20002644 <__libc_init_array>:
__libc_init_array():
20002644:	b570      	push	{r4, r5, r6, lr}
20002646:	4e0f      	ldr	r6, [pc, #60]	; (20002684 <__libc_init_array+0x40>)
20002648:	4d0f      	ldr	r5, [pc, #60]	; (20002688 <__libc_init_array+0x44>)
2000264a:	1b76      	subs	r6, r6, r5
2000264c:	10b6      	asrs	r6, r6, #2
2000264e:	bf18      	it	ne
20002650:	2400      	movne	r4, #0
20002652:	d005      	beq.n	20002660 <__libc_init_array+0x1c>
20002654:	3401      	adds	r4, #1
20002656:	f855 3b04 	ldr.w	r3, [r5], #4
2000265a:	4798      	blx	r3
2000265c:	42a6      	cmp	r6, r4
2000265e:	d1f9      	bne.n	20002654 <__libc_init_array+0x10>
20002660:	4e0a      	ldr	r6, [pc, #40]	; (2000268c <__libc_init_array+0x48>)
20002662:	4d0b      	ldr	r5, [pc, #44]	; (20002690 <__libc_init_array+0x4c>)
20002664:	f000 fd3a 	bl	200030dc <_init>
20002668:	1b76      	subs	r6, r6, r5
2000266a:	10b6      	asrs	r6, r6, #2
2000266c:	bf18      	it	ne
2000266e:	2400      	movne	r4, #0
20002670:	d006      	beq.n	20002680 <__libc_init_array+0x3c>
20002672:	3401      	adds	r4, #1
20002674:	f855 3b04 	ldr.w	r3, [r5], #4
20002678:	4798      	blx	r3
2000267a:	42a6      	cmp	r6, r4
2000267c:	d1f9      	bne.n	20002672 <__libc_init_array+0x2e>
2000267e:	bd70      	pop	{r4, r5, r6, pc}
20002680:	bd70      	pop	{r4, r5, r6, pc}
20002682:	bf00      	nop
20002684:	200030f4 	.word	0x200030f4
20002688:	200030f4 	.word	0x200030f4
2000268c:	200030fc 	.word	0x200030fc
20002690:	200030f4 	.word	0x200030f4

20002694 <malloc>:
malloc():
20002694:	4b02      	ldr	r3, [pc, #8]	; (200026a0 <malloc+0xc>)
20002696:	4601      	mov	r1, r0
20002698:	6818      	ldr	r0, [r3, #0]
2000269a:	f000 b803 	b.w	200026a4 <_malloc_r>
2000269e:	bf00      	nop
200026a0:	20003550 	.word	0x20003550

200026a4 <_malloc_r>:
_malloc_r():
200026a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200026a8:	f101 050b 	add.w	r5, r1, #11
200026ac:	2d16      	cmp	r5, #22
200026ae:	b083      	sub	sp, #12
200026b0:	4606      	mov	r6, r0
200026b2:	d927      	bls.n	20002704 <_malloc_r+0x60>
200026b4:	f035 0507 	bics.w	r5, r5, #7
200026b8:	f100 80b6 	bmi.w	20002828 <_malloc_r+0x184>
200026bc:	42a9      	cmp	r1, r5
200026be:	f200 80b3 	bhi.w	20002828 <_malloc_r+0x184>
200026c2:	f000 fb39 	bl	20002d38 <__malloc_lock>
200026c6:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
200026ca:	d222      	bcs.n	20002712 <_malloc_r+0x6e>
200026cc:	4fbc      	ldr	r7, [pc, #752]	; (200029c0 <_malloc_r+0x31c>)
200026ce:	08e8      	lsrs	r0, r5, #3
200026d0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
200026d4:	68dc      	ldr	r4, [r3, #12]
200026d6:	429c      	cmp	r4, r3
200026d8:	f000 81bc 	beq.w	20002a54 <_malloc_r+0x3b0>
200026dc:	6863      	ldr	r3, [r4, #4]
200026de:	68e1      	ldr	r1, [r4, #12]
200026e0:	f023 0303 	bic.w	r3, r3, #3
200026e4:	4423      	add	r3, r4
200026e6:	685a      	ldr	r2, [r3, #4]
200026e8:	68a5      	ldr	r5, [r4, #8]
200026ea:	f042 0201 	orr.w	r2, r2, #1
200026ee:	60e9      	str	r1, [r5, #12]
200026f0:	4630      	mov	r0, r6
200026f2:	608d      	str	r5, [r1, #8]
200026f4:	605a      	str	r2, [r3, #4]
200026f6:	f000 fb21 	bl	20002d3c <__malloc_unlock>
200026fa:	3408      	adds	r4, #8
200026fc:	4620      	mov	r0, r4
200026fe:	b003      	add	sp, #12
20002700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002704:	2910      	cmp	r1, #16
20002706:	f200 808f 	bhi.w	20002828 <_malloc_r+0x184>
2000270a:	f000 fb15 	bl	20002d38 <__malloc_lock>
2000270e:	2510      	movs	r5, #16
20002710:	e7dc      	b.n	200026cc <_malloc_r+0x28>
20002712:	0a68      	lsrs	r0, r5, #9
20002714:	f000 808f 	beq.w	20002836 <_malloc_r+0x192>
20002718:	2804      	cmp	r0, #4
2000271a:	f200 8147 	bhi.w	200029ac <_malloc_r+0x308>
2000271e:	09a8      	lsrs	r0, r5, #6
20002720:	3038      	adds	r0, #56	; 0x38
20002722:	0041      	lsls	r1, r0, #1
20002724:	4fa6      	ldr	r7, [pc, #664]	; (200029c0 <_malloc_r+0x31c>)
20002726:	eb07 0181 	add.w	r1, r7, r1, lsl #2
2000272a:	68cc      	ldr	r4, [r1, #12]
2000272c:	42a1      	cmp	r1, r4
2000272e:	d106      	bne.n	2000273e <_malloc_r+0x9a>
20002730:	e00c      	b.n	2000274c <_malloc_r+0xa8>
20002732:	2a00      	cmp	r2, #0
20002734:	f280 8082 	bge.w	2000283c <_malloc_r+0x198>
20002738:	68e4      	ldr	r4, [r4, #12]
2000273a:	42a1      	cmp	r1, r4
2000273c:	d006      	beq.n	2000274c <_malloc_r+0xa8>
2000273e:	6863      	ldr	r3, [r4, #4]
20002740:	f023 0303 	bic.w	r3, r3, #3
20002744:	1b5a      	subs	r2, r3, r5
20002746:	2a0f      	cmp	r2, #15
20002748:	ddf3      	ble.n	20002732 <_malloc_r+0x8e>
2000274a:	3801      	subs	r0, #1
2000274c:	3001      	adds	r0, #1
2000274e:	499c      	ldr	r1, [pc, #624]	; (200029c0 <_malloc_r+0x31c>)
20002750:	693c      	ldr	r4, [r7, #16]
20002752:	f101 0e08 	add.w	lr, r1, #8
20002756:	4574      	cmp	r4, lr
20002758:	f000 8171 	beq.w	20002a3e <_malloc_r+0x39a>
2000275c:	6863      	ldr	r3, [r4, #4]
2000275e:	f023 0303 	bic.w	r3, r3, #3
20002762:	1b5a      	subs	r2, r3, r5
20002764:	2a0f      	cmp	r2, #15
20002766:	f300 8157 	bgt.w	20002a18 <_malloc_r+0x374>
2000276a:	2a00      	cmp	r2, #0
2000276c:	f8c1 e014 	str.w	lr, [r1, #20]
20002770:	f8c1 e010 	str.w	lr, [r1, #16]
20002774:	da66      	bge.n	20002844 <_malloc_r+0x1a0>
20002776:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
2000277a:	f080 812d 	bcs.w	200029d8 <_malloc_r+0x334>
2000277e:	08db      	lsrs	r3, r3, #3
20002780:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
20002784:	ea4f 0ca3 	mov.w	ip, r3, asr #2
20002788:	684a      	ldr	r2, [r1, #4]
2000278a:	2301      	movs	r3, #1
2000278c:	fa03 f30c 	lsl.w	r3, r3, ip
20002790:	f8d8 c008 	ldr.w	ip, [r8, #8]
20002794:	4313      	orrs	r3, r2
20002796:	f8c4 c008 	str.w	ip, [r4, #8]
2000279a:	f8c4 800c 	str.w	r8, [r4, #12]
2000279e:	604b      	str	r3, [r1, #4]
200027a0:	f8c8 4008 	str.w	r4, [r8, #8]
200027a4:	f8cc 400c 	str.w	r4, [ip, #12]
200027a8:	1082      	asrs	r2, r0, #2
200027aa:	2401      	movs	r4, #1
200027ac:	4094      	lsls	r4, r2
200027ae:	429c      	cmp	r4, r3
200027b0:	d855      	bhi.n	2000285e <_malloc_r+0x1ba>
200027b2:	4223      	tst	r3, r4
200027b4:	d106      	bne.n	200027c4 <_malloc_r+0x120>
200027b6:	f020 0003 	bic.w	r0, r0, #3
200027ba:	0064      	lsls	r4, r4, #1
200027bc:	4223      	tst	r3, r4
200027be:	f100 0004 	add.w	r0, r0, #4
200027c2:	d0fa      	beq.n	200027ba <_malloc_r+0x116>
200027c4:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
200027c8:	46c4      	mov	ip, r8
200027ca:	4681      	mov	r9, r0
200027cc:	f8dc 300c 	ldr.w	r3, [ip, #12]
200027d0:	459c      	cmp	ip, r3
200027d2:	d107      	bne.n	200027e4 <_malloc_r+0x140>
200027d4:	e135      	b.n	20002a42 <_malloc_r+0x39e>
200027d6:	2900      	cmp	r1, #0
200027d8:	f280 8145 	bge.w	20002a66 <_malloc_r+0x3c2>
200027dc:	68db      	ldr	r3, [r3, #12]
200027de:	459c      	cmp	ip, r3
200027e0:	f000 812f 	beq.w	20002a42 <_malloc_r+0x39e>
200027e4:	685a      	ldr	r2, [r3, #4]
200027e6:	f022 0203 	bic.w	r2, r2, #3
200027ea:	1b51      	subs	r1, r2, r5
200027ec:	290f      	cmp	r1, #15
200027ee:	ddf2      	ble.n	200027d6 <_malloc_r+0x132>
200027f0:	461c      	mov	r4, r3
200027f2:	68da      	ldr	r2, [r3, #12]
200027f4:	f854 cf08 	ldr.w	ip, [r4, #8]!
200027f8:	f045 0901 	orr.w	r9, r5, #1
200027fc:	f041 0801 	orr.w	r8, r1, #1
20002800:	441d      	add	r5, r3
20002802:	f8c3 9004 	str.w	r9, [r3, #4]
20002806:	4630      	mov	r0, r6
20002808:	f8cc 200c 	str.w	r2, [ip, #12]
2000280c:	f8c2 c008 	str.w	ip, [r2, #8]
20002810:	617d      	str	r5, [r7, #20]
20002812:	613d      	str	r5, [r7, #16]
20002814:	f8c5 e00c 	str.w	lr, [r5, #12]
20002818:	f8c5 e008 	str.w	lr, [r5, #8]
2000281c:	f8c5 8004 	str.w	r8, [r5, #4]
20002820:	5069      	str	r1, [r5, r1]
20002822:	f000 fa8b 	bl	20002d3c <__malloc_unlock>
20002826:	e769      	b.n	200026fc <_malloc_r+0x58>
20002828:	2400      	movs	r4, #0
2000282a:	4620      	mov	r0, r4
2000282c:	230c      	movs	r3, #12
2000282e:	6033      	str	r3, [r6, #0]
20002830:	b003      	add	sp, #12
20002832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002836:	217e      	movs	r1, #126	; 0x7e
20002838:	203f      	movs	r0, #63	; 0x3f
2000283a:	e773      	b.n	20002724 <_malloc_r+0x80>
2000283c:	4423      	add	r3, r4
2000283e:	685a      	ldr	r2, [r3, #4]
20002840:	68e1      	ldr	r1, [r4, #12]
20002842:	e751      	b.n	200026e8 <_malloc_r+0x44>
20002844:	4423      	add	r3, r4
20002846:	685a      	ldr	r2, [r3, #4]
20002848:	4630      	mov	r0, r6
2000284a:	f042 0201 	orr.w	r2, r2, #1
2000284e:	605a      	str	r2, [r3, #4]
20002850:	3408      	adds	r4, #8
20002852:	f000 fa73 	bl	20002d3c <__malloc_unlock>
20002856:	4620      	mov	r0, r4
20002858:	b003      	add	sp, #12
2000285a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000285e:	68bc      	ldr	r4, [r7, #8]
20002860:	6863      	ldr	r3, [r4, #4]
20002862:	f023 0803 	bic.w	r8, r3, #3
20002866:	4545      	cmp	r5, r8
20002868:	d804      	bhi.n	20002874 <_malloc_r+0x1d0>
2000286a:	ebc5 0308 	rsb	r3, r5, r8
2000286e:	2b0f      	cmp	r3, #15
20002870:	f300 808c 	bgt.w	2000298c <_malloc_r+0x2e8>
20002874:	4b53      	ldr	r3, [pc, #332]	; (200029c4 <_malloc_r+0x320>)
20002876:	f8df a15c 	ldr.w	sl, [pc, #348]	; 200029d4 <_malloc_r+0x330>
2000287a:	681a      	ldr	r2, [r3, #0]
2000287c:	f8da 3000 	ldr.w	r3, [sl]
20002880:	442a      	add	r2, r5
20002882:	3301      	adds	r3, #1
20002884:	eb04 0b08 	add.w	fp, r4, r8
20002888:	f000 8151 	beq.w	20002b2e <_malloc_r+0x48a>
2000288c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
20002890:	320f      	adds	r2, #15
20002892:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
20002896:	f022 020f 	bic.w	r2, r2, #15
2000289a:	4611      	mov	r1, r2
2000289c:	4630      	mov	r0, r6
2000289e:	9201      	str	r2, [sp, #4]
200028a0:	f000 fa4e 	bl	20002d40 <_sbrk_r>
200028a4:	f1b0 3fff 	cmp.w	r0, #4294967295
200028a8:	4681      	mov	r9, r0
200028aa:	9a01      	ldr	r2, [sp, #4]
200028ac:	f000 8148 	beq.w	20002b40 <_malloc_r+0x49c>
200028b0:	4583      	cmp	fp, r0
200028b2:	f200 80ef 	bhi.w	20002a94 <_malloc_r+0x3f0>
200028b6:	4b44      	ldr	r3, [pc, #272]	; (200029c8 <_malloc_r+0x324>)
200028b8:	45cb      	cmp	fp, r9
200028ba:	6819      	ldr	r1, [r3, #0]
200028bc:	4411      	add	r1, r2
200028be:	6019      	str	r1, [r3, #0]
200028c0:	f000 8143 	beq.w	20002b4a <_malloc_r+0x4a6>
200028c4:	f8da 0000 	ldr.w	r0, [sl]
200028c8:	f8df e108 	ldr.w	lr, [pc, #264]	; 200029d4 <_malloc_r+0x330>
200028cc:	3001      	adds	r0, #1
200028ce:	bf1b      	ittet	ne
200028d0:	ebcb 0b09 	rsbne	fp, fp, r9
200028d4:	4459      	addne	r1, fp
200028d6:	f8ce 9000 	streq.w	r9, [lr]
200028da:	6019      	strne	r1, [r3, #0]
200028dc:	f019 0107 	ands.w	r1, r9, #7
200028e0:	f000 8108 	beq.w	20002af4 <_malloc_r+0x450>
200028e4:	f1c1 0008 	rsb	r0, r1, #8
200028e8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
200028ec:	4481      	add	r9, r0
200028ee:	3108      	adds	r1, #8
200028f0:	444a      	add	r2, r9
200028f2:	f3c2 020b 	ubfx	r2, r2, #0, #12
200028f6:	ebc2 0a01 	rsb	sl, r2, r1
200028fa:	4651      	mov	r1, sl
200028fc:	4630      	mov	r0, r6
200028fe:	9301      	str	r3, [sp, #4]
20002900:	f000 fa1e 	bl	20002d40 <_sbrk_r>
20002904:	1c43      	adds	r3, r0, #1
20002906:	9b01      	ldr	r3, [sp, #4]
20002908:	f000 812d 	beq.w	20002b66 <_malloc_r+0x4c2>
2000290c:	ebc9 0200 	rsb	r2, r9, r0
20002910:	4452      	add	r2, sl
20002912:	f042 0201 	orr.w	r2, r2, #1
20002916:	6819      	ldr	r1, [r3, #0]
20002918:	42bc      	cmp	r4, r7
2000291a:	4451      	add	r1, sl
2000291c:	f8c7 9008 	str.w	r9, [r7, #8]
20002920:	6019      	str	r1, [r3, #0]
20002922:	f8c9 2004 	str.w	r2, [r9, #4]
20002926:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 200029c8 <_malloc_r+0x324>
2000292a:	d016      	beq.n	2000295a <_malloc_r+0x2b6>
2000292c:	f1b8 0f0f 	cmp.w	r8, #15
20002930:	f240 80ef 	bls.w	20002b12 <_malloc_r+0x46e>
20002934:	6862      	ldr	r2, [r4, #4]
20002936:	f1a8 030c 	sub.w	r3, r8, #12
2000293a:	f023 0307 	bic.w	r3, r3, #7
2000293e:	f002 0201 	and.w	r2, r2, #1
20002942:	18e0      	adds	r0, r4, r3
20002944:	f04f 0e05 	mov.w	lr, #5
20002948:	431a      	orrs	r2, r3
2000294a:	2b0f      	cmp	r3, #15
2000294c:	6062      	str	r2, [r4, #4]
2000294e:	f8c0 e004 	str.w	lr, [r0, #4]
20002952:	f8c0 e008 	str.w	lr, [r0, #8]
20002956:	f200 810a 	bhi.w	20002b6e <_malloc_r+0x4ca>
2000295a:	4b1c      	ldr	r3, [pc, #112]	; (200029cc <_malloc_r+0x328>)
2000295c:	68bc      	ldr	r4, [r7, #8]
2000295e:	681a      	ldr	r2, [r3, #0]
20002960:	4291      	cmp	r1, r2
20002962:	bf88      	it	hi
20002964:	6019      	strhi	r1, [r3, #0]
20002966:	4b1a      	ldr	r3, [pc, #104]	; (200029d0 <_malloc_r+0x32c>)
20002968:	681a      	ldr	r2, [r3, #0]
2000296a:	4291      	cmp	r1, r2
2000296c:	6862      	ldr	r2, [r4, #4]
2000296e:	bf88      	it	hi
20002970:	6019      	strhi	r1, [r3, #0]
20002972:	f022 0203 	bic.w	r2, r2, #3
20002976:	4295      	cmp	r5, r2
20002978:	eba2 0305 	sub.w	r3, r2, r5
2000297c:	d801      	bhi.n	20002982 <_malloc_r+0x2de>
2000297e:	2b0f      	cmp	r3, #15
20002980:	dc04      	bgt.n	2000298c <_malloc_r+0x2e8>
20002982:	4630      	mov	r0, r6
20002984:	f000 f9da 	bl	20002d3c <__malloc_unlock>
20002988:	2400      	movs	r4, #0
2000298a:	e6b7      	b.n	200026fc <_malloc_r+0x58>
2000298c:	f045 0201 	orr.w	r2, r5, #1
20002990:	f043 0301 	orr.w	r3, r3, #1
20002994:	4425      	add	r5, r4
20002996:	6062      	str	r2, [r4, #4]
20002998:	4630      	mov	r0, r6
2000299a:	60bd      	str	r5, [r7, #8]
2000299c:	3408      	adds	r4, #8
2000299e:	606b      	str	r3, [r5, #4]
200029a0:	f000 f9cc 	bl	20002d3c <__malloc_unlock>
200029a4:	4620      	mov	r0, r4
200029a6:	b003      	add	sp, #12
200029a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200029ac:	2814      	cmp	r0, #20
200029ae:	d969      	bls.n	20002a84 <_malloc_r+0x3e0>
200029b0:	2854      	cmp	r0, #84	; 0x54
200029b2:	f200 8098 	bhi.w	20002ae6 <_malloc_r+0x442>
200029b6:	0b28      	lsrs	r0, r5, #12
200029b8:	306e      	adds	r0, #110	; 0x6e
200029ba:	0041      	lsls	r1, r0, #1
200029bc:	e6b2      	b.n	20002724 <_malloc_r+0x80>
200029be:	bf00      	nop
200029c0:	20003554 	.word	0x20003554
200029c4:	200039ac 	.word	0x200039ac
200029c8:	200039b0 	.word	0x200039b0
200029cc:	200039a8 	.word	0x200039a8
200029d0:	200039a4 	.word	0x200039a4
200029d4:	20003960 	.word	0x20003960
200029d8:	0a5a      	lsrs	r2, r3, #9
200029da:	2a04      	cmp	r2, #4
200029dc:	d955      	bls.n	20002a8a <_malloc_r+0x3e6>
200029de:	2a14      	cmp	r2, #20
200029e0:	f200 80a7 	bhi.w	20002b32 <_malloc_r+0x48e>
200029e4:	325b      	adds	r2, #91	; 0x5b
200029e6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
200029ea:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
200029ee:	f8dc 1008 	ldr.w	r1, [ip, #8]
200029f2:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 20002bac <_malloc_r+0x508>
200029f6:	4561      	cmp	r1, ip
200029f8:	d07f      	beq.n	20002afa <_malloc_r+0x456>
200029fa:	684a      	ldr	r2, [r1, #4]
200029fc:	f022 0203 	bic.w	r2, r2, #3
20002a00:	4293      	cmp	r3, r2
20002a02:	d202      	bcs.n	20002a0a <_malloc_r+0x366>
20002a04:	6889      	ldr	r1, [r1, #8]
20002a06:	458c      	cmp	ip, r1
20002a08:	d1f7      	bne.n	200029fa <_malloc_r+0x356>
20002a0a:	68ca      	ldr	r2, [r1, #12]
20002a0c:	687b      	ldr	r3, [r7, #4]
20002a0e:	60e2      	str	r2, [r4, #12]
20002a10:	60a1      	str	r1, [r4, #8]
20002a12:	6094      	str	r4, [r2, #8]
20002a14:	60cc      	str	r4, [r1, #12]
20002a16:	e6c7      	b.n	200027a8 <_malloc_r+0x104>
20002a18:	f045 0701 	orr.w	r7, r5, #1
20002a1c:	f042 0301 	orr.w	r3, r2, #1
20002a20:	4425      	add	r5, r4
20002a22:	6067      	str	r7, [r4, #4]
20002a24:	4630      	mov	r0, r6
20002a26:	614d      	str	r5, [r1, #20]
20002a28:	610d      	str	r5, [r1, #16]
20002a2a:	f8c5 e00c 	str.w	lr, [r5, #12]
20002a2e:	f8c5 e008 	str.w	lr, [r5, #8]
20002a32:	606b      	str	r3, [r5, #4]
20002a34:	50aa      	str	r2, [r5, r2]
20002a36:	3408      	adds	r4, #8
20002a38:	f000 f980 	bl	20002d3c <__malloc_unlock>
20002a3c:	e65e      	b.n	200026fc <_malloc_r+0x58>
20002a3e:	684b      	ldr	r3, [r1, #4]
20002a40:	e6b2      	b.n	200027a8 <_malloc_r+0x104>
20002a42:	f109 0901 	add.w	r9, r9, #1
20002a46:	f019 0f03 	tst.w	r9, #3
20002a4a:	f10c 0c08 	add.w	ip, ip, #8
20002a4e:	f47f aebd 	bne.w	200027cc <_malloc_r+0x128>
20002a52:	e02c      	b.n	20002aae <_malloc_r+0x40a>
20002a54:	f104 0308 	add.w	r3, r4, #8
20002a58:	6964      	ldr	r4, [r4, #20]
20002a5a:	42a3      	cmp	r3, r4
20002a5c:	bf08      	it	eq
20002a5e:	3002      	addeq	r0, #2
20002a60:	f43f ae75 	beq.w	2000274e <_malloc_r+0xaa>
20002a64:	e63a      	b.n	200026dc <_malloc_r+0x38>
20002a66:	461c      	mov	r4, r3
20002a68:	441a      	add	r2, r3
20002a6a:	6851      	ldr	r1, [r2, #4]
20002a6c:	68db      	ldr	r3, [r3, #12]
20002a6e:	f854 5f08 	ldr.w	r5, [r4, #8]!
20002a72:	f041 0101 	orr.w	r1, r1, #1
20002a76:	6051      	str	r1, [r2, #4]
20002a78:	4630      	mov	r0, r6
20002a7a:	60eb      	str	r3, [r5, #12]
20002a7c:	609d      	str	r5, [r3, #8]
20002a7e:	f000 f95d 	bl	20002d3c <__malloc_unlock>
20002a82:	e63b      	b.n	200026fc <_malloc_r+0x58>
20002a84:	305b      	adds	r0, #91	; 0x5b
20002a86:	0041      	lsls	r1, r0, #1
20002a88:	e64c      	b.n	20002724 <_malloc_r+0x80>
20002a8a:	099a      	lsrs	r2, r3, #6
20002a8c:	3238      	adds	r2, #56	; 0x38
20002a8e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
20002a92:	e7aa      	b.n	200029ea <_malloc_r+0x346>
20002a94:	42bc      	cmp	r4, r7
20002a96:	4b45      	ldr	r3, [pc, #276]	; (20002bac <_malloc_r+0x508>)
20002a98:	f43f af0d 	beq.w	200028b6 <_malloc_r+0x212>
20002a9c:	689c      	ldr	r4, [r3, #8]
20002a9e:	6862      	ldr	r2, [r4, #4]
20002aa0:	f022 0203 	bic.w	r2, r2, #3
20002aa4:	e767      	b.n	20002976 <_malloc_r+0x2d2>
20002aa6:	f8d8 8000 	ldr.w	r8, [r8]
20002aaa:	4598      	cmp	r8, r3
20002aac:	d17c      	bne.n	20002ba8 <_malloc_r+0x504>
20002aae:	f010 0f03 	tst.w	r0, #3
20002ab2:	f1a8 0308 	sub.w	r3, r8, #8
20002ab6:	f100 30ff 	add.w	r0, r0, #4294967295
20002aba:	d1f4      	bne.n	20002aa6 <_malloc_r+0x402>
20002abc:	687b      	ldr	r3, [r7, #4]
20002abe:	ea23 0304 	bic.w	r3, r3, r4
20002ac2:	607b      	str	r3, [r7, #4]
20002ac4:	0064      	lsls	r4, r4, #1
20002ac6:	429c      	cmp	r4, r3
20002ac8:	f63f aec9 	bhi.w	2000285e <_malloc_r+0x1ba>
20002acc:	2c00      	cmp	r4, #0
20002ace:	f43f aec6 	beq.w	2000285e <_malloc_r+0x1ba>
20002ad2:	4223      	tst	r3, r4
20002ad4:	4648      	mov	r0, r9
20002ad6:	f47f ae75 	bne.w	200027c4 <_malloc_r+0x120>
20002ada:	0064      	lsls	r4, r4, #1
20002adc:	4223      	tst	r3, r4
20002ade:	f100 0004 	add.w	r0, r0, #4
20002ae2:	d0fa      	beq.n	20002ada <_malloc_r+0x436>
20002ae4:	e66e      	b.n	200027c4 <_malloc_r+0x120>
20002ae6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
20002aea:	d818      	bhi.n	20002b1e <_malloc_r+0x47a>
20002aec:	0be8      	lsrs	r0, r5, #15
20002aee:	3077      	adds	r0, #119	; 0x77
20002af0:	0041      	lsls	r1, r0, #1
20002af2:	e617      	b.n	20002724 <_malloc_r+0x80>
20002af4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20002af8:	e6fa      	b.n	200028f0 <_malloc_r+0x24c>
20002afa:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002afe:	1092      	asrs	r2, r2, #2
20002b00:	f04f 0c01 	mov.w	ip, #1
20002b04:	fa0c f202 	lsl.w	r2, ip, r2
20002b08:	4313      	orrs	r3, r2
20002b0a:	f8c8 3004 	str.w	r3, [r8, #4]
20002b0e:	460a      	mov	r2, r1
20002b10:	e77d      	b.n	20002a0e <_malloc_r+0x36a>
20002b12:	2301      	movs	r3, #1
20002b14:	f8c9 3004 	str.w	r3, [r9, #4]
20002b18:	464c      	mov	r4, r9
20002b1a:	2200      	movs	r2, #0
20002b1c:	e72b      	b.n	20002976 <_malloc_r+0x2d2>
20002b1e:	f240 5354 	movw	r3, #1364	; 0x554
20002b22:	4298      	cmp	r0, r3
20002b24:	d81c      	bhi.n	20002b60 <_malloc_r+0x4bc>
20002b26:	0ca8      	lsrs	r0, r5, #18
20002b28:	307c      	adds	r0, #124	; 0x7c
20002b2a:	0041      	lsls	r1, r0, #1
20002b2c:	e5fa      	b.n	20002724 <_malloc_r+0x80>
20002b2e:	3210      	adds	r2, #16
20002b30:	e6b3      	b.n	2000289a <_malloc_r+0x1f6>
20002b32:	2a54      	cmp	r2, #84	; 0x54
20002b34:	d823      	bhi.n	20002b7e <_malloc_r+0x4da>
20002b36:	0b1a      	lsrs	r2, r3, #12
20002b38:	326e      	adds	r2, #110	; 0x6e
20002b3a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
20002b3e:	e754      	b.n	200029ea <_malloc_r+0x346>
20002b40:	68bc      	ldr	r4, [r7, #8]
20002b42:	6862      	ldr	r2, [r4, #4]
20002b44:	f022 0203 	bic.w	r2, r2, #3
20002b48:	e715      	b.n	20002976 <_malloc_r+0x2d2>
20002b4a:	f3cb 000b 	ubfx	r0, fp, #0, #12
20002b4e:	2800      	cmp	r0, #0
20002b50:	f47f aeb8 	bne.w	200028c4 <_malloc_r+0x220>
20002b54:	4442      	add	r2, r8
20002b56:	68bb      	ldr	r3, [r7, #8]
20002b58:	f042 0201 	orr.w	r2, r2, #1
20002b5c:	605a      	str	r2, [r3, #4]
20002b5e:	e6fc      	b.n	2000295a <_malloc_r+0x2b6>
20002b60:	21fc      	movs	r1, #252	; 0xfc
20002b62:	207e      	movs	r0, #126	; 0x7e
20002b64:	e5de      	b.n	20002724 <_malloc_r+0x80>
20002b66:	2201      	movs	r2, #1
20002b68:	f04f 0a00 	mov.w	sl, #0
20002b6c:	e6d3      	b.n	20002916 <_malloc_r+0x272>
20002b6e:	f104 0108 	add.w	r1, r4, #8
20002b72:	4630      	mov	r0, r6
20002b74:	f000 f96a 	bl	20002e4c <_free_r>
20002b78:	f8da 1000 	ldr.w	r1, [sl]
20002b7c:	e6ed      	b.n	2000295a <_malloc_r+0x2b6>
20002b7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002b82:	d804      	bhi.n	20002b8e <_malloc_r+0x4ea>
20002b84:	0bda      	lsrs	r2, r3, #15
20002b86:	3277      	adds	r2, #119	; 0x77
20002b88:	ea4f 0c42 	mov.w	ip, r2, lsl #1
20002b8c:	e72d      	b.n	200029ea <_malloc_r+0x346>
20002b8e:	f240 5154 	movw	r1, #1364	; 0x554
20002b92:	428a      	cmp	r2, r1
20002b94:	d804      	bhi.n	20002ba0 <_malloc_r+0x4fc>
20002b96:	0c9a      	lsrs	r2, r3, #18
20002b98:	327c      	adds	r2, #124	; 0x7c
20002b9a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
20002b9e:	e724      	b.n	200029ea <_malloc_r+0x346>
20002ba0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
20002ba4:	227e      	movs	r2, #126	; 0x7e
20002ba6:	e720      	b.n	200029ea <_malloc_r+0x346>
20002ba8:	687b      	ldr	r3, [r7, #4]
20002baa:	e78b      	b.n	20002ac4 <_malloc_r+0x420>
20002bac:	20003554 	.word	0x20003554

20002bb0 <memcpy>:
memcpy():
20002bb0:	4684      	mov	ip, r0
20002bb2:	ea41 0300 	orr.w	r3, r1, r0
20002bb6:	f013 0303 	ands.w	r3, r3, #3
20002bba:	d149      	bne.n	20002c50 <memcpy+0xa0>
20002bbc:	3a40      	subs	r2, #64	; 0x40
20002bbe:	d323      	bcc.n	20002c08 <memcpy+0x58>
20002bc0:	680b      	ldr	r3, [r1, #0]
20002bc2:	6003      	str	r3, [r0, #0]
20002bc4:	684b      	ldr	r3, [r1, #4]
20002bc6:	6043      	str	r3, [r0, #4]
20002bc8:	688b      	ldr	r3, [r1, #8]
20002bca:	6083      	str	r3, [r0, #8]
20002bcc:	68cb      	ldr	r3, [r1, #12]
20002bce:	60c3      	str	r3, [r0, #12]
20002bd0:	690b      	ldr	r3, [r1, #16]
20002bd2:	6103      	str	r3, [r0, #16]
20002bd4:	694b      	ldr	r3, [r1, #20]
20002bd6:	6143      	str	r3, [r0, #20]
20002bd8:	698b      	ldr	r3, [r1, #24]
20002bda:	6183      	str	r3, [r0, #24]
20002bdc:	69cb      	ldr	r3, [r1, #28]
20002bde:	61c3      	str	r3, [r0, #28]
20002be0:	6a0b      	ldr	r3, [r1, #32]
20002be2:	6203      	str	r3, [r0, #32]
20002be4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
20002be6:	6243      	str	r3, [r0, #36]	; 0x24
20002be8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
20002bea:	6283      	str	r3, [r0, #40]	; 0x28
20002bec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
20002bee:	62c3      	str	r3, [r0, #44]	; 0x2c
20002bf0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
20002bf2:	6303      	str	r3, [r0, #48]	; 0x30
20002bf4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
20002bf6:	6343      	str	r3, [r0, #52]	; 0x34
20002bf8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
20002bfa:	6383      	str	r3, [r0, #56]	; 0x38
20002bfc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
20002bfe:	63c3      	str	r3, [r0, #60]	; 0x3c
20002c00:	3040      	adds	r0, #64	; 0x40
20002c02:	3140      	adds	r1, #64	; 0x40
20002c04:	3a40      	subs	r2, #64	; 0x40
20002c06:	d2db      	bcs.n	20002bc0 <memcpy+0x10>
20002c08:	3230      	adds	r2, #48	; 0x30
20002c0a:	d30b      	bcc.n	20002c24 <memcpy+0x74>
20002c0c:	680b      	ldr	r3, [r1, #0]
20002c0e:	6003      	str	r3, [r0, #0]
20002c10:	684b      	ldr	r3, [r1, #4]
20002c12:	6043      	str	r3, [r0, #4]
20002c14:	688b      	ldr	r3, [r1, #8]
20002c16:	6083      	str	r3, [r0, #8]
20002c18:	68cb      	ldr	r3, [r1, #12]
20002c1a:	60c3      	str	r3, [r0, #12]
20002c1c:	3010      	adds	r0, #16
20002c1e:	3110      	adds	r1, #16
20002c20:	3a10      	subs	r2, #16
20002c22:	d2f3      	bcs.n	20002c0c <memcpy+0x5c>
20002c24:	320c      	adds	r2, #12
20002c26:	d305      	bcc.n	20002c34 <memcpy+0x84>
20002c28:	f851 3b04 	ldr.w	r3, [r1], #4
20002c2c:	f840 3b04 	str.w	r3, [r0], #4
20002c30:	3a04      	subs	r2, #4
20002c32:	d2f9      	bcs.n	20002c28 <memcpy+0x78>
20002c34:	3204      	adds	r2, #4
20002c36:	d008      	beq.n	20002c4a <memcpy+0x9a>
20002c38:	07d2      	lsls	r2, r2, #31
20002c3a:	bf1c      	itt	ne
20002c3c:	f811 3b01 	ldrbne.w	r3, [r1], #1
20002c40:	f800 3b01 	strbne.w	r3, [r0], #1
20002c44:	d301      	bcc.n	20002c4a <memcpy+0x9a>
20002c46:	880b      	ldrh	r3, [r1, #0]
20002c48:	8003      	strh	r3, [r0, #0]
20002c4a:	4660      	mov	r0, ip
20002c4c:	4770      	bx	lr
20002c4e:	bf00      	nop
20002c50:	2a08      	cmp	r2, #8
20002c52:	d313      	bcc.n	20002c7c <memcpy+0xcc>
20002c54:	078b      	lsls	r3, r1, #30
20002c56:	d0b1      	beq.n	20002bbc <memcpy+0xc>
20002c58:	f010 0303 	ands.w	r3, r0, #3
20002c5c:	d0ae      	beq.n	20002bbc <memcpy+0xc>
20002c5e:	f1c3 0304 	rsb	r3, r3, #4
20002c62:	1ad2      	subs	r2, r2, r3
20002c64:	07db      	lsls	r3, r3, #31
20002c66:	bf1c      	itt	ne
20002c68:	f811 3b01 	ldrbne.w	r3, [r1], #1
20002c6c:	f800 3b01 	strbne.w	r3, [r0], #1
20002c70:	d3a4      	bcc.n	20002bbc <memcpy+0xc>
20002c72:	f831 3b02 	ldrh.w	r3, [r1], #2
20002c76:	f820 3b02 	strh.w	r3, [r0], #2
20002c7a:	e79f      	b.n	20002bbc <memcpy+0xc>
20002c7c:	3a04      	subs	r2, #4
20002c7e:	d3d9      	bcc.n	20002c34 <memcpy+0x84>
20002c80:	3a01      	subs	r2, #1
20002c82:	f811 3b01 	ldrb.w	r3, [r1], #1
20002c86:	f800 3b01 	strb.w	r3, [r0], #1
20002c8a:	d2f9      	bcs.n	20002c80 <memcpy+0xd0>
20002c8c:	780b      	ldrb	r3, [r1, #0]
20002c8e:	7003      	strb	r3, [r0, #0]
20002c90:	784b      	ldrb	r3, [r1, #1]
20002c92:	7043      	strb	r3, [r0, #1]
20002c94:	788b      	ldrb	r3, [r1, #2]
20002c96:	7083      	strb	r3, [r0, #2]
20002c98:	4660      	mov	r0, ip
20002c9a:	4770      	bx	lr

20002c9c <memset>:
memset():
20002c9c:	b470      	push	{r4, r5, r6}
20002c9e:	0784      	lsls	r4, r0, #30
20002ca0:	d046      	beq.n	20002d30 <memset+0x94>
20002ca2:	1e54      	subs	r4, r2, #1
20002ca4:	2a00      	cmp	r2, #0
20002ca6:	d041      	beq.n	20002d2c <memset+0x90>
20002ca8:	b2cd      	uxtb	r5, r1
20002caa:	4603      	mov	r3, r0
20002cac:	e002      	b.n	20002cb4 <memset+0x18>
20002cae:	1e62      	subs	r2, r4, #1
20002cb0:	b3e4      	cbz	r4, 20002d2c <memset+0x90>
20002cb2:	4614      	mov	r4, r2
20002cb4:	f803 5b01 	strb.w	r5, [r3], #1
20002cb8:	079a      	lsls	r2, r3, #30
20002cba:	d1f8      	bne.n	20002cae <memset+0x12>
20002cbc:	2c03      	cmp	r4, #3
20002cbe:	d92e      	bls.n	20002d1e <memset+0x82>
20002cc0:	b2cd      	uxtb	r5, r1
20002cc2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
20002cc6:	2c0f      	cmp	r4, #15
20002cc8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
20002ccc:	d919      	bls.n	20002d02 <memset+0x66>
20002cce:	4626      	mov	r6, r4
20002cd0:	f103 0210 	add.w	r2, r3, #16
20002cd4:	3e10      	subs	r6, #16
20002cd6:	2e0f      	cmp	r6, #15
20002cd8:	f842 5c10 	str.w	r5, [r2, #-16]
20002cdc:	f842 5c0c 	str.w	r5, [r2, #-12]
20002ce0:	f842 5c08 	str.w	r5, [r2, #-8]
20002ce4:	f842 5c04 	str.w	r5, [r2, #-4]
20002ce8:	f102 0210 	add.w	r2, r2, #16
20002cec:	d8f2      	bhi.n	20002cd4 <memset+0x38>
20002cee:	f1a4 0210 	sub.w	r2, r4, #16
20002cf2:	f022 020f 	bic.w	r2, r2, #15
20002cf6:	f004 040f 	and.w	r4, r4, #15
20002cfa:	3210      	adds	r2, #16
20002cfc:	2c03      	cmp	r4, #3
20002cfe:	4413      	add	r3, r2
20002d00:	d90d      	bls.n	20002d1e <memset+0x82>
20002d02:	461e      	mov	r6, r3
20002d04:	4622      	mov	r2, r4
20002d06:	3a04      	subs	r2, #4
20002d08:	2a03      	cmp	r2, #3
20002d0a:	f846 5b04 	str.w	r5, [r6], #4
20002d0e:	d8fa      	bhi.n	20002d06 <memset+0x6a>
20002d10:	1f22      	subs	r2, r4, #4
20002d12:	f022 0203 	bic.w	r2, r2, #3
20002d16:	3204      	adds	r2, #4
20002d18:	4413      	add	r3, r2
20002d1a:	f004 0403 	and.w	r4, r4, #3
20002d1e:	b12c      	cbz	r4, 20002d2c <memset+0x90>
20002d20:	b2c9      	uxtb	r1, r1
20002d22:	441c      	add	r4, r3
20002d24:	f803 1b01 	strb.w	r1, [r3], #1
20002d28:	42a3      	cmp	r3, r4
20002d2a:	d1fb      	bne.n	20002d24 <memset+0x88>
20002d2c:	bc70      	pop	{r4, r5, r6}
20002d2e:	4770      	bx	lr
20002d30:	4614      	mov	r4, r2
20002d32:	4603      	mov	r3, r0
20002d34:	e7c2      	b.n	20002cbc <memset+0x20>
20002d36:	bf00      	nop

20002d38 <__malloc_lock>:
__malloc_lock():
20002d38:	4770      	bx	lr
20002d3a:	bf00      	nop

20002d3c <__malloc_unlock>:
__malloc_unlock():
20002d3c:	4770      	bx	lr
20002d3e:	bf00      	nop

20002d40 <_sbrk_r>:
_sbrk_r():
20002d40:	b538      	push	{r3, r4, r5, lr}
20002d42:	4c07      	ldr	r4, [pc, #28]	; (20002d60 <_sbrk_r+0x20>)
20002d44:	2300      	movs	r3, #0
20002d46:	4605      	mov	r5, r0
20002d48:	4608      	mov	r0, r1
20002d4a:	6023      	str	r3, [r4, #0]
20002d4c:	f7fe fcee 	bl	2000172c <_sbrk>
20002d50:	1c43      	adds	r3, r0, #1
20002d52:	d000      	beq.n	20002d56 <_sbrk_r+0x16>
20002d54:	bd38      	pop	{r3, r4, r5, pc}
20002d56:	6823      	ldr	r3, [r4, #0]
20002d58:	2b00      	cmp	r3, #0
20002d5a:	d0fb      	beq.n	20002d54 <_sbrk_r+0x14>
20002d5c:	602b      	str	r3, [r5, #0]
20002d5e:	bd38      	pop	{r3, r4, r5, pc}
20002d60:	20003b58 	.word	0x20003b58

20002d64 <register_fini>:
register_fini():
20002d64:	4b02      	ldr	r3, [pc, #8]	; (20002d70 <register_fini+0xc>)
20002d66:	b113      	cbz	r3, 20002d6e <register_fini+0xa>
20002d68:	4802      	ldr	r0, [pc, #8]	; (20002d74 <register_fini+0x10>)
20002d6a:	f000 b805 	b.w	20002d78 <atexit>
20002d6e:	4770      	bx	lr
20002d70:	00000000 	.word	0x00000000
20002d74:	20002d85 	.word	0x20002d85

20002d78 <atexit>:
atexit():
20002d78:	4601      	mov	r1, r0
20002d7a:	2000      	movs	r0, #0
20002d7c:	4602      	mov	r2, r0
20002d7e:	4603      	mov	r3, r0
20002d80:	f000 b93c 	b.w	20002ffc <__register_exitproc>

20002d84 <__libc_fini_array>:
__libc_fini_array():
20002d84:	b538      	push	{r3, r4, r5, lr}
20002d86:	4b08      	ldr	r3, [pc, #32]	; (20002da8 <__libc_fini_array+0x24>)
20002d88:	4d08      	ldr	r5, [pc, #32]	; (20002dac <__libc_fini_array+0x28>)
20002d8a:	1aed      	subs	r5, r5, r3
20002d8c:	10ac      	asrs	r4, r5, #2
20002d8e:	bf18      	it	ne
20002d90:	18ed      	addne	r5, r5, r3
20002d92:	d005      	beq.n	20002da0 <__libc_fini_array+0x1c>
20002d94:	3c01      	subs	r4, #1
20002d96:	f855 3d04 	ldr.w	r3, [r5, #-4]!
20002d9a:	4798      	blx	r3
20002d9c:	2c00      	cmp	r4, #0
20002d9e:	d1f9      	bne.n	20002d94 <__libc_fini_array+0x10>
20002da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
20002da4:	f000 b9a0 	b.w	200030e8 <_fini>
20002da8:	200030fc 	.word	0x200030fc
20002dac:	20003100 	.word	0x20003100

20002db0 <_malloc_trim_r>:
_malloc_trim_r():
20002db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002db2:	460c      	mov	r4, r1
20002db4:	4f22      	ldr	r7, [pc, #136]	; (20002e40 <_malloc_trim_r+0x90>)
20002db6:	4606      	mov	r6, r0
20002db8:	f7ff ffbe 	bl	20002d38 <__malloc_lock>
20002dbc:	68bb      	ldr	r3, [r7, #8]
20002dbe:	685d      	ldr	r5, [r3, #4]
20002dc0:	f025 0503 	bic.w	r5, r5, #3
20002dc4:	1b29      	subs	r1, r5, r4
20002dc6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
20002dca:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
20002dce:	f021 010f 	bic.w	r1, r1, #15
20002dd2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
20002dd6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
20002dda:	db07      	blt.n	20002dec <_malloc_trim_r+0x3c>
20002ddc:	4630      	mov	r0, r6
20002dde:	2100      	movs	r1, #0
20002de0:	f7ff ffae 	bl	20002d40 <_sbrk_r>
20002de4:	68bb      	ldr	r3, [r7, #8]
20002de6:	442b      	add	r3, r5
20002de8:	4298      	cmp	r0, r3
20002dea:	d004      	beq.n	20002df6 <_malloc_trim_r+0x46>
20002dec:	4630      	mov	r0, r6
20002dee:	f7ff ffa5 	bl	20002d3c <__malloc_unlock>
20002df2:	2000      	movs	r0, #0
20002df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002df6:	4630      	mov	r0, r6
20002df8:	4261      	negs	r1, r4
20002dfa:	f7ff ffa1 	bl	20002d40 <_sbrk_r>
20002dfe:	3001      	adds	r0, #1
20002e00:	d00d      	beq.n	20002e1e <_malloc_trim_r+0x6e>
20002e02:	4b10      	ldr	r3, [pc, #64]	; (20002e44 <_malloc_trim_r+0x94>)
20002e04:	68ba      	ldr	r2, [r7, #8]
20002e06:	6819      	ldr	r1, [r3, #0]
20002e08:	1b2d      	subs	r5, r5, r4
20002e0a:	f045 0501 	orr.w	r5, r5, #1
20002e0e:	4630      	mov	r0, r6
20002e10:	1b09      	subs	r1, r1, r4
20002e12:	6055      	str	r5, [r2, #4]
20002e14:	6019      	str	r1, [r3, #0]
20002e16:	f7ff ff91 	bl	20002d3c <__malloc_unlock>
20002e1a:	2001      	movs	r0, #1
20002e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002e1e:	4630      	mov	r0, r6
20002e20:	2100      	movs	r1, #0
20002e22:	f7ff ff8d 	bl	20002d40 <_sbrk_r>
20002e26:	68ba      	ldr	r2, [r7, #8]
20002e28:	1a83      	subs	r3, r0, r2
20002e2a:	2b0f      	cmp	r3, #15
20002e2c:	ddde      	ble.n	20002dec <_malloc_trim_r+0x3c>
20002e2e:	4c06      	ldr	r4, [pc, #24]	; (20002e48 <_malloc_trim_r+0x98>)
20002e30:	4904      	ldr	r1, [pc, #16]	; (20002e44 <_malloc_trim_r+0x94>)
20002e32:	6824      	ldr	r4, [r4, #0]
20002e34:	f043 0301 	orr.w	r3, r3, #1
20002e38:	1b00      	subs	r0, r0, r4
20002e3a:	6053      	str	r3, [r2, #4]
20002e3c:	6008      	str	r0, [r1, #0]
20002e3e:	e7d5      	b.n	20002dec <_malloc_trim_r+0x3c>
20002e40:	20003554 	.word	0x20003554
20002e44:	200039b0 	.word	0x200039b0
20002e48:	20003960 	.word	0x20003960

20002e4c <_free_r>:
_free_r():
20002e4c:	2900      	cmp	r1, #0
20002e4e:	d04e      	beq.n	20002eee <_free_r+0xa2>
20002e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002e54:	460c      	mov	r4, r1
20002e56:	4680      	mov	r8, r0
20002e58:	f7ff ff6e 	bl	20002d38 <__malloc_lock>
20002e5c:	f854 7c04 	ldr.w	r7, [r4, #-4]
20002e60:	4962      	ldr	r1, [pc, #392]	; (20002fec <_free_r+0x1a0>)
20002e62:	f1a4 0508 	sub.w	r5, r4, #8
20002e66:	f027 0201 	bic.w	r2, r7, #1
20002e6a:	18ab      	adds	r3, r5, r2
20002e6c:	688e      	ldr	r6, [r1, #8]
20002e6e:	6858      	ldr	r0, [r3, #4]
20002e70:	429e      	cmp	r6, r3
20002e72:	f020 0003 	bic.w	r0, r0, #3
20002e76:	d05a      	beq.n	20002f2e <_free_r+0xe2>
20002e78:	07fe      	lsls	r6, r7, #31
20002e7a:	6058      	str	r0, [r3, #4]
20002e7c:	d40b      	bmi.n	20002e96 <_free_r+0x4a>
20002e7e:	f854 7c08 	ldr.w	r7, [r4, #-8]
20002e82:	f101 0e08 	add.w	lr, r1, #8
20002e86:	1bed      	subs	r5, r5, r7
20002e88:	68ac      	ldr	r4, [r5, #8]
20002e8a:	443a      	add	r2, r7
20002e8c:	4574      	cmp	r4, lr
20002e8e:	d067      	beq.n	20002f60 <_free_r+0x114>
20002e90:	68ef      	ldr	r7, [r5, #12]
20002e92:	60e7      	str	r7, [r4, #12]
20002e94:	60bc      	str	r4, [r7, #8]
20002e96:	181c      	adds	r4, r3, r0
20002e98:	6864      	ldr	r4, [r4, #4]
20002e9a:	07e4      	lsls	r4, r4, #31
20002e9c:	d40c      	bmi.n	20002eb8 <_free_r+0x6c>
20002e9e:	4f54      	ldr	r7, [pc, #336]	; (20002ff0 <_free_r+0x1a4>)
20002ea0:	689c      	ldr	r4, [r3, #8]
20002ea2:	4402      	add	r2, r0
20002ea4:	42bc      	cmp	r4, r7
20002ea6:	d07c      	beq.n	20002fa2 <_free_r+0x156>
20002ea8:	68d8      	ldr	r0, [r3, #12]
20002eaa:	f042 0301 	orr.w	r3, r2, #1
20002eae:	60e0      	str	r0, [r4, #12]
20002eb0:	6084      	str	r4, [r0, #8]
20002eb2:	606b      	str	r3, [r5, #4]
20002eb4:	50aa      	str	r2, [r5, r2]
20002eb6:	e003      	b.n	20002ec0 <_free_r+0x74>
20002eb8:	f042 0301 	orr.w	r3, r2, #1
20002ebc:	606b      	str	r3, [r5, #4]
20002ebe:	50aa      	str	r2, [r5, r2]
20002ec0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
20002ec4:	d214      	bcs.n	20002ef0 <_free_r+0xa4>
20002ec6:	08d2      	lsrs	r2, r2, #3
20002ec8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
20002ecc:	2401      	movs	r4, #1
20002ece:	6848      	ldr	r0, [r1, #4]
20002ed0:	1092      	asrs	r2, r2, #2
20002ed2:	fa04 f202 	lsl.w	r2, r4, r2
20002ed6:	689c      	ldr	r4, [r3, #8]
20002ed8:	4310      	orrs	r0, r2
20002eda:	60ac      	str	r4, [r5, #8]
20002edc:	60eb      	str	r3, [r5, #12]
20002ede:	6048      	str	r0, [r1, #4]
20002ee0:	609d      	str	r5, [r3, #8]
20002ee2:	60e5      	str	r5, [r4, #12]
20002ee4:	4640      	mov	r0, r8
20002ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002eea:	f7ff bf27 	b.w	20002d3c <__malloc_unlock>
20002eee:	4770      	bx	lr
20002ef0:	0a53      	lsrs	r3, r2, #9
20002ef2:	2b04      	cmp	r3, #4
20002ef4:	d847      	bhi.n	20002f86 <_free_r+0x13a>
20002ef6:	0993      	lsrs	r3, r2, #6
20002ef8:	f103 0438 	add.w	r4, r3, #56	; 0x38
20002efc:	0060      	lsls	r0, r4, #1
20002efe:	eb01 0080 	add.w	r0, r1, r0, lsl #2
20002f02:	6883      	ldr	r3, [r0, #8]
20002f04:	4939      	ldr	r1, [pc, #228]	; (20002fec <_free_r+0x1a0>)
20002f06:	4283      	cmp	r3, r0
20002f08:	d043      	beq.n	20002f92 <_free_r+0x146>
20002f0a:	6859      	ldr	r1, [r3, #4]
20002f0c:	f021 0103 	bic.w	r1, r1, #3
20002f10:	4291      	cmp	r1, r2
20002f12:	d902      	bls.n	20002f1a <_free_r+0xce>
20002f14:	689b      	ldr	r3, [r3, #8]
20002f16:	4298      	cmp	r0, r3
20002f18:	d1f7      	bne.n	20002f0a <_free_r+0xbe>
20002f1a:	68da      	ldr	r2, [r3, #12]
20002f1c:	60ea      	str	r2, [r5, #12]
20002f1e:	60ab      	str	r3, [r5, #8]
20002f20:	4640      	mov	r0, r8
20002f22:	6095      	str	r5, [r2, #8]
20002f24:	60dd      	str	r5, [r3, #12]
20002f26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002f2a:	f7ff bf07 	b.w	20002d3c <__malloc_unlock>
20002f2e:	07ff      	lsls	r7, r7, #31
20002f30:	4402      	add	r2, r0
20002f32:	d407      	bmi.n	20002f44 <_free_r+0xf8>
20002f34:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002f38:	1b2d      	subs	r5, r5, r4
20002f3a:	68eb      	ldr	r3, [r5, #12]
20002f3c:	68a8      	ldr	r0, [r5, #8]
20002f3e:	4422      	add	r2, r4
20002f40:	60c3      	str	r3, [r0, #12]
20002f42:	6098      	str	r0, [r3, #8]
20002f44:	4b2b      	ldr	r3, [pc, #172]	; (20002ff4 <_free_r+0x1a8>)
20002f46:	f042 0001 	orr.w	r0, r2, #1
20002f4a:	681b      	ldr	r3, [r3, #0]
20002f4c:	6068      	str	r0, [r5, #4]
20002f4e:	429a      	cmp	r2, r3
20002f50:	608d      	str	r5, [r1, #8]
20002f52:	d3c7      	bcc.n	20002ee4 <_free_r+0x98>
20002f54:	4b28      	ldr	r3, [pc, #160]	; (20002ff8 <_free_r+0x1ac>)
20002f56:	4640      	mov	r0, r8
20002f58:	6819      	ldr	r1, [r3, #0]
20002f5a:	f7ff ff29 	bl	20002db0 <_malloc_trim_r>
20002f5e:	e7c1      	b.n	20002ee4 <_free_r+0x98>
20002f60:	1819      	adds	r1, r3, r0
20002f62:	6849      	ldr	r1, [r1, #4]
20002f64:	07c9      	lsls	r1, r1, #31
20002f66:	d409      	bmi.n	20002f7c <_free_r+0x130>
20002f68:	68d9      	ldr	r1, [r3, #12]
20002f6a:	4402      	add	r2, r0
20002f6c:	689b      	ldr	r3, [r3, #8]
20002f6e:	f042 0001 	orr.w	r0, r2, #1
20002f72:	60d9      	str	r1, [r3, #12]
20002f74:	608b      	str	r3, [r1, #8]
20002f76:	6068      	str	r0, [r5, #4]
20002f78:	50aa      	str	r2, [r5, r2]
20002f7a:	e7b3      	b.n	20002ee4 <_free_r+0x98>
20002f7c:	f042 0301 	orr.w	r3, r2, #1
20002f80:	606b      	str	r3, [r5, #4]
20002f82:	50aa      	str	r2, [r5, r2]
20002f84:	e7ae      	b.n	20002ee4 <_free_r+0x98>
20002f86:	2b14      	cmp	r3, #20
20002f88:	d814      	bhi.n	20002fb4 <_free_r+0x168>
20002f8a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
20002f8e:	0060      	lsls	r0, r4, #1
20002f90:	e7b5      	b.n	20002efe <_free_r+0xb2>
20002f92:	684a      	ldr	r2, [r1, #4]
20002f94:	10a4      	asrs	r4, r4, #2
20002f96:	2001      	movs	r0, #1
20002f98:	40a0      	lsls	r0, r4
20002f9a:	4302      	orrs	r2, r0
20002f9c:	604a      	str	r2, [r1, #4]
20002f9e:	461a      	mov	r2, r3
20002fa0:	e7bc      	b.n	20002f1c <_free_r+0xd0>
20002fa2:	f042 0301 	orr.w	r3, r2, #1
20002fa6:	614d      	str	r5, [r1, #20]
20002fa8:	610d      	str	r5, [r1, #16]
20002faa:	60ec      	str	r4, [r5, #12]
20002fac:	60ac      	str	r4, [r5, #8]
20002fae:	606b      	str	r3, [r5, #4]
20002fb0:	50aa      	str	r2, [r5, r2]
20002fb2:	e797      	b.n	20002ee4 <_free_r+0x98>
20002fb4:	2b54      	cmp	r3, #84	; 0x54
20002fb6:	d804      	bhi.n	20002fc2 <_free_r+0x176>
20002fb8:	0b13      	lsrs	r3, r2, #12
20002fba:	f103 046e 	add.w	r4, r3, #110	; 0x6e
20002fbe:	0060      	lsls	r0, r4, #1
20002fc0:	e79d      	b.n	20002efe <_free_r+0xb2>
20002fc2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
20002fc6:	d804      	bhi.n	20002fd2 <_free_r+0x186>
20002fc8:	0bd3      	lsrs	r3, r2, #15
20002fca:	f103 0477 	add.w	r4, r3, #119	; 0x77
20002fce:	0060      	lsls	r0, r4, #1
20002fd0:	e795      	b.n	20002efe <_free_r+0xb2>
20002fd2:	f240 5054 	movw	r0, #1364	; 0x554
20002fd6:	4283      	cmp	r3, r0
20002fd8:	d804      	bhi.n	20002fe4 <_free_r+0x198>
20002fda:	0c93      	lsrs	r3, r2, #18
20002fdc:	f103 047c 	add.w	r4, r3, #124	; 0x7c
20002fe0:	0060      	lsls	r0, r4, #1
20002fe2:	e78c      	b.n	20002efe <_free_r+0xb2>
20002fe4:	20fc      	movs	r0, #252	; 0xfc
20002fe6:	247e      	movs	r4, #126	; 0x7e
20002fe8:	e789      	b.n	20002efe <_free_r+0xb2>
20002fea:	bf00      	nop
20002fec:	20003554 	.word	0x20003554
20002ff0:	2000355c 	.word	0x2000355c
20002ff4:	2000395c 	.word	0x2000395c
20002ff8:	200039ac 	.word	0x200039ac

20002ffc <__register_exitproc>:
__register_exitproc():
20002ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20003000:	4c25      	ldr	r4, [pc, #148]	; (20003098 <__register_exitproc+0x9c>)
20003002:	4606      	mov	r6, r0
20003004:	6825      	ldr	r5, [r4, #0]
20003006:	4688      	mov	r8, r1
20003008:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
2000300c:	4692      	mov	sl, r2
2000300e:	4699      	mov	r9, r3
20003010:	b3c4      	cbz	r4, 20003084 <__register_exitproc+0x88>
20003012:	6860      	ldr	r0, [r4, #4]
20003014:	281f      	cmp	r0, #31
20003016:	dc17      	bgt.n	20003048 <__register_exitproc+0x4c>
20003018:	1c41      	adds	r1, r0, #1
2000301a:	b176      	cbz	r6, 2000303a <__register_exitproc+0x3e>
2000301c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
20003020:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
20003024:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
20003028:	2201      	movs	r2, #1
2000302a:	4082      	lsls	r2, r0
2000302c:	4315      	orrs	r5, r2
2000302e:	2e02      	cmp	r6, #2
20003030:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
20003034:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
20003038:	d01e      	beq.n	20003078 <__register_exitproc+0x7c>
2000303a:	1c83      	adds	r3, r0, #2
2000303c:	6061      	str	r1, [r4, #4]
2000303e:	2000      	movs	r0, #0
20003040:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
20003044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20003048:	4b14      	ldr	r3, [pc, #80]	; (2000309c <__register_exitproc+0xa0>)
2000304a:	b303      	cbz	r3, 2000308e <__register_exitproc+0x92>
2000304c:	f44f 70c8 	mov.w	r0, #400	; 0x190
20003050:	f7ff fb20 	bl	20002694 <malloc>
20003054:	4604      	mov	r4, r0
20003056:	b1d0      	cbz	r0, 2000308e <__register_exitproc+0x92>
20003058:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
2000305c:	2700      	movs	r7, #0
2000305e:	e884 0088 	stmia.w	r4, {r3, r7}
20003062:	4638      	mov	r0, r7
20003064:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
20003068:	2101      	movs	r1, #1
2000306a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
2000306e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
20003072:	2e00      	cmp	r6, #0
20003074:	d0e1      	beq.n	2000303a <__register_exitproc+0x3e>
20003076:	e7d1      	b.n	2000301c <__register_exitproc+0x20>
20003078:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
2000307c:	431a      	orrs	r2, r3
2000307e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
20003082:	e7da      	b.n	2000303a <__register_exitproc+0x3e>
20003084:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
20003088:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
2000308c:	e7c1      	b.n	20003012 <__register_exitproc+0x16>
2000308e:	f04f 30ff 	mov.w	r0, #4294967295
20003092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20003096:	bf00      	nop
20003098:	200030d8 	.word	0x200030d8
2000309c:	20002695 	.word	0x20002695
$d():
200030a0:	70616548 	.word	0x70616548
200030a4:	646e6120 	.word	0x646e6120
200030a8:	61747320 	.word	0x61747320
200030ac:	63206b63 	.word	0x63206b63
200030b0:	696c6c6f 	.word	0x696c6c6f
200030b4:	6e6f6973 	.word	0x6e6f6973
200030b8:	0000000a 	.word	0x0000000a

200030bc <g_nvm>:
200030bc:	60080000 600c0000                       ...`...`

200030c4 <g_nvm32>:
200030c4:	60080000 600c0000 01000100 03030202     ...`...`........
200030d4:	00000043                                C...

200030d8 <_global_impure_ptr>:
200030d8:	20003128                                (1. 

200030dc <_init>:
$t():
200030dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200030de:	bf00      	nop
200030e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200030e2:	bc08      	pop	{r3}
200030e4:	469e      	mov	lr, r3
200030e6:	4770      	bx	lr

200030e8 <_fini>:
200030e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200030ea:	bf00      	nop
200030ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
200030ee:	bc08      	pop	{r3}
200030f0:	469e      	mov	lr, r3
200030f2:	4770      	bx	lr

200030f4 <__init_array_start>:
$d():
200030f4:	20002d65 	.word	0x20002d65

200030f8 <__frame_dummy_init_array_entry>:
200030f8:	20000309                                ... 

200030fc <__do_global_dtors_aux_fini_array_entry>:
200030fc:	200002e5                                ... 
