// Seed: 3391689469
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5
    , id_56,
    input tri0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    output wor id_14,
    output wire id_15,
    input tri id_16,
    output wire id_17,
    input tri id_18,
    input tri0 id_19,
    input wor id_20,
    output tri1 id_21,
    input tri0 id_22,
    output tri id_23,
    output wand id_24,
    input wor id_25,
    input tri id_26,
    output tri0 id_27,
    output supply1 id_28,
    output tri id_29,
    input wor id_30,
    output tri id_31,
    output wand id_32,
    input supply1 id_33,
    input supply1 id_34
    , id_57,
    input wire id_35,
    input supply1 id_36,
    input tri1 id_37,
    input uwire id_38,
    input wor id_39,
    output wor id_40,
    input tri1 id_41,
    input tri1 id_42,
    output supply1 id_43
    , id_58, id_59,
    input wire id_44,
    output wire id_45,
    input tri1 id_46,
    output wire id_47,
    output uwire id_48,
    output tri0 id_49,
    output supply1 id_50,
    input wor id_51,
    input wor id_52,
    input tri0 id_53,
    input tri1 id_54
);
  assign id_56 = id_59;
  tri id_60, id_61, id_62;
  wor id_63, id_64;
  wire id_65, id_66;
  assign id_29 = 1;
  assign id_45 = id_38;
  assign id_60 = id_35 - id_26;
  reg id_67;
  assign id_23 = id_20;
  assign id_45 = 1'b0;
  assign id_67 = id_19 - 1;
  tri1 id_68;
  assign {1'h0} = id_42, id_31 = id_64 + id_42;
  reg id_69;
  always id_57 = id_68;
  always $display(id_19, id_59);
  assign id_50 = id_46;
  assign id_48 = id_68;
  generate
  endgenerate
  always_latch id_69 <= 1;
  generate
    assign id_60 = 1;
    assign id_15 = 1'h0;
  endgenerate
  wire id_70;
  always begin : LABEL_0
    id_67 <= #1 1'b0;
    begin : LABEL_0
      if (1 | 1) id_59 += 1'b0;
    end
  end
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6
);
  assign id_6 = 1;
  assign id_5 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_3,
      id_3,
      id_4,
      id_1,
      id_2,
      id_5,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_6,
      id_2,
      id_5,
      id_2,
      id_3,
      id_3,
      id_5,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_5,
      id_5,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_3,
      id_2,
      id_0,
      id_4,
      id_3,
      id_1,
      id_2,
      id_5,
      id_4,
      id_6,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_54 = 0;
  final $display(1, 1 & 1, 1);
endmodule
