--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6079 paths analyzed, 677 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.916ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_15 (SLICE_X27Y10.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.YQ      Tcko                  0.587   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X68Y42.G4      net (fanout=4)        1.259   SCCB/scaler<4>
    SLICE_X68Y42.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X68Y42.F4      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (3.419ns logic, 5.457ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X68Y43.F3      net (fanout=6)        1.009   SCCB/scaler<6>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (3.484ns logic, 5.256ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.705ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.XQ      Tcko                  0.591   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X68Y43.F2      net (fanout=4)        1.035   SCCB/scaler<5>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.705ns (3.423ns logic, 5.282ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_14 (SLICE_X27Y10.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.YQ      Tcko                  0.587   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X68Y42.G4      net (fanout=4)        1.259   SCCB/scaler<4>
    SLICE_X68Y42.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X68Y42.F4      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (3.419ns logic, 5.457ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X68Y43.F3      net (fanout=6)        1.009   SCCB/scaler<6>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (3.484ns logic, 5.256ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.705ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.XQ      Tcko                  0.591   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X68Y43.F2      net (fanout=4)        1.035   SCCB/scaler<5>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X27Y10.CE      net (fanout=10)       2.317   SCCB/counter_not0001
    SLICE_X27Y10.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.705ns (3.423ns logic, 5.282ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_19 (SLICE_X28Y13.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.875ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.YQ      Tcko                  0.587   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X68Y42.G4      net (fanout=4)        1.259   SCCB/scaler<4>
    SLICE_X68Y42.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X68Y42.F4      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X28Y13.CE      net (fanout=10)       2.316   SCCB/counter_not0001
    SLICE_X28Y13.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (3.419ns logic, 5.456ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X68Y43.F3      net (fanout=6)        1.009   SCCB/scaler<6>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X28Y13.CE      net (fanout=10)       2.316   SCCB/counter_not0001
    SLICE_X28Y13.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (3.484ns logic, 5.255ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.704ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.XQ      Tcko                  0.591   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X68Y43.F2      net (fanout=4)        1.035   SCCB/scaler<5>
    SLICE_X68Y43.X       Tilo                  0.759   SCCB/counter_not0001115
                                                       SCCB/counter_not0001115
    SLICE_X68Y42.F2      net (fanout=1)        0.072   SCCB/counter_not0001115
    SLICE_X68Y42.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X40Y24.F1      net (fanout=3)        1.858   SCCB/N3
    SLICE_X40Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X28Y13.CE      net (fanout=10)       2.316   SCCB/counter_not0001
    SLICE_X28Y13.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.704ns (3.423ns logic, 5.281ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_15 (SLICE_X45Y27.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_14 (FF)
  Destination:          SCCB/data_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.230 - 0.158)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_14 to SCCB/data_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.XQ      Tcko                  0.474   SCCB/data_sr<14>
                                                       SCCB/data_sr_14
    SLICE_X45Y27.G4      net (fanout=1)        0.303   SCCB/data_sr<14>
    SLICE_X45Y27.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<16>
                                                       SCCB/Mmux_data_sr_mux000181
                                                       SCCB/data_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.990ns logic, 0.303ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_15 (SLICE_X61Y35.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_14 (FF)
  Destination:          SCCB/busy_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_14 to SCCB/busy_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y35.YQ      Tcko                  0.470   SCCB/busy_sr<15>
                                                       SCCB/busy_sr_14
    SLICE_X61Y35.F4      net (fanout=1)        0.291   SCCB/busy_sr<14>
    SLICE_X61Y35.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<15>
                                                       SCCB/Mmux_busy_sr_mux000181
                                                       SCCB/busy_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_23 (SLICE_X63Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_22 (FF)
  Destination:          SCCB/busy_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_22 to SCCB/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.YQ      Tcko                  0.470   SCCB/busy_sr<23>
                                                       SCCB/busy_sr_22
    SLICE_X63Y36.F4      net (fanout=1)        0.291   SCCB/busy_sr<22>
    SLICE_X63Y36.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<23>
                                                       SCCB/Mmux_busy_sr_mux0001311
                                                       SCCB/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 614 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.609ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X64Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.017 - 0.043)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y21.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.F1      net (fanout=1)        0.747   inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y6.CE       net (fanout=10)       1.516   inst_ov7670capt1/address_not0001
    SLICE_X64Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.966ns logic, 2.263ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y18.F2      net (fanout=3)        0.497   inst_ov7670capt1/we_reg
    SLICE_X62Y18.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y6.CE       net (fanout=10)       1.516   inst_ov7670capt1/address_not0001
    SLICE_X64Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.966ns logic, 2.013ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_12 (SLICE_X64Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.017 - 0.043)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y21.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.F1      net (fanout=1)        0.747   inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y6.CE       net (fanout=10)       1.516   inst_ov7670capt1/address_not0001
    SLICE_X64Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.966ns logic, 2.263ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y18.F2      net (fanout=3)        0.497   inst_ov7670capt1/we_reg
    SLICE_X62Y18.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y6.CE       net (fanout=10)       1.516   inst_ov7670capt1/address_not0001
    SLICE_X64Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.966ns logic, 2.013ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X64Y1.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.022 - 0.043)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X64Y1.F3       net (fanout=19)       2.290   inst_ov7670capt1/latched_vsync
    SLICE_X64Y1.CLK      Tfck                  0.892   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<13>1
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (1.544ns logic, 2.290ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X42Y51.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X42Y51.F4      net (fanout=1)        0.291   inst_ov7670capt1/d_latch<0>
    SLICE_X42Y51.CLK     Tckf        (-Th)    -0.560   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (1.082ns logic, 0.291ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X62Y18.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.YQ      Tcko                  0.522   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y18.G2      net (fanout=3)        0.429   inst_ov7670capt1/we_reg
    SLICE_X62Y18.CLK     Tckg        (-Th)    -0.560   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (1.082ns logic, 0.429ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_18 (SLICE_X64Y11.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.148 - 0.153)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.YQ      Tcko                  0.522   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y18.F2      net (fanout=3)        0.397   inst_ov7670capt1/we_reg
    SLICE_X62Y18.X       Tilo                  0.607   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y11.CE      net (fanout=10)       0.519   inst_ov7670capt1/address_not0001
    SLICE_X64Y11.CLK     Tckce       (-Th)    -0.069   inst_ov7670capt1/address<18>
                                                       inst_ov7670capt1/address_18
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.198ns logic, 0.916ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      23.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.011 - 0.043)
  Source Clock:         clock3b falling at 62.500ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y21.YQ      Tcko                  0.522   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.F1      net (fanout=1)        0.597   inst_ov7670capt1/latched_vsync_1
    SLICE_X62Y18.X       Tilo                  0.607   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y11.CE      net (fanout=10)       0.519   inst_ov7670capt1/address_not0001
    SLICE_X64Y11.CLK     Tckce       (-Th)    -0.069   inst_ov7670capt1/address<18>
                                                       inst_ov7670capt1/address_18
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (1.198ns logic, 1.116ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X64Y5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X64Y5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X64Y5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      8.609ns|            0|            0|            0|          614|
| TS_clock3a                    |     41.667ns|      8.609ns|          N/A|            0|            0|          614|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.916|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.348|    4.305|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6693 paths, 0 nets, and 1444 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug  9 21:17:11 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



