// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_perform_conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        input_V_address1,
        input_V_ce1,
        input_V_q1,
        output_0_V_address0,
        output_0_V_ce0,
        output_0_V_we0,
        output_0_V_d0,
        output_0_V_q0,
        output_1_V_address0,
        output_1_V_ce0,
        output_1_V_we0,
        output_1_V_d0,
        output_1_V_q0
);

parameter    ap_ST_st1_fsm_0 = 13'b1;
parameter    ap_ST_st2_fsm_1 = 13'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 13'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 13'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 13'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 13'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 13'b1000000;
parameter    ap_ST_st18_fsm_7 = 13'b10000000;
parameter    ap_ST_st19_fsm_8 = 13'b100000000;
parameter    ap_ST_st20_fsm_9 = 13'b1000000000;
parameter    ap_ST_st21_fsm_10 = 13'b10000000000;
parameter    ap_ST_st22_fsm_11 = 13'b100000000000;
parameter    ap_ST_st23_fsm_12 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv15_3 = 15'b11;
parameter    ap_const_lv15_6 = 15'b110;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv15_4 = 15'b100;
parameter    ap_const_lv15_7 = 15'b111;
parameter    ap_const_lv15_2 = 15'b10;
parameter    ap_const_lv15_5 = 15'b101;
parameter    ap_const_lv15_8 = 15'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv15_4800 = 15'b100100000000000;
parameter    ap_const_lv10_120 = 10'b100100000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [31:0] input_V_q0;
output  [9:0] input_V_address1;
output   input_V_ce1;
input  [31:0] input_V_q1;
output  [8:0] output_0_V_address0;
output   output_0_V_ce0;
output   output_0_V_we0;
output  [31:0] output_0_V_d0;
input  [31:0] output_0_V_q0;
output  [8:0] output_1_V_address0;
output   output_1_V_ce0;
output   output_1_V_we0;
output  [31:0] output_1_V_d0;
input  [31:0] output_1_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_V_address0;
reg input_V_ce0;
reg[9:0] input_V_address1;
reg input_V_ce1;
reg[8:0] output_0_V_address0;
reg output_0_V_ce0;
reg output_0_V_we0;
reg[31:0] output_0_V_d0;
reg[8:0] output_1_V_address0;
reg output_1_V_ce0;
reg output_1_V_we0;
reg[31:0] output_1_V_d0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_30;
reg   [14:0] w_conv2_address0;
reg    w_conv2_ce0;
wire   [29:0] w_conv2_q0;
reg   [14:0] w_conv2_address1;
reg    w_conv2_ce1;
wire  signed [29:0] w_conv2_q1;
wire   [5:0] b_conv2_address0;
reg    b_conv2_ce0;
wire   [26:0] b_conv2_q0;
reg   [14:0] indvar_flatten1_reg_391;
reg   [6:0] t_V_1_reg_402;
reg   [9:0] indvar_flatten2_reg_413;
reg   [5:0] t_V_3_reg_424;
reg   [3:0] indvar_flatten_reg_435;
reg   [1:0] t_V_5_reg_446;
reg   [1:0] t_V_7_reg_457;
reg  signed [29:0] reg_502;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_98;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg   [0:0] exitcond_flatten2_reg_2107;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_116;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_126;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_136;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_146;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1;
reg  signed [29:0] reg_506;
reg  signed [31:0] reg_510;
reg  signed [31:0] reg_515;
wire   [0:0] exitcond1_fu_520_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_168;
wire   [9:0] i_V_fu_526_p2;
wire   [6:0] p_shl2_fu_572_p3;
reg   [6:0] p_shl2_reg_2047;
wire   [14:0] tmp_7_fu_602_p2;
reg   [14:0] tmp_7_reg_2052;
wire   [14:0] w_index_V_0_1_fu_608_p2;
reg   [14:0] w_index_V_0_1_reg_2057;
wire   [14:0] w_index_V_0_2_fu_614_p2;
reg   [14:0] w_index_V_0_2_reg_2062;
wire   [14:0] w_index_V_1_fu_620_p2;
reg   [14:0] w_index_V_1_reg_2067;
wire   [14:0] w_index_V_1_1_fu_626_p2;
reg   [14:0] w_index_V_1_1_reg_2072;
wire   [14:0] w_index_V_1_2_fu_632_p2;
reg   [14:0] w_index_V_1_2_reg_2077;
wire   [14:0] w_index_V_2_fu_638_p2;
reg   [14:0] w_index_V_2_reg_2082;
wire   [14:0] w_index_V_2_1_fu_644_p2;
reg   [14:0] w_index_V_2_1_reg_2087;
wire   [14:0] w_index_V_2_2_fu_650_p2;
reg   [14:0] w_index_V_2_2_reg_2092;
wire   [1:0] x_V_1_fu_664_p2;
reg   [1:0] x_V_1_reg_2097;
wire   [2:0] tmp_15_2_fu_670_p2;
reg   [2:0] tmp_15_2_reg_2102;
wire   [0:0] exitcond_flatten2_fu_676_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter2;
wire   [14:0] indvar_flatten_next2_fu_682_p2;
reg   [14:0] indvar_flatten_next2_reg_2111;
wire   [0:0] exitcond_flatten_fu_688_p2;
reg   [0:0] exitcond_flatten_reg_2116;
wire   [6:0] p_shl1_cast_mid2_v_v_v_fu_728_p3;
reg   [6:0] p_shl1_cast_mid2_v_v_v_reg_2130;
wire   [5:0] tmp_15_fu_736_p1;
reg   [5:0] tmp_15_reg_2136;
wire   [14:0] tmp_7_mid_fu_756_p2;
reg   [14:0] tmp_7_mid_reg_2141;
wire   [0:0] exitcond_flatten_mid_fu_800_p2;
reg   [0:0] exitcond_flatten_mid_reg_2154;
wire   [5:0] m_V_fu_806_p2;
reg   [5:0] m_V_reg_2168;
wire   [0:0] tmp_16_fu_812_p2;
reg   [0:0] tmp_16_reg_2173;
wire   [1:0] t_V_5_mid_fu_818_p3;
reg   [1:0] t_V_5_mid_reg_2179;
wire   [10:0] tmp_6_mid1_fu_830_p2;
reg   [10:0] tmp_6_mid1_reg_2186;
wire   [6:0] tmp4_cast_mid235_v_fu_836_p3;
reg   [6:0] tmp4_cast_mid235_v_reg_2192;
wire   [0:0] exitcond7_mid1_fu_856_p2;
reg   [0:0] exitcond7_mid1_reg_2197;
wire   [5:0] t_V_3_mid2_fu_862_p3;
reg   [5:0] t_V_3_mid2_reg_2205;
wire   [1:0] t_V_7_mid2_fu_882_p3;
reg   [1:0] t_V_7_mid2_reg_2210;
wire   [5:0] tmp3_fu_894_p2;
reg   [5:0] tmp3_reg_2216;
wire   [1:0] y_V_1_fu_900_p2;
reg   [1:0] y_V_1_reg_2221;
wire   [3:0] indvar_flatten_next_fu_912_p3;
reg   [3:0] indvar_flatten_next_reg_2226;
wire   [9:0] indvar_flatten_next1_fu_926_p3;
reg   [9:0] indvar_flatten_next1_reg_2231;
wire   [14:0] OP2_V_0_2_cast_mid2_v_v_fu_1122_p3;
reg   [14:0] OP2_V_0_2_cast_mid2_v_v_reg_2246;
wire   [14:0] OP2_V_1_cast_mid2_v_v_fu_1135_p3;
reg   [14:0] OP2_V_1_cast_mid2_v_v_reg_2251;
wire   [14:0] OP2_V_1_1_cast_mid2_v_v_fu_1148_p3;
reg   [14:0] OP2_V_1_1_cast_mid2_v_v_reg_2256;
wire   [14:0] OP2_V_1_2_cast_mid2_v_v_fu_1161_p3;
reg   [14:0] OP2_V_1_2_cast_mid2_v_v_reg_2261;
wire   [14:0] OP2_V_2_cast_mid2_v_v_fu_1174_p3;
reg   [14:0] OP2_V_2_cast_mid2_v_v_reg_2266;
wire   [14:0] OP2_V_2_1_cast_mid2_v_v_fu_1187_p3;
reg   [14:0] OP2_V_2_1_cast_mid2_v_v_reg_2271;
wire   [14:0] OP2_V_2_2_cast_mid2_v_v_fu_1200_p3;
reg   [14:0] OP2_V_2_2_cast_mid2_v_v_reg_2276;
wire   [1:0] t_V_5_cast2_mid2_fu_1228_p3;
reg   [1:0] t_V_5_cast2_mid2_reg_2281;
wire   [9:0] t_V_5_cast2_mid2_cast_fu_1234_p1;
reg   [9:0] t_V_5_cast2_mid2_cast_reg_2286;
wire   [9:0] tmp_15_1_cast_mid2_cast_fu_1254_p1;
reg   [9:0] tmp_15_1_cast_mid2_cast_reg_2292;
wire   [2:0] tmp_15_2_cast_mid2_fu_1264_p3;
reg   [2:0] tmp_15_2_cast_mid2_reg_2298;
wire   [9:0] tmp6_fu_1310_p2;
reg   [9:0] tmp6_reg_2303;
wire   [0:0] tmp_28_fu_1371_p1;
reg   [0:0] tmp_28_reg_2320;
reg   [0:0] ap_reg_ppstg_tmp_28_reg_2320_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_28_reg_2320_pp0_iter2;
reg   [9:0] tmp_11_reg_2325;
reg   [9:0] ap_reg_ppstg_tmp_11_reg_2325_pp0_iter1;
reg   [9:0] ap_reg_ppstg_tmp_11_reg_2325_pp0_iter2;
wire   [9:0] tmp1_0_1_fu_1393_p2;
reg   [9:0] tmp1_0_1_reg_2340;
wire   [9:0] tmp1_0_2_fu_1408_p2;
reg   [9:0] tmp1_0_2_reg_2351;
wire   [9:0] i_index_V_2_fu_1480_p2;
reg   [9:0] i_index_V_2_reg_2402;
wire   [9:0] i_index_V_2_1_fu_1485_p2;
reg   [9:0] i_index_V_2_1_reg_2407;
wire   [9:0] i_index_V_2_2_fu_1490_p2;
reg   [9:0] i_index_V_2_2_reg_2412;
reg   [30:0] tmp_s_reg_2517;
wire   [60:0] grp_fu_1456_p2;
reg   [60:0] p_Val2_7_1_reg_2522;
wire   [60:0] grp_fu_1515_p2;
reg   [60:0] p_Val2_7_0_1_reg_2527;
wire   [60:0] grp_fu_1525_p2;
reg   [60:0] p_Val2_7_0_2_reg_2532;
reg   [31:0] tmp_22_reg_2537;
wire   [60:0] grp_fu_1555_p2;
reg   [60:0] p_Val2_7_1_1_reg_2542;
wire   [60:0] grp_fu_1565_p2;
reg   [60:0] p_Val2_7_1_2_reg_2547;
reg   [31:0] tmp_24_reg_2552;
wire   [60:0] grp_fu_1587_p2;
reg   [60:0] p_Val2_7_2_reg_2557;
wire   [60:0] grp_fu_1597_p2;
reg   [60:0] p_Val2_7_2_1_reg_2562;
reg   [31:0] tmp_26_reg_2567;
wire   [60:0] grp_fu_1611_p2;
reg   [60:0] p_Val2_7_2_2_reg_2572;
reg   [31:0] tmp_27_reg_2577;
reg   [8:0] output_0_V_addr_2_reg_2582;
reg   [8:0] output_1_V_addr_2_reg_2587;
wire   [6:0] n_V_fu_1872_p2;
reg   [6:0] n_V_reg_2595;
reg    ap_sig_cseq_ST_st18_fsm_7;
reg    ap_sig_408;
wire   [0:0] exitcond3_fu_1866_p2;
wire   [10:0] p_shl5_cast_fu_1895_p1;
reg   [10:0] p_shl5_cast_reg_2605;
reg    ap_sig_cseq_ST_st19_fsm_8;
reg    ap_sig_422;
wire   [31:0] p_Val2_1_cast_fu_1899_p1;
reg   [31:0] p_Val2_1_cast_reg_2610;
wire   [1:0] x_V_fu_1913_p2;
reg   [1:0] x_V_reg_2618;
reg    ap_sig_cseq_ST_st20_fsm_9;
reg    ap_sig_433;
wire   [10:0] tmp7_cast_fu_1925_p1;
reg   [10:0] tmp7_cast_reg_2623;
wire   [0:0] exitcond5_fu_1907_p2;
wire   [1:0] y_V_fu_1939_p2;
reg   [1:0] y_V_reg_2631;
reg    ap_sig_cseq_ST_st21_fsm_10;
reg    ap_sig_447;
wire   [0:0] tmp_30_fu_1977_p1;
reg   [0:0] tmp_30_reg_2636;
wire   [0:0] exitcond_fu_1933_p2;
reg   [8:0] output_0_V_addr_1_reg_2641;
reg   [8:0] output_1_V_addr_1_reg_2646;
wire   [30:0] tmp_31_fu_2013_p1;
reg   [30:0] tmp_31_reg_2651;
reg    ap_sig_cseq_ST_st22_fsm_11;
reg    ap_sig_465;
wire   [0:0] tmp_8_fu_2017_p2;
reg   [0:0] tmp_8_reg_2656;
reg   [9:0] t_V_reg_380;
reg   [14:0] indvar_flatten1_phi_fu_395_p4;
reg   [6:0] t_V_1_phi_fu_406_p4;
reg   [9:0] indvar_flatten2_phi_fu_417_p4;
reg   [5:0] t_V_3_phi_fu_428_p4;
reg   [3:0] indvar_flatten_phi_fu_439_p4;
reg   [1:0] t_V_5_phi_fu_450_p4;
reg   [1:0] t_V_7_phi_fu_461_p4;
reg   [6:0] t_V_2_reg_468;
reg   [1:0] t_V_4_reg_480;
reg   [1:0] t_V_6_reg_491;
reg    ap_sig_cseq_ST_st23_fsm_12;
reg    ap_sig_512;
wire   [63:0] newIndex3_fu_546_p1;
wire   [63:0] OP2_V_cast_mid2_v_fu_1093_p1;
wire   [63:0] OP2_V_0_1_cast_mid2_v_fu_1111_p1;
wire   [63:0] tmp_9_fu_1322_p1;
wire   [63:0] tmp_17_1_fu_1333_p1;
wire   [63:0] OP2_V_0_2_cast_mid2_v_fu_1385_p1;
wire   [63:0] OP2_V_1_cast_mid2_v_fu_1389_p1;
wire   [63:0] tmp_17_0_1_fu_1403_p1;
wire   [63:0] tmp_17_0_2_fu_1418_p1;
wire   [63:0] OP2_V_1_1_cast_mid2_v_fu_1431_p1;
wire   [63:0] OP2_V_1_2_cast_mid2_v_fu_1435_p1;
wire   [63:0] tmp_17_1_1_fu_1466_p1;
wire   [63:0] tmp_17_1_2_fu_1475_p1;
wire   [63:0] OP2_V_2_cast_mid2_v_fu_1503_p1;
wire   [63:0] OP2_V_2_1_cast_mid2_v_fu_1507_p1;
wire   [63:0] tmp_17_2_fu_1531_p1;
wire   [63:0] tmp_17_2_1_fu_1535_p1;
wire   [63:0] OP2_V_2_2_cast_mid2_v_fu_1547_p1;
wire   [63:0] tmp_17_2_2_fu_1571_p1;
wire   [63:0] newIndex4_fu_1819_p1;
wire   [63:0] tmp_4_fu_1878_p1;
wire   [63:0] newIndex2_fu_1995_p1;
wire   [0:0] tmp_12_fu_532_p1;
wire   [31:0] p_Val2_5_fu_1858_p2;
wire   [31:0] p_Val2_2_cast_fu_2029_p1;
wire   [8:0] newIndex1_fu_536_p4;
wire   [5:0] tmp_2_fu_552_p1;
wire   [4:0] tmp_10_fu_568_p1;
wire   [10:0] p_s_fu_556_p3;
wire   [10:0] t_V_3_cast1_fu_564_p1;
wire   [10:0] tmp_6_fu_580_p2;
wire   [13:0] p_shl_fu_590_p3;
wire   [14:0] p_shl_cast_fu_598_p1;
wire   [14:0] tmp_6_cast1_fu_586_p1;
wire   [2:0] t_V_5_cast_fu_660_p1;
wire   [6:0] n_V1_fu_702_p2;
wire   [5:0] tmp_13_fu_708_p1;
wire   [10:0] p_mid1_fu_712_p3;
wire   [13:0] p_shl_mid_fu_744_p3;
wire   [14:0] p_shl_cast_mid_fu_752_p1;
wire   [14:0] tmp_6_cast1_mid_fu_740_p1;
wire   [6:0] t_V_5_cast1_fu_656_p1;
wire   [6:0] tmp16_fu_762_p2;
wire   [0:0] exitcond2_fu_782_p2;
wire   [0:0] not_exitcond_flatten_fu_776_p2;
wire   [0:0] exitcond_flatten1_fu_794_p2;
wire   [5:0] t_V_3_mid_fu_694_p3;
wire   [10:0] p_mid2_fu_720_p3;
wire   [10:0] t_V_3_cast1_mid1_fu_826_p1;
wire   [6:0] tmp4_cast_mid2177_v_fu_768_p3;
wire   [0:0] exitcond_flatten_not_fu_844_p2;
wire   [0:0] exitcond7_mid_fu_788_p2;
wire   [0:0] not_exitcond_flatten_mid_fu_850_p2;
wire   [0:0] tmp_18_fu_870_p2;
wire   [0:0] tmp_19_fu_876_p2;
wire   [5:0] t_V_7_cast_fu_890_p1;
wire   [3:0] indvar_flatten_op_fu_906_p2;
wire   [9:0] indvar_flatten38_op_fu_920_p2;
wire   [8:0] p_shl1_cast_mid2_v_fu_934_p3;
wire   [14:0] w_index_V_0_1_mid_fu_956_p2;
wire   [14:0] w_index_V_0_2_mid_fu_967_p2;
wire   [14:0] w_index_V_1_mid_fu_978_p2;
wire   [14:0] w_index_V_1_1_mid_fu_989_p2;
wire   [14:0] w_index_V_1_2_mid_fu_1000_p2;
wire   [14:0] w_index_V_2_mid_fu_1011_p2;
wire   [14:0] w_index_V_2_1_mid_fu_1022_p2;
wire   [14:0] w_index_V_2_2_mid_fu_1033_p2;
wire   [4:0] tmp_17_fu_1044_p1;
wire   [6:0] p_shl2_mid1_fu_1047_p3;
wire   [6:0] p_shl2_cast_mid_fu_945_p3;
wire   [6:0] p_shl2_cast_mid2_fu_1055_p3;
wire   [13:0] p_shl_mid1_fu_1069_p3;
wire   [14:0] p_shl_cast_mid1_fu_1076_p1;
wire   [14:0] tmp_6_cast1_mid1_fu_1066_p1;
wire   [14:0] tmp_7_mid1_fu_1080_p2;
wire   [14:0] OP2_V_cast_mid293_v_v_fu_951_p3;
wire   [14:0] OP2_V_cast_mid2_v_v_fu_1086_p3;
wire   [14:0] w_index_V_0_1_mid1_fu_1098_p2;
wire   [14:0] OP2_V_0_1_cast_mid2101_v_v_fu_961_p3;
wire   [14:0] OP2_V_0_1_cast_mid2_v_v_fu_1104_p3;
wire   [14:0] w_index_V_0_2_mid1_fu_1116_p2;
wire   [14:0] OP2_V_0_2_cast_mid2109_v_v_fu_972_p3;
wire   [14:0] w_index_V_1_mid1_fu_1129_p2;
wire   [14:0] OP2_V_1_cast_mid2117_v_v_fu_983_p3;
wire   [14:0] w_index_V_1_1_mid1_fu_1142_p2;
wire   [14:0] OP2_V_1_1_cast_mid2125_v_v_fu_994_p3;
wire   [14:0] w_index_V_1_2_mid1_fu_1155_p2;
wire   [14:0] OP2_V_1_2_cast_mid2133_v_v_fu_1005_p3;
wire   [14:0] w_index_V_2_mid1_fu_1168_p2;
wire   [14:0] OP2_V_2_cast_mid2141_v_v_fu_1016_p3;
wire   [14:0] w_index_V_2_1_mid1_fu_1181_p2;
wire   [14:0] OP2_V_2_1_cast_mid2149_v_v_fu_1027_p3;
wire   [14:0] w_index_V_2_2_mid1_fu_1194_p2;
wire   [14:0] OP2_V_2_2_cast_mid2157_v_v_fu_1038_p3;
wire   [1:0] x_V_1_dup_fu_1219_p2;
wire   [1:0] x_V_1_mid1_fu_1242_p2;
wire   [1:0] tmp_15_1_cast_mid_fu_1207_p3;
wire   [1:0] tmp_15_1_cast_mid2_fu_1247_p3;
wire   [2:0] t_V_5_cast_mid1_fu_1238_p1;
wire   [2:0] tmp_15_2_mid1_fu_1258_p2;
wire   [2:0] tmp_15_2_cast_mid_fu_1213_p3;
wire   [6:0] t_V_5_cast1_mid1_fu_1224_p1;
wire   [6:0] tmp4_mid1_fu_1271_p2;
wire   [6:0] tmp4_cast_mid2_v_fu_1276_p3;
wire   [7:0] p_shl2_cast_mid2_cast_fu_1062_p1;
wire   [7:0] tmp3_cast_fu_1289_p1;
wire   [7:0] tmp1_fu_1292_p2;
wire   [9:0] tmp1_cast_fu_1298_p1;
wire   [9:0] p_shl4_fu_1302_p3;
wire   [9:0] i_index_V_fu_1316_p2;
wire   [9:0] i_index_V_1_fu_1327_p2;
wire   [3:0] p_shl3_fu_1338_p3;
wire   [4:0] p_shl3_cast_fu_1345_p1;
wire   [4:0] t_V_7_cast1_fu_1286_p1;
wire   [4:0] p_6_fu_1349_p2;
wire  signed [10:0] p_6_cast_fu_1355_p1;
wire   [10:0] p_shl1_cast_mid2_fu_941_p1;
wire   [10:0] tmp4_cast_mid2_fu_1282_p1;
wire   [10:0] tmp5_fu_1359_p2;
wire   [10:0] o_index_V_fu_1365_p2;
wire   [9:0] i_index_V_0_1_fu_1398_p2;
wire   [9:0] i_index_V_0_2_fu_1413_p2;
wire   [9:0] i_index_V_1_1_fu_1462_p2;
wire   [9:0] i_index_V_1_2_fu_1471_p2;
wire   [9:0] tmp_15_2_cast_mid2_cast_fu_1439_p1;
wire   [60:0] grp_fu_1446_p2;
wire   [60:0] tmp_20_fu_1627_p3;
wire  signed [61:0] tmp_2115_0_1_cast_fu_1638_p1;
wire  signed [61:0] tmp_20_0_1_fu_1634_p1;
wire   [61:0] p_Val2_8_0_1_fu_1641_p2;
wire   [31:0] tmp_21_fu_1647_p4;
wire  signed [61:0] tmp_2115_0_2_cast_fu_1665_p1;
wire   [61:0] tmp_20_0_2_fu_1657_p3;
wire   [61:0] p_Val2_8_0_2_fu_1668_p2;
wire  signed [61:0] tmp_2115_1_cast_fu_1691_p1;
wire   [61:0] tmp_20_1_fu_1684_p3;
wire   [61:0] p_Val2_8_1_fu_1694_p2;
wire   [31:0] tmp_23_fu_1700_p4;
wire  signed [61:0] tmp_2115_1_1_cast_fu_1718_p1;
wire   [61:0] tmp_20_1_1_fu_1710_p3;
wire   [61:0] p_Val2_8_1_1_fu_1721_p2;
wire  signed [61:0] tmp_2115_1_2_cast_fu_1744_p1;
wire   [61:0] tmp_20_1_2_fu_1737_p3;
wire   [61:0] p_Val2_8_1_2_fu_1747_p2;
wire   [31:0] tmp_25_fu_1753_p4;
wire  signed [61:0] tmp_2115_2_cast_fu_1771_p1;
wire   [61:0] tmp_20_2_fu_1763_p3;
wire   [61:0] p_Val2_8_2_fu_1774_p2;
wire  signed [61:0] tmp_2115_2_1_cast_fu_1797_p1;
wire   [61:0] tmp_20_2_1_fu_1790_p3;
wire   [61:0] p_Val2_8_2_1_fu_1800_p2;
wire  signed [30:0] tmp_14_fu_1816_p1;
wire  signed [61:0] tmp_2115_2_2_cast_fu_1832_p1;
wire   [61:0] tmp_20_2_2_fu_1825_p3;
wire   [61:0] p_Val2_8_2_2_fu_1835_p2;
wire   [31:0] p_Val2_1_fu_1851_p3;
wire   [31:0] sum_V_2_2_fu_1841_p4;
wire   [5:0] tmp_29_fu_1883_p1;
wire   [8:0] p_shl5_fu_1887_p3;
wire   [6:0] t_V_4_cast_fu_1903_p1;
wire   [6:0] tmp7_fu_1919_p2;
wire   [3:0] p_shl6_fu_1945_p3;
wire   [4:0] p_shl6_cast_fu_1953_p1;
wire   [4:0] t_V_6_cast_fu_1929_p1;
wire   [4:0] p_4_fu_1957_p2;
wire  signed [10:0] p_4_cast_fu_1963_p1;
wire   [10:0] tmp8_fu_1967_p2;
wire   [10:0] index_V_fu_1972_p2;
wire   [9:0] tmp_3_fu_1981_p4;
wire  signed [30:0] tmp_5_fu_1991_p1;
wire   [31:0] p_Val2_s_fu_2001_p3;
wire   [31:0] biased_V_fu_2008_p2;
wire   [30:0] p_Val2_2_s_fu_2023_p3;
reg   [12:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

dut_perform_conv_1_w_conv2 #(
    .DataWidth( 30 ),
    .AddressRange( 18432 ),
    .AddressWidth( 15 ))
w_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv2_address0),
    .ce0(w_conv2_ce0),
    .q0(w_conv2_q0),
    .address1(w_conv2_address1),
    .ce1(w_conv2_ce1),
    .q1(w_conv2_q1)
);

dut_perform_conv_1_b_conv2 #(
    .DataWidth( 27 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
b_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv2_address0),
    .ce0(b_conv2_ce0),
    .q0(b_conv2_q0)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_502),
    .ce(1'b1),
    .dout(grp_fu_1446_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_515),
    .din1(w_conv2_q1),
    .ce(1'b1),
    .dout(grp_fu_1456_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_506),
    .ce(1'b1),
    .dout(grp_fu_1515_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_515),
    .din1(reg_502),
    .ce(1'b1),
    .dout(grp_fu_1525_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_502),
    .ce(1'b1),
    .dout(grp_fu_1555_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_515),
    .din1(reg_506),
    .ce(1'b1),
    .dout(grp_fu_1565_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_502),
    .ce(1'b1),
    .dout(grp_fu_1587_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_515),
    .din1(reg_506),
    .ce(1'b1),
    .dout(grp_fu_1597_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_502),
    .ce(1'b1),
    .dout(grp_fu_1611_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond_flatten2_fu_676_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(exitcond_flatten2_reg_2107 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        indvar_flatten1_reg_391 <= ap_const_lv15_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten1_reg_391 <= indvar_flatten_next2_reg_2111;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        indvar_flatten2_reg_413 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten2_reg_413 <= indvar_flatten_next1_reg_2231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        indvar_flatten_reg_435 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_reg_435 <= indvar_flatten_next_reg_2226;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_510 <= input_V_q1;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1)))) begin
        reg_510 <= input_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_515 <= input_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0))) begin
        reg_515 <= input_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        t_V_1_reg_402 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_1_reg_402 <= p_shl1_cast_mid2_v_v_v_reg_2130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_9) & ~(1'b0 == exitcond5_fu_1907_p2))) begin
        t_V_2_reg_468 <= n_V_reg_2595;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond_flatten2_fu_676_p2))) begin
        t_V_2_reg_468 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        t_V_3_reg_424 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_3_reg_424 <= t_V_3_mid2_reg_2205;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_8)) begin
        t_V_4_reg_480 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_10) & ~(1'b0 == exitcond_fu_1933_p2))) begin
        t_V_4_reg_480 <= x_V_reg_2618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        t_V_5_reg_446 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_5_reg_446 <= t_V_5_cast2_mid2_reg_2281;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_12)) begin
        t_V_6_reg_491 <= y_V_reg_2631;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_9) & (1'b0 == exitcond5_fu_1907_p2))) begin
        t_V_6_reg_491 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_520_p2))) begin
        t_V_7_reg_457 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_7_reg_457 <= y_V_1_reg_2221;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_520_p2))) begin
        t_V_reg_380 <= i_V_fu_526_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        t_V_reg_380 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        OP2_V_0_2_cast_mid2_v_v_reg_2246 <= OP2_V_0_2_cast_mid2_v_v_fu_1122_p3;
        OP2_V_1_1_cast_mid2_v_v_reg_2256 <= OP2_V_1_1_cast_mid2_v_v_fu_1148_p3;
        OP2_V_1_2_cast_mid2_v_v_reg_2261 <= OP2_V_1_2_cast_mid2_v_v_fu_1161_p3;
        OP2_V_1_cast_mid2_v_v_reg_2251 <= OP2_V_1_cast_mid2_v_v_fu_1135_p3;
        OP2_V_2_1_cast_mid2_v_v_reg_2271 <= OP2_V_2_1_cast_mid2_v_v_fu_1187_p3;
        OP2_V_2_2_cast_mid2_v_v_reg_2276 <= OP2_V_2_2_cast_mid2_v_v_fu_1200_p3;
        OP2_V_2_cast_mid2_v_v_reg_2266 <= OP2_V_2_cast_mid2_v_v_fu_1174_p3;
        t_V_5_cast2_mid2_cast_reg_2286[1 : 0] <= t_V_5_cast2_mid2_cast_fu_1234_p1[1 : 0];
        tmp6_reg_2303 <= tmp6_fu_1310_p2;
        tmp_11_reg_2325 <= {{o_index_V_fu_1365_p2[ap_const_lv32_A : ap_const_lv32_1]}};
        tmp_15_1_cast_mid2_cast_reg_2292[1 : 0] <= tmp_15_1_cast_mid2_cast_fu_1254_p1[1 : 0];
        tmp_15_2_cast_mid2_reg_2298 <= tmp_15_2_cast_mid2_fu_1264_p3;
        tmp_28_reg_2320 <= tmp_28_fu_1371_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1 <= exitcond_flatten2_reg_2107;
        ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1;
        exitcond_flatten2_reg_2107 <= exitcond_flatten2_fu_676_p2;
        p_shl2_reg_2047[6 : 2] <= p_shl2_fu_572_p3[6 : 2];
        tmp_15_2_reg_2102 <= tmp_15_2_fu_670_p2;
        tmp_7_reg_2052 <= tmp_7_fu_602_p2;
        w_index_V_0_1_reg_2057 <= w_index_V_0_1_fu_608_p2;
        w_index_V_0_2_reg_2062 <= w_index_V_0_2_fu_614_p2;
        w_index_V_1_1_reg_2072 <= w_index_V_1_1_fu_626_p2;
        w_index_V_1_2_reg_2077 <= w_index_V_1_2_fu_632_p2;
        w_index_V_1_reg_2067 <= w_index_V_1_fu_620_p2;
        w_index_V_2_1_reg_2087 <= w_index_V_2_1_fu_644_p2;
        w_index_V_2_2_reg_2092 <= w_index_V_2_2_fu_650_p2;
        w_index_V_2_reg_2082 <= w_index_V_2_fu_638_p2;
        x_V_1_reg_2097 <= x_V_1_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
        ap_reg_ppstg_tmp_11_reg_2325_pp0_iter1 <= tmp_11_reg_2325;
        ap_reg_ppstg_tmp_11_reg_2325_pp0_iter2 <= ap_reg_ppstg_tmp_11_reg_2325_pp0_iter1;
        ap_reg_ppstg_tmp_28_reg_2320_pp0_iter1 <= tmp_28_reg_2320;
        ap_reg_ppstg_tmp_28_reg_2320_pp0_iter2 <= ap_reg_ppstg_tmp_28_reg_2320_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten2_fu_676_p2))) begin
        exitcond7_mid1_reg_2197 <= exitcond7_mid1_fu_856_p2;
        exitcond_flatten_mid_reg_2154 <= exitcond_flatten_mid_fu_800_p2;
        exitcond_flatten_reg_2116 <= exitcond_flatten_fu_688_p2;
        m_V_reg_2168 <= m_V_fu_806_p2;
        t_V_5_mid_reg_2179 <= t_V_5_mid_fu_818_p3;
        t_V_7_mid2_reg_2210 <= t_V_7_mid2_fu_882_p3;
        tmp3_reg_2216 <= tmp3_fu_894_p2;
        tmp4_cast_mid235_v_reg_2192 <= tmp4_cast_mid235_v_fu_836_p3;
        tmp_15_reg_2136 <= tmp_15_fu_736_p1;
        tmp_16_reg_2173 <= tmp_16_fu_812_p2;
        tmp_6_mid1_reg_2186 <= tmp_6_mid1_fu_830_p2;
        tmp_7_mid_reg_2141[14 : 5] <= tmp_7_mid_fu_756_p2[14 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        i_index_V_2_1_reg_2407 <= i_index_V_2_1_fu_1485_p2;
        i_index_V_2_2_reg_2412 <= i_index_V_2_2_fu_1490_p2;
        i_index_V_2_reg_2402 <= i_index_V_2_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten2_fu_676_p2))) begin
        indvar_flatten_next1_reg_2231 <= indvar_flatten_next1_fu_926_p3;
        indvar_flatten_next_reg_2226 <= indvar_flatten_next_fu_912_p3;
        p_shl1_cast_mid2_v_v_v_reg_2130 <= p_shl1_cast_mid2_v_v_v_fu_728_p3;
        t_V_3_mid2_reg_2205 <= t_V_3_mid2_fu_862_p3;
        y_V_1_reg_2221 <= y_V_1_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_next2_reg_2111 <= indvar_flatten_next2_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_7)) begin
        n_V_reg_2595 <= n_V_fu_1872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_10) & (1'b0 == exitcond_fu_1933_p2))) begin
        output_0_V_addr_1_reg_2641 <= newIndex2_fu_1995_p1;
        output_1_V_addr_1_reg_2646 <= newIndex2_fu_1995_p1;
        tmp_30_reg_2636 <= tmp_30_fu_1977_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter2))) begin
        output_0_V_addr_2_reg_2582 <= newIndex4_fu_1819_p1;
        output_1_V_addr_2_reg_2587 <= newIndex4_fu_1819_p1;
        tmp_27_reg_2577 <= {{p_Val2_8_2_1_fu_1800_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_8)) begin
        p_Val2_1_cast_reg_2610[26 : 0] <= p_Val2_1_cast_fu_1899_p1[26 : 0];
        p_shl5_cast_reg_2605[8 : 3] <= p_shl5_cast_fu_1895_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1))) begin
        p_Val2_7_0_1_reg_2527 <= grp_fu_1515_p2;
        p_Val2_7_0_2_reg_2532 <= grp_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1))) begin
        p_Val2_7_1_1_reg_2542 <= grp_fu_1555_p2;
        p_Val2_7_1_2_reg_2547 <= grp_fu_1565_p2;
        tmp_22_reg_2537 <= {{p_Val2_8_0_2_fu_1668_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1))) begin
        p_Val2_7_1_reg_2522 <= grp_fu_1456_p2;
        tmp_s_reg_2517 <= {{grp_fu_1446_p2[ap_const_lv32_3C : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter2))) begin
        p_Val2_7_2_1_reg_2562 <= grp_fu_1597_p2;
        p_Val2_7_2_reg_2557 <= grp_fu_1587_p2;
        tmp_24_reg_2552 <= {{p_Val2_8_1_1_fu_1721_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter2))) begin
        p_Val2_7_2_2_reg_2572 <= grp_fu_1611_p2;
        tmp_26_reg_2567 <= {{p_Val2_8_2_fu_1774_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2107_pp0_iter1)))) begin
        reg_502 <= w_conv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_506 <= w_conv2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        t_V_5_cast2_mid2_reg_2281 <= t_V_5_cast2_mid2_fu_1228_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (exitcond_flatten2_reg_2107 == 1'b0))) begin
        tmp1_0_1_reg_2340 <= tmp1_0_1_fu_1393_p2;
        tmp1_0_2_reg_2351 <= tmp1_0_2_fu_1408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_9) & (1'b0 == exitcond5_fu_1907_p2))) begin
        tmp7_cast_reg_2623[6 : 0] <= tmp7_cast_fu_1925_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_11)) begin
        tmp_31_reg_2651 <= tmp_31_fu_2013_p1;
        tmp_8_reg_2656 <= tmp_8_fu_2017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_9)) begin
        x_V_reg_2618 <= x_V_fu_1913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_10)) begin
        y_V_reg_2631 <= y_V_fu_1939_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_7) & ~(1'b0 == exitcond3_fu_1866_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_7) & ~(1'b0 == exitcond3_fu_1866_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_136) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_98) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_116) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_126) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_408) begin
        ap_sig_cseq_ST_st18_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_422) begin
        ap_sig_cseq_ST_st19_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_30) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_433) begin
        ap_sig_cseq_ST_st20_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_447) begin
        ap_sig_cseq_ST_st21_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_465) begin
        ap_sig_cseq_ST_st22_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_512) begin
        ap_sig_cseq_ST_st23_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_168) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_7)) begin
        b_conv2_ce0 = 1'b1;
    end else begin
        b_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten1_phi_fu_395_p4 = indvar_flatten_next2_reg_2111;
    end else begin
        indvar_flatten1_phi_fu_395_p4 = indvar_flatten1_reg_391;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten2_phi_fu_417_p4 = indvar_flatten_next1_reg_2231;
    end else begin
        indvar_flatten2_phi_fu_417_p4 = indvar_flatten2_reg_413;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_phi_fu_439_p4 = indvar_flatten_next_reg_2226;
    end else begin
        indvar_flatten_phi_fu_439_p4 = indvar_flatten_reg_435;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_V_address0 = tmp_17_2_2_fu_1571_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_V_address0 = tmp_17_2_1_fu_1535_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_V_address0 = tmp_17_1_2_fu_1475_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        input_V_address0 = tmp_17_0_2_fu_1418_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_V_address0 = tmp_9_fu_1322_p1;
    end else begin
        input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_V_address1 = tmp_17_2_fu_1531_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_V_address1 = tmp_17_1_1_fu_1466_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_V_address1 = tmp_17_0_1_fu_1403_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_V_address1 = tmp_17_1_fu_1333_p1;
        end else begin
            input_V_address1 = 'bx;
        end
    end else begin
        input_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        input_V_ce1 = 1'b1;
    end else begin
        input_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_12)) begin
        output_0_V_address0 = output_0_V_addr_1_reg_2641;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_0_V_address0 = output_0_V_addr_2_reg_2582;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_address0 = newIndex3_fu_546_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_10)) begin
        output_0_V_address0 = newIndex2_fu_1995_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_0_V_address0 = newIndex4_fu_1819_p1;
    end else begin
        output_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st21_fsm_10) | (1'b1 == ap_sig_cseq_ST_st23_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_0_V_ce0 = 1'b1;
    end else begin
        output_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_12)) begin
        output_0_V_d0 = p_Val2_2_cast_fu_2029_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_0_V_d0 = p_Val2_5_fu_1858_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_d0 = ap_const_lv32_0;
    end else begin
        output_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_520_p2) & (1'b0 == tmp_12_fu_532_p1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_tmp_28_reg_2320_pp0_iter2)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_12) & (1'b0 == tmp_30_reg_2636)))) begin
        output_0_V_we0 = 1'b1;
    end else begin
        output_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_12)) begin
        output_1_V_address0 = output_1_V_addr_1_reg_2646;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_1_V_address0 = output_1_V_addr_2_reg_2587;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_address0 = newIndex3_fu_546_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_10)) begin
        output_1_V_address0 = newIndex2_fu_1995_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_1_V_address0 = newIndex4_fu_1819_p1;
    end else begin
        output_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st21_fsm_10) | (1'b1 == ap_sig_cseq_ST_st23_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_1_V_ce0 = 1'b1;
    end else begin
        output_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_12)) begin
        output_1_V_d0 = p_Val2_2_cast_fu_2029_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_1_V_d0 = p_Val2_5_fu_1858_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_d0 = ap_const_lv32_0;
    end else begin
        output_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_520_p2) & ~(1'b0 == tmp_12_fu_532_p1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(1'b0 == ap_reg_ppstg_tmp_28_reg_2320_pp0_iter2)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_12) & ~(1'b0 == tmp_30_reg_2636)))) begin
        output_1_V_we0 = 1'b1;
    end else begin
        output_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_1_phi_fu_406_p4 = p_shl1_cast_mid2_v_v_v_reg_2130;
    end else begin
        t_V_1_phi_fu_406_p4 = t_V_1_reg_402;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_3_phi_fu_428_p4 = t_V_3_mid2_reg_2205;
    end else begin
        t_V_3_phi_fu_428_p4 = t_V_3_reg_424;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_5_phi_fu_450_p4 = t_V_5_cast2_mid2_reg_2281;
    end else begin
        t_V_5_phi_fu_450_p4 = t_V_5_reg_446;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2107 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_7_phi_fu_461_p4 = y_V_1_reg_2221;
    end else begin
        t_V_7_phi_fu_461_p4 = t_V_7_reg_457;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        w_conv2_address0 = OP2_V_2_2_cast_mid2_v_fu_1547_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv2_address0 = OP2_V_2_cast_mid2_v_fu_1503_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv2_address0 = OP2_V_1_1_cast_mid2_v_fu_1431_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv2_address0 = OP2_V_0_2_cast_mid2_v_fu_1385_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv2_address0 = OP2_V_cast_mid2_v_fu_1093_p1;
    end else begin
        w_conv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv2_address1 = OP2_V_2_1_cast_mid2_v_fu_1507_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv2_address1 = OP2_V_1_2_cast_mid2_v_fu_1435_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv2_address1 = OP2_V_1_cast_mid2_v_fu_1389_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv2_address1 = OP2_V_0_1_cast_mid2_v_fu_1111_p1;
        end else begin
            w_conv2_address1 = 'bx;
        end
    end else begin
        w_conv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv2_ce0 = 1'b1;
    end else begin
        w_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv2_ce1 = 1'b1;
    end else begin
        w_conv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond1_fu_520_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond_flatten2_fu_676_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_7;
            end
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_7;
            end
        end
        ap_ST_st18_fsm_7 : begin
            if (~(1'b0 == exitcond3_fu_1866_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_8;
            end
        end
        ap_ST_st19_fsm_8 : begin
            ap_NS_fsm = ap_ST_st20_fsm_9;
        end
        ap_ST_st20_fsm_9 : begin
            if ((1'b0 == exitcond5_fu_1907_p2)) begin
                ap_NS_fsm = ap_ST_st21_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_7;
            end
        end
        ap_ST_st21_fsm_10 : begin
            if (~(1'b0 == exitcond_fu_1933_p2)) begin
                ap_NS_fsm = ap_ST_st20_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_11;
            end
        end
        ap_ST_st22_fsm_11 : begin
            ap_NS_fsm = ap_ST_st23_fsm_12;
        end
        ap_ST_st23_fsm_12 : begin
            ap_NS_fsm = ap_ST_st21_fsm_10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_1_cast_mid2101_v_v_fu_961_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_0_1_mid_fu_956_p2 : w_index_V_0_1_reg_2057);

assign OP2_V_0_1_cast_mid2_v_fu_1111_p1 = OP2_V_0_1_cast_mid2_v_v_fu_1104_p3;

assign OP2_V_0_1_cast_mid2_v_v_fu_1104_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_0_1_mid1_fu_1098_p2 : OP2_V_0_1_cast_mid2101_v_v_fu_961_p3);

assign OP2_V_0_2_cast_mid2109_v_v_fu_972_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_0_2_mid_fu_967_p2 : w_index_V_0_2_reg_2062);

assign OP2_V_0_2_cast_mid2_v_fu_1385_p1 = OP2_V_0_2_cast_mid2_v_v_reg_2246;

assign OP2_V_0_2_cast_mid2_v_v_fu_1122_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_0_2_mid1_fu_1116_p2 : OP2_V_0_2_cast_mid2109_v_v_fu_972_p3);

assign OP2_V_1_1_cast_mid2125_v_v_fu_994_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_1_1_mid_fu_989_p2 : w_index_V_1_1_reg_2072);

assign OP2_V_1_1_cast_mid2_v_fu_1431_p1 = OP2_V_1_1_cast_mid2_v_v_reg_2256;

assign OP2_V_1_1_cast_mid2_v_v_fu_1148_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_1_1_mid1_fu_1142_p2 : OP2_V_1_1_cast_mid2125_v_v_fu_994_p3);

assign OP2_V_1_2_cast_mid2133_v_v_fu_1005_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_1_2_mid_fu_1000_p2 : w_index_V_1_2_reg_2077);

assign OP2_V_1_2_cast_mid2_v_fu_1435_p1 = OP2_V_1_2_cast_mid2_v_v_reg_2261;

assign OP2_V_1_2_cast_mid2_v_v_fu_1161_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_1_2_mid1_fu_1155_p2 : OP2_V_1_2_cast_mid2133_v_v_fu_1005_p3);

assign OP2_V_1_cast_mid2117_v_v_fu_983_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_1_mid_fu_978_p2 : w_index_V_1_reg_2067);

assign OP2_V_1_cast_mid2_v_fu_1389_p1 = OP2_V_1_cast_mid2_v_v_reg_2251;

assign OP2_V_1_cast_mid2_v_v_fu_1135_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_1_mid1_fu_1129_p2 : OP2_V_1_cast_mid2117_v_v_fu_983_p3);

assign OP2_V_2_1_cast_mid2149_v_v_fu_1027_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_2_1_mid_fu_1022_p2 : w_index_V_2_1_reg_2087);

assign OP2_V_2_1_cast_mid2_v_fu_1507_p1 = OP2_V_2_1_cast_mid2_v_v_reg_2271;

assign OP2_V_2_1_cast_mid2_v_v_fu_1187_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_2_1_mid1_fu_1181_p2 : OP2_V_2_1_cast_mid2149_v_v_fu_1027_p3);

assign OP2_V_2_2_cast_mid2157_v_v_fu_1038_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_2_2_mid_fu_1033_p2 : w_index_V_2_2_reg_2092);

assign OP2_V_2_2_cast_mid2_v_fu_1547_p1 = OP2_V_2_2_cast_mid2_v_v_reg_2276;

assign OP2_V_2_2_cast_mid2_v_v_fu_1200_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_2_2_mid1_fu_1194_p2 : OP2_V_2_2_cast_mid2157_v_v_fu_1038_p3);

assign OP2_V_2_cast_mid2141_v_v_fu_1016_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? w_index_V_2_mid_fu_1011_p2 : w_index_V_2_reg_2082);

assign OP2_V_2_cast_mid2_v_fu_1503_p1 = OP2_V_2_cast_mid2_v_v_reg_2266;

assign OP2_V_2_cast_mid2_v_v_fu_1174_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? w_index_V_2_mid1_fu_1168_p2 : OP2_V_2_cast_mid2141_v_v_fu_1016_p3);

assign OP2_V_cast_mid293_v_v_fu_951_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? tmp_7_mid_reg_2141 : tmp_7_reg_2052);

assign OP2_V_cast_mid2_v_fu_1093_p1 = OP2_V_cast_mid2_v_v_fu_1086_p3;

assign OP2_V_cast_mid2_v_v_fu_1086_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? tmp_7_mid1_fu_1080_p2 : OP2_V_cast_mid293_v_v_fu_951_p3);

always @ (*) begin
    ap_sig_116 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_126 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_136 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_168 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_30 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_408 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_422 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_433 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_447 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_465 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_512 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_98 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign b_conv2_address0 = tmp_4_fu_1878_p1;

assign biased_V_fu_2008_p2 = (p_Val2_1_cast_reg_2610 + p_Val2_s_fu_2001_p3);

assign exitcond1_fu_520_p2 = ((t_V_reg_380 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond2_fu_782_p2 = ((t_V_7_phi_fu_461_p4 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign exitcond3_fu_1866_p2 = ((t_V_2_reg_468 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond5_fu_1907_p2 = ((t_V_4_reg_480 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign exitcond7_mid1_fu_856_p2 = (exitcond7_mid_fu_788_p2 & not_exitcond_flatten_mid_fu_850_p2);

assign exitcond7_mid_fu_788_p2 = (exitcond2_fu_782_p2 & not_exitcond_flatten_fu_776_p2);

assign exitcond_flatten1_fu_794_p2 = ((indvar_flatten_phi_fu_439_p4 == ap_const_lv4_9) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_676_p2 = ((indvar_flatten1_phi_fu_395_p4 == ap_const_lv15_4800) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_688_p2 = ((indvar_flatten2_phi_fu_417_p4 == ap_const_lv10_120) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_800_p2 = (exitcond_flatten1_fu_794_p2 & not_exitcond_flatten_fu_776_p2);

assign exitcond_flatten_not_fu_844_p2 = (exitcond_flatten1_fu_794_p2 ^ 1'b1);

assign exitcond_fu_1933_p2 = ((t_V_6_reg_491 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign i_V_fu_526_p2 = (t_V_reg_380 + ap_const_lv10_1);

assign i_index_V_0_1_fu_1398_p2 = (tmp1_0_1_fu_1393_p2 + t_V_5_cast2_mid2_cast_reg_2286);

assign i_index_V_0_2_fu_1413_p2 = (tmp1_0_2_fu_1408_p2 + t_V_5_cast2_mid2_cast_reg_2286);

assign i_index_V_1_1_fu_1462_p2 = (tmp1_0_1_reg_2340 + tmp_15_1_cast_mid2_cast_reg_2292);

assign i_index_V_1_2_fu_1471_p2 = (tmp1_0_2_reg_2351 + tmp_15_1_cast_mid2_cast_reg_2292);

assign i_index_V_1_fu_1327_p2 = (tmp6_fu_1310_p2 + tmp_15_1_cast_mid2_cast_fu_1254_p1);

assign i_index_V_2_1_fu_1485_p2 = (tmp1_0_1_reg_2340 + tmp_15_2_cast_mid2_cast_fu_1439_p1);

assign i_index_V_2_2_fu_1490_p2 = (tmp1_0_2_reg_2351 + tmp_15_2_cast_mid2_cast_fu_1439_p1);

assign i_index_V_2_fu_1480_p2 = (tmp6_reg_2303 + tmp_15_2_cast_mid2_cast_fu_1439_p1);

assign i_index_V_fu_1316_p2 = (tmp6_fu_1310_p2 + t_V_5_cast2_mid2_cast_fu_1234_p1);

assign index_V_fu_1972_p2 = (tmp8_fu_1967_p2 + tmp7_cast_reg_2623);

assign indvar_flatten38_op_fu_920_p2 = (indvar_flatten2_phi_fu_417_p4 + ap_const_lv10_1);

assign indvar_flatten_next1_fu_926_p3 = ((exitcond_flatten_fu_688_p2[0:0] === 1'b1) ? ap_const_lv10_1 : indvar_flatten38_op_fu_920_p2);

assign indvar_flatten_next2_fu_682_p2 = (ap_const_lv15_1 + indvar_flatten1_phi_fu_395_p4);

assign indvar_flatten_next_fu_912_p3 = ((tmp_16_fu_812_p2[0:0] === 1'b1) ? ap_const_lv4_1 : indvar_flatten_op_fu_906_p2);

assign indvar_flatten_op_fu_906_p2 = (indvar_flatten_phi_fu_439_p4 + ap_const_lv4_1);

assign m_V_fu_806_p2 = (ap_const_lv6_1 + t_V_3_mid_fu_694_p3);

assign n_V1_fu_702_p2 = (ap_const_lv7_1 + t_V_1_phi_fu_406_p4);

assign n_V_fu_1872_p2 = (t_V_2_reg_468 + ap_const_lv7_1);

assign newIndex1_fu_536_p4 = {{t_V_reg_380[ap_const_lv32_9 : ap_const_lv32_1]}};

assign newIndex2_fu_1995_p1 = $unsigned(tmp_5_fu_1991_p1);

assign newIndex3_fu_546_p1 = newIndex1_fu_536_p4;

assign newIndex4_fu_1819_p1 = $unsigned(tmp_14_fu_1816_p1);

assign not_exitcond_flatten_fu_776_p2 = (exitcond_flatten_fu_688_p2 ^ 1'b1);

assign not_exitcond_flatten_mid_fu_850_p2 = (exitcond_flatten_fu_688_p2 | exitcond_flatten_not_fu_844_p2);

assign o_index_V_fu_1365_p2 = (tmp4_cast_mid2_fu_1282_p1 + tmp5_fu_1359_p2);

assign p_4_cast_fu_1963_p1 = $signed(p_4_fu_1957_p2);

assign p_4_fu_1957_p2 = (p_shl6_cast_fu_1953_p1 - t_V_6_cast_fu_1929_p1);

assign p_6_cast_fu_1355_p1 = $signed(p_6_fu_1349_p2);

assign p_6_fu_1349_p2 = (p_shl3_cast_fu_1345_p1 - t_V_7_cast1_fu_1286_p1);

assign p_Val2_1_cast_fu_1899_p1 = b_conv2_q0;

assign p_Val2_1_fu_1851_p3 = ((ap_reg_ppstg_tmp_28_reg_2320_pp0_iter2[0:0] === 1'b1) ? output_1_V_q0 : output_0_V_q0);

assign p_Val2_2_cast_fu_2029_p1 = p_Val2_2_s_fu_2023_p3;

assign p_Val2_2_s_fu_2023_p3 = ((tmp_8_reg_2656[0:0] === 1'b1) ? tmp_31_reg_2651 : ap_const_lv31_0);

assign p_Val2_5_fu_1858_p2 = (p_Val2_1_fu_1851_p3 + sum_V_2_2_fu_1841_p4);

assign p_Val2_8_0_1_fu_1641_p2 = ($signed(tmp_2115_0_1_cast_fu_1638_p1) + $signed(tmp_20_0_1_fu_1634_p1));

assign p_Val2_8_0_2_fu_1668_p2 = ($signed(tmp_2115_0_2_cast_fu_1665_p1) + $signed(tmp_20_0_2_fu_1657_p3));

assign p_Val2_8_1_1_fu_1721_p2 = ($signed(tmp_2115_1_1_cast_fu_1718_p1) + $signed(tmp_20_1_1_fu_1710_p3));

assign p_Val2_8_1_2_fu_1747_p2 = ($signed(tmp_2115_1_2_cast_fu_1744_p1) + $signed(tmp_20_1_2_fu_1737_p3));

assign p_Val2_8_1_fu_1694_p2 = ($signed(tmp_2115_1_cast_fu_1691_p1) + $signed(tmp_20_1_fu_1684_p3));

assign p_Val2_8_2_1_fu_1800_p2 = ($signed(tmp_2115_2_1_cast_fu_1797_p1) + $signed(tmp_20_2_1_fu_1790_p3));

assign p_Val2_8_2_2_fu_1835_p2 = ($signed(tmp_2115_2_2_cast_fu_1832_p1) + $signed(tmp_20_2_2_fu_1825_p3));

assign p_Val2_8_2_fu_1774_p2 = ($signed(tmp_2115_2_cast_fu_1771_p1) + $signed(tmp_20_2_fu_1763_p3));

assign p_Val2_s_fu_2001_p3 = ((tmp_30_reg_2636[0:0] === 1'b1) ? output_1_V_q0 : output_0_V_q0);

assign p_mid1_fu_712_p3 = {{tmp_13_fu_708_p1}, {ap_const_lv5_0}};

assign p_mid2_fu_720_p3 = ((exitcond_flatten_fu_688_p2[0:0] === 1'b1) ? p_mid1_fu_712_p3 : p_s_fu_556_p3);

assign p_s_fu_556_p3 = {{tmp_2_fu_552_p1}, {ap_const_lv5_0}};

assign p_shl1_cast_mid2_fu_941_p1 = p_shl1_cast_mid2_v_fu_934_p3;

assign p_shl1_cast_mid2_v_fu_934_p3 = {{tmp_15_reg_2136}, {ap_const_lv3_0}};

assign p_shl1_cast_mid2_v_v_v_fu_728_p3 = ((exitcond_flatten_fu_688_p2[0:0] === 1'b1) ? n_V1_fu_702_p2 : t_V_1_phi_fu_406_p4);

assign p_shl2_cast_mid2_cast_fu_1062_p1 = p_shl2_cast_mid2_fu_1055_p3;

assign p_shl2_cast_mid2_fu_1055_p3 = ((exitcond_flatten_mid_reg_2154[0:0] === 1'b1) ? p_shl2_mid1_fu_1047_p3 : p_shl2_cast_mid_fu_945_p3);

assign p_shl2_cast_mid_fu_945_p3 = ((exitcond_flatten_reg_2116[0:0] === 1'b1) ? ap_const_lv7_0 : p_shl2_reg_2047);

assign p_shl2_fu_572_p3 = {{tmp_10_fu_568_p1}, {ap_const_lv2_0}};

assign p_shl2_mid1_fu_1047_p3 = {{tmp_17_fu_1044_p1}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_1345_p1 = p_shl3_fu_1338_p3;

assign p_shl3_fu_1338_p3 = {{t_V_7_mid2_reg_2210}, {ap_const_lv2_0}};

assign p_shl4_fu_1302_p3 = {{tmp1_fu_1292_p2}, {ap_const_lv2_0}};

assign p_shl5_cast_fu_1895_p1 = p_shl5_fu_1887_p3;

assign p_shl5_fu_1887_p3 = {{tmp_29_fu_1883_p1}, {ap_const_lv3_0}};

assign p_shl6_cast_fu_1953_p1 = p_shl6_fu_1945_p3;

assign p_shl6_fu_1945_p3 = {{t_V_6_reg_491}, {ap_const_lv2_0}};

assign p_shl_cast_fu_598_p1 = p_shl_fu_590_p3;

assign p_shl_cast_mid1_fu_1076_p1 = p_shl_mid1_fu_1069_p3;

assign p_shl_cast_mid_fu_752_p1 = p_shl_mid_fu_744_p3;

assign p_shl_fu_590_p3 = {{tmp_6_fu_580_p2}, {ap_const_lv3_0}};

assign p_shl_mid1_fu_1069_p3 = {{tmp_6_mid1_reg_2186}, {ap_const_lv3_0}};

assign p_shl_mid_fu_744_p3 = {{tmp_13_fu_708_p1}, {ap_const_lv8_0}};

assign sum_V_2_2_fu_1841_p4 = {{p_Val2_8_2_2_fu_1835_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign t_V_3_cast1_fu_564_p1 = t_V_3_phi_fu_428_p4;

assign t_V_3_cast1_mid1_fu_826_p1 = m_V_fu_806_p2;

assign t_V_3_mid2_fu_862_p3 = ((exitcond_flatten_mid_fu_800_p2[0:0] === 1'b1) ? m_V_fu_806_p2 : t_V_3_mid_fu_694_p3);

assign t_V_3_mid_fu_694_p3 = ((exitcond_flatten_fu_688_p2[0:0] === 1'b1) ? ap_const_lv6_0 : t_V_3_phi_fu_428_p4);

assign t_V_4_cast_fu_1903_p1 = t_V_4_reg_480;

assign t_V_5_cast1_fu_656_p1 = t_V_5_phi_fu_450_p4;

assign t_V_5_cast1_mid1_fu_1224_p1 = x_V_1_dup_fu_1219_p2;

assign t_V_5_cast2_mid2_cast_fu_1234_p1 = t_V_5_cast2_mid2_fu_1228_p3;

assign t_V_5_cast2_mid2_fu_1228_p3 = ((exitcond7_mid1_reg_2197[0:0] === 1'b1) ? x_V_1_dup_fu_1219_p2 : t_V_5_mid_reg_2179);

assign t_V_5_cast_fu_660_p1 = t_V_5_phi_fu_450_p4;

assign t_V_5_cast_mid1_fu_1238_p1 = x_V_1_dup_fu_1219_p2;

assign t_V_5_mid_fu_818_p3 = ((tmp_16_fu_812_p2[0:0] === 1'b1) ? ap_const_lv2_0 : t_V_5_phi_fu_450_p4);

assign t_V_6_cast_fu_1929_p1 = t_V_6_reg_491;

assign t_V_7_cast1_fu_1286_p1 = t_V_7_mid2_reg_2210;

assign t_V_7_cast_fu_890_p1 = t_V_7_mid2_fu_882_p3;

assign t_V_7_mid2_fu_882_p3 = ((tmp_19_fu_876_p2[0:0] === 1'b1) ? ap_const_lv2_0 : t_V_7_phi_fu_461_p4);

assign tmp16_fu_762_p2 = (t_V_5_cast1_fu_656_p1 + t_V_1_phi_fu_406_p4);

assign tmp1_0_1_fu_1393_p2 = (ap_const_lv10_5 + tmp6_reg_2303);

assign tmp1_0_2_fu_1408_p2 = (ap_const_lv10_A + tmp6_reg_2303);

assign tmp1_cast_fu_1298_p1 = tmp1_fu_1292_p2;

assign tmp1_fu_1292_p2 = (p_shl2_cast_mid2_cast_fu_1062_p1 + tmp3_cast_fu_1289_p1);

assign tmp3_cast_fu_1289_p1 = tmp3_reg_2216;

assign tmp3_fu_894_p2 = (t_V_7_cast_fu_890_p1 + t_V_3_mid2_fu_862_p3);

assign tmp4_cast_mid2177_v_fu_768_p3 = ((exitcond_flatten_fu_688_p2[0:0] === 1'b1) ? n_V1_fu_702_p2 : tmp16_fu_762_p2);

assign tmp4_cast_mid235_v_fu_836_p3 = ((exitcond_flatten_mid_fu_800_p2[0:0] === 1'b1) ? p_shl1_cast_mid2_v_v_v_fu_728_p3 : tmp4_cast_mid2177_v_fu_768_p3);

assign tmp4_cast_mid2_fu_1282_p1 = tmp4_cast_mid2_v_fu_1276_p3;

assign tmp4_cast_mid2_v_fu_1276_p3 = ((exitcond7_mid1_reg_2197[0:0] === 1'b1) ? tmp4_mid1_fu_1271_p2 : tmp4_cast_mid235_v_reg_2192);

assign tmp4_mid1_fu_1271_p2 = (t_V_5_cast1_mid1_fu_1224_p1 + p_shl1_cast_mid2_v_v_v_reg_2130);

assign tmp5_fu_1359_p2 = ($signed(p_6_cast_fu_1355_p1) + $signed(p_shl1_cast_mid2_fu_941_p1));

assign tmp6_fu_1310_p2 = (tmp1_cast_fu_1298_p1 + p_shl4_fu_1302_p3);

assign tmp7_cast_fu_1925_p1 = tmp7_fu_1919_p2;

assign tmp7_fu_1919_p2 = (t_V_2_reg_468 + t_V_4_cast_fu_1903_p1);

assign tmp8_fu_1967_p2 = ($signed(p_shl5_cast_reg_2605) + $signed(p_4_cast_fu_1963_p1));

assign tmp_10_fu_568_p1 = t_V_3_phi_fu_428_p4[4:0];

assign tmp_12_fu_532_p1 = t_V_reg_380[0:0];

assign tmp_13_fu_708_p1 = n_V1_fu_702_p2[5:0];

assign tmp_14_fu_1816_p1 = $signed(ap_reg_ppstg_tmp_11_reg_2325_pp0_iter2);

assign tmp_15_1_cast_mid2_cast_fu_1254_p1 = tmp_15_1_cast_mid2_fu_1247_p3;

assign tmp_15_1_cast_mid2_fu_1247_p3 = ((exitcond7_mid1_reg_2197[0:0] === 1'b1) ? x_V_1_mid1_fu_1242_p2 : tmp_15_1_cast_mid_fu_1207_p3);

assign tmp_15_1_cast_mid_fu_1207_p3 = ((tmp_16_reg_2173[0:0] === 1'b1) ? ap_const_lv2_1 : x_V_1_reg_2097);

assign tmp_15_2_cast_mid2_cast_fu_1439_p1 = tmp_15_2_cast_mid2_reg_2298;

assign tmp_15_2_cast_mid2_fu_1264_p3 = ((exitcond7_mid1_reg_2197[0:0] === 1'b1) ? tmp_15_2_mid1_fu_1258_p2 : tmp_15_2_cast_mid_fu_1213_p3);

assign tmp_15_2_cast_mid_fu_1213_p3 = ((tmp_16_reg_2173[0:0] === 1'b1) ? ap_const_lv3_2 : tmp_15_2_reg_2102);

assign tmp_15_2_fu_670_p2 = (ap_const_lv3_2 + t_V_5_cast_fu_660_p1);

assign tmp_15_2_mid1_fu_1258_p2 = (ap_const_lv3_2 + t_V_5_cast_mid1_fu_1238_p1);

assign tmp_15_fu_736_p1 = p_shl1_cast_mid2_v_v_v_fu_728_p3[5:0];

assign tmp_16_fu_812_p2 = (exitcond_flatten_mid_fu_800_p2 | exitcond_flatten_fu_688_p2);

assign tmp_17_0_1_fu_1403_p1 = i_index_V_0_1_fu_1398_p2;

assign tmp_17_0_2_fu_1418_p1 = i_index_V_0_2_fu_1413_p2;

assign tmp_17_1_1_fu_1466_p1 = i_index_V_1_1_fu_1462_p2;

assign tmp_17_1_2_fu_1475_p1 = i_index_V_1_2_fu_1471_p2;

assign tmp_17_1_fu_1333_p1 = i_index_V_1_fu_1327_p2;

assign tmp_17_2_1_fu_1535_p1 = i_index_V_2_1_reg_2407;

assign tmp_17_2_2_fu_1571_p1 = i_index_V_2_2_reg_2412;

assign tmp_17_2_fu_1531_p1 = i_index_V_2_reg_2402;

assign tmp_17_fu_1044_p1 = m_V_reg_2168[4:0];

assign tmp_18_fu_870_p2 = (exitcond7_mid1_fu_856_p2 | exitcond_flatten_mid_fu_800_p2);

assign tmp_19_fu_876_p2 = (tmp_18_fu_870_p2 | exitcond_flatten_fu_688_p2);

assign tmp_20_0_1_fu_1634_p1 = $signed(tmp_20_fu_1627_p3);

assign tmp_20_0_2_fu_1657_p3 = {{tmp_21_fu_1647_p4}, {ap_const_lv30_0}};

assign tmp_20_1_1_fu_1710_p3 = {{tmp_23_fu_1700_p4}, {ap_const_lv30_0}};

assign tmp_20_1_2_fu_1737_p3 = {{tmp_24_reg_2552}, {ap_const_lv30_0}};

assign tmp_20_1_fu_1684_p3 = {{tmp_22_reg_2537}, {ap_const_lv30_0}};

assign tmp_20_2_1_fu_1790_p3 = {{tmp_26_reg_2567}, {ap_const_lv30_0}};

assign tmp_20_2_2_fu_1825_p3 = {{tmp_27_reg_2577}, {ap_const_lv30_0}};

assign tmp_20_2_fu_1763_p3 = {{tmp_25_fu_1753_p4}, {ap_const_lv30_0}};

assign tmp_20_fu_1627_p3 = {{tmp_s_reg_2517}, {ap_const_lv30_0}};

assign tmp_2115_0_1_cast_fu_1638_p1 = $signed(p_Val2_7_0_1_reg_2527);

assign tmp_2115_0_2_cast_fu_1665_p1 = $signed(p_Val2_7_0_2_reg_2532);

assign tmp_2115_1_1_cast_fu_1718_p1 = $signed(p_Val2_7_1_1_reg_2542);

assign tmp_2115_1_2_cast_fu_1744_p1 = $signed(p_Val2_7_1_2_reg_2547);

assign tmp_2115_1_cast_fu_1691_p1 = $signed(p_Val2_7_1_reg_2522);

assign tmp_2115_2_1_cast_fu_1797_p1 = $signed(p_Val2_7_2_1_reg_2562);

assign tmp_2115_2_2_cast_fu_1832_p1 = $signed(p_Val2_7_2_2_reg_2572);

assign tmp_2115_2_cast_fu_1771_p1 = $signed(p_Val2_7_2_reg_2557);

assign tmp_21_fu_1647_p4 = {{p_Val2_8_0_1_fu_1641_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_23_fu_1700_p4 = {{p_Val2_8_1_fu_1694_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_25_fu_1753_p4 = {{p_Val2_8_1_2_fu_1747_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_28_fu_1371_p1 = o_index_V_fu_1365_p2[0:0];

assign tmp_29_fu_1883_p1 = t_V_2_reg_468[5:0];

assign tmp_2_fu_552_p1 = t_V_1_phi_fu_406_p4[5:0];

assign tmp_30_fu_1977_p1 = index_V_fu_1972_p2[0:0];

assign tmp_31_fu_2013_p1 = biased_V_fu_2008_p2[30:0];

assign tmp_3_fu_1981_p4 = {{index_V_fu_1972_p2[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_4_fu_1878_p1 = t_V_2_reg_468;

assign tmp_5_fu_1991_p1 = $signed(tmp_3_fu_1981_p4);

assign tmp_6_cast1_fu_586_p1 = tmp_6_fu_580_p2;

assign tmp_6_cast1_mid1_fu_1066_p1 = tmp_6_mid1_reg_2186;

assign tmp_6_cast1_mid_fu_740_p1 = p_mid1_fu_712_p3;

assign tmp_6_fu_580_p2 = (p_s_fu_556_p3 + t_V_3_cast1_fu_564_p1);

assign tmp_6_mid1_fu_830_p2 = (p_mid2_fu_720_p3 + t_V_3_cast1_mid1_fu_826_p1);

assign tmp_7_fu_602_p2 = (p_shl_cast_fu_598_p1 + tmp_6_cast1_fu_586_p1);

assign tmp_7_mid1_fu_1080_p2 = (p_shl_cast_mid1_fu_1076_p1 + tmp_6_cast1_mid1_fu_1066_p1);

assign tmp_7_mid_fu_756_p2 = (p_shl_cast_mid_fu_752_p1 + tmp_6_cast1_mid_fu_740_p1);

assign tmp_8_fu_2017_p2 = (($signed(biased_V_fu_2008_p2) > $signed(32'b00000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_9_fu_1322_p1 = i_index_V_fu_1316_p2;

assign w_index_V_0_1_fu_608_p2 = (ap_const_lv15_3 + tmp_7_fu_602_p2);

assign w_index_V_0_1_mid1_fu_1098_p2 = (ap_const_lv15_3 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_0_1_mid_fu_956_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_3);

assign w_index_V_0_2_fu_614_p2 = (ap_const_lv15_6 + tmp_7_fu_602_p2);

assign w_index_V_0_2_mid1_fu_1116_p2 = (ap_const_lv15_6 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_0_2_mid_fu_967_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_6);

assign w_index_V_1_1_fu_626_p2 = (ap_const_lv15_4 + tmp_7_fu_602_p2);

assign w_index_V_1_1_mid1_fu_1142_p2 = (ap_const_lv15_4 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_1_1_mid_fu_989_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_4);

assign w_index_V_1_2_fu_632_p2 = (ap_const_lv15_7 + tmp_7_fu_602_p2);

assign w_index_V_1_2_mid1_fu_1155_p2 = (ap_const_lv15_7 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_1_2_mid_fu_1000_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_7);

assign w_index_V_1_fu_620_p2 = (ap_const_lv15_1 + tmp_7_fu_602_p2);

assign w_index_V_1_mid1_fu_1129_p2 = (ap_const_lv15_1 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_1_mid_fu_978_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_1);

assign w_index_V_2_1_fu_644_p2 = (ap_const_lv15_5 + tmp_7_fu_602_p2);

assign w_index_V_2_1_mid1_fu_1181_p2 = (ap_const_lv15_5 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_2_1_mid_fu_1022_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_5);

assign w_index_V_2_2_fu_650_p2 = (ap_const_lv15_8 + tmp_7_fu_602_p2);

assign w_index_V_2_2_mid1_fu_1194_p2 = (ap_const_lv15_8 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_2_2_mid_fu_1033_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_8);

assign w_index_V_2_fu_638_p2 = (ap_const_lv15_2 + tmp_7_fu_602_p2);

assign w_index_V_2_mid1_fu_1168_p2 = (ap_const_lv15_2 + tmp_7_mid1_fu_1080_p2);

assign w_index_V_2_mid_fu_1011_p2 = (tmp_7_mid_reg_2141 | ap_const_lv15_2);

assign x_V_1_dup_fu_1219_p2 = (ap_const_lv2_1 + t_V_5_mid_reg_2179);

assign x_V_1_fu_664_p2 = (ap_const_lv2_1 + t_V_5_phi_fu_450_p4);

assign x_V_1_mid1_fu_1242_p2 = (t_V_5_mid_reg_2179 ^ ap_const_lv2_2);

assign x_V_fu_1913_p2 = (t_V_4_reg_480 + ap_const_lv2_1);

assign y_V_1_fu_900_p2 = (t_V_7_mid2_fu_882_p3 + ap_const_lv2_1);

assign y_V_fu_1939_p2 = (t_V_6_reg_491 + ap_const_lv2_1);

always @ (posedge ap_clk) begin
    p_shl2_reg_2047[1:0] <= 2'b00;
    tmp_7_mid_reg_2141[4:0] <= 5'b00000;
    t_V_5_cast2_mid2_cast_reg_2286[9:2] <= 8'b00000000;
    tmp_15_1_cast_mid2_cast_reg_2292[9:2] <= 8'b00000000;
    p_shl5_cast_reg_2605[2:0] <= 3'b000;
    p_shl5_cast_reg_2605[10:9] <= 2'b00;
    p_Val2_1_cast_reg_2610[31:27] <= 5'b00000;
    tmp7_cast_reg_2623[10:7] <= 4'b0000;
end

endmodule //dut_perform_conv_1
