\hypertarget{struct_f_p_u___type}{}\section{F\+P\+U\+\_\+\+Type Struct Reference}
\label{struct_f_p_u___type}\index{FPU\_Type@{FPU\_Type}}


Structure type to access the Floating Point Unit (F\+PU).  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_f_p_u___type_aeab77b3f17bf5a628cb743807d8fde7e}\label{struct_f_p_u___type_aeab77b3f17bf5a628cb743807d8fde7e}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_af1b708c5e413739150df3d16ca3b7061}{F\+P\+C\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_a55263b468d0f8e11ac77aec9ff87c820}{F\+P\+C\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_a58d1989664a06db6ec2e122eefa9f04a}{F\+P\+D\+S\+CR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_a4f19014defe6033d070b80af19ef627c}{M\+V\+F\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_a66f8cfa49a423b480001a4e101bf842d}{M\+V\+F\+R1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_f_p_u___type_a479130e53a8b3c36fd8ee38b503a3911}{M\+V\+F\+R2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Floating Point Unit (F\+PU). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_p_u___type_a55263b468d0f8e11ac77aec9ff87c820}\label{struct_f_p_u___type_a55263b468d0f8e11ac77aec9ff87c820}} 
\index{FPU\_Type@{FPU\_Type}!FPCAR@{FPCAR}}
\index{FPCAR@{FPCAR}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{FPCAR}{FPCAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+F\+P\+C\+AR}

Offset\+: 0x008 (R/W) Floating-\/\+Point Context Address Register \mbox{\Hypertarget{struct_f_p_u___type_af1b708c5e413739150df3d16ca3b7061}\label{struct_f_p_u___type_af1b708c5e413739150df3d16ca3b7061}} 
\index{FPU\_Type@{FPU\_Type}!FPCCR@{FPCCR}}
\index{FPCCR@{FPCCR}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{FPCCR}{FPCCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+F\+P\+C\+CR}

Offset\+: 0x004 (R/W) Floating-\/\+Point Context Control Register \mbox{\Hypertarget{struct_f_p_u___type_a58d1989664a06db6ec2e122eefa9f04a}\label{struct_f_p_u___type_a58d1989664a06db6ec2e122eefa9f04a}} 
\index{FPU\_Type@{FPU\_Type}!FPDSCR@{FPDSCR}}
\index{FPDSCR@{FPDSCR}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{FPDSCR}{FPDSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+F\+P\+D\+S\+CR}

Offset\+: 0x00C (R/W) Floating-\/\+Point Default Status Control Register \mbox{\Hypertarget{struct_f_p_u___type_a4f19014defe6033d070b80af19ef627c}\label{struct_f_p_u___type_a4f19014defe6033d070b80af19ef627c}} 
\index{FPU\_Type@{FPU\_Type}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{MVFR0}{MVFR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+M\+V\+F\+R0}

Offset\+: 0x010 (R/ ) Media and FP Feature Register 0 \mbox{\Hypertarget{struct_f_p_u___type_a66f8cfa49a423b480001a4e101bf842d}\label{struct_f_p_u___type_a66f8cfa49a423b480001a4e101bf842d}} 
\index{FPU\_Type@{FPU\_Type}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{MVFR1}{MVFR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+M\+V\+F\+R1}

Offset\+: 0x014 (R/ ) Media and FP Feature Register 1 \mbox{\Hypertarget{struct_f_p_u___type_a479130e53a8b3c36fd8ee38b503a3911}\label{struct_f_p_u___type_a479130e53a8b3c36fd8ee38b503a3911}} 
\index{FPU\_Type@{FPU\_Type}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!FPU\_Type@{FPU\_Type}}
\subsubsection{\texorpdfstring{MVFR2}{MVFR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+P\+U\+\_\+\+Type\+::\+M\+V\+F\+R2}

Offset\+: 0x018 (R/ ) Media and FP Feature Register 2 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\end{DoxyCompactItemize}
