Analysis & Synthesis report for game
Mon Jul 15 23:21:53 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |game|control_game:comb_8|current_state
 10. State Machine - |game|control_game:comb_8|control_ball_1:c3|current_state
 11. State Machine - |game|control_game:comb_8|control_ball:c1|current_state
 12. State Machine - |game|control_game:comb_8|control_paddle_top:c2|current_state
 13. State Machine - |game|control_game:comb_8|control_paddle:c0|current_state
 14. State Machine - |game|control_game:comb_8|draw_border:d0|current_state
 15. State Machine - |game|control_game:comb_8|game_over:g0|current_state
 16. State Machine - |game|control_game:comb_8|game_start:g1|current_state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "control_game:comb_8|erase_all:e01"
 32. Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1|timer_s:t111"
 33. Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1|timer_l:t8"
 34. Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1"
 35. Port Connectivity Checks: "control_game:comb_8|control_ball_1:c3|timer_l:t0030"
 36. Port Connectivity Checks: "control_game:comb_8|control_ball_1:c3|timer_l:t0020"
 37. Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0|timer_s:t111"
 38. Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0|timer_l:t8"
 39. Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0"
 40. Port Connectivity Checks: "control_game:comb_8|control_ball:c1|timer_l:t003"
 41. Port Connectivity Checks: "control_game:comb_8|control_ball:c1|timer_l:t002"
 42. Port Connectivity Checks: "control_game:comb_8|control_paddle_top:c2|timer_l:t003"
 43. Port Connectivity Checks: "control_game:comb_8|control_paddle_top:c2|timer_l:t002"
 44. Port Connectivity Checks: "control_game:comb_8|control_paddle:c0|timer_l:t003"
 45. Port Connectivity Checks: "control_game:comb_8|control_paddle:c0|timer_l:t002"
 46. Port Connectivity Checks: "control_game:comb_8|game_over:g0|timer_l:t77384"
 47. Port Connectivity Checks: "control_game:comb_8|game_over:g0"
 48. Port Connectivity Checks: "control_game:comb_8|game_start:g1|timer_l:t77384"
 49. Port Connectivity Checks: "control_game:comb_8|game_start:g1"
 50. Port Connectivity Checks: "control_game:comb_8|timer_l:t26882"
 51. Port Connectivity Checks: "control_game:comb_8|timer_l:t26384"
 52. Port Connectivity Checks: "control_game:comb_8|timer_s:t374"
 53. Port Connectivity Checks: "control_game:comb_8"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 15 23:21:52 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; game                                        ;
; Top-level Entity Name           ; game                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 714                                         ;
; Total pins                      ; 74                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; game               ; game               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; game.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v                   ;         ;
; timer.v                          ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v                  ;         ;
; game_ball.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v              ;         ;
; game_paddle.v                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v            ;         ;
; game_paddle_top.v                ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v        ;         ;
; draw_border.v                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v            ;         ;
; erase_all.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/erase_all.v              ;         ;
; game_ball_1.v                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v            ;         ;
; game_over.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v              ;         ;
; game_start.v                     ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v             ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_address_translator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altsyncram_m6m1.tdf   ;         ;
; black.mif                        ; yes             ; Auto-Found Memory Initialization File  ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/black.mif                ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/decode_7la.tdf        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/decode_01a.tdf        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/mux_ifb.tdf           ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_pll.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altpll_80u.tdf        ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_controller.v         ;         ;
; hex_decoder.v                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Documents/CS_Projects/verilog-ping-pong-project/project/hex_decoder.v            ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 973            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1670           ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 268            ;
;     -- 5 input functions                    ; 177            ;
;     -- 4 input functions                    ; 226            ;
;     -- <=3 input functions                  ; 992            ;
;                                             ;                ;
; Dedicated logic registers                   ; 714            ;
;                                             ;                ;
; I/O pins                                    ; 74             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 624            ;
; Total fan-out                               ; 7957           ;
; Average fan-out                             ; 3.13           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |game                                                   ; 1670 (13)           ; 714 (8)                   ; 57600             ; 0          ; 74   ; 0            ; |game                                                                                                ; game                   ; work         ;
;    |control_game:comb_8|                                ; 1581 (165)          ; 676 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8                                                                            ; control_game           ; work         ;
;       |control_ball:c1|                                 ; 105 (5)             ; 57 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball:c1                                                            ; control_ball           ; work         ;
;          |timer_l:t002|                                 ; 60 (60)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball:c1|timer_l:t002                                               ; timer_l                ; work         ;
;          |timer_l:t003|                                 ; 40 (40)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball:c1|timer_l:t003                                               ; timer_l                ; work         ;
;       |control_ball_1:c3|                               ; 105 (5)             ; 57 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball_1:c3                                                          ; control_ball_1         ; work         ;
;          |timer_l:t0020|                                ; 60 (60)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0020                                            ; timer_l                ; work         ;
;          |timer_l:t0030|                                ; 40 (40)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0030                                            ; timer_l                ; work         ;
;       |control_paddle:c0|                               ; 91 (7)              ; 57 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle:c0                                                          ; control_paddle         ; work         ;
;          |timer_l:t002|                                 ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle:c0|timer_l:t002                                             ; timer_l                ; work         ;
;          |timer_l:t003|                                 ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle:c0|timer_l:t003                                             ; timer_l                ; work         ;
;       |control_paddle_top:c2|                           ; 91 (7)              ; 57 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle_top:c2                                                      ; control_paddle_top     ; work         ;
;          |timer_l:t002|                                 ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t002                                         ; timer_l                ; work         ;
;          |timer_l:t003|                                 ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t003                                         ; timer_l                ; work         ;
;       |datapath_ball:p0|                                ; 197 (27)            ; 81 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball:p0                                                           ; datapath_ball          ; work         ;
;          |timer_l:t8|                                   ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball:p0|timer_l:t8                                                ; timer_l                ; work         ;
;          |timer_s:t111|                                 ; 44 (44)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball:p0|timer_s:t111                                              ; timer_s                ; work         ;
;          |xy_counter_ball:movement|                     ; 77 (77)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement                                  ; xy_counter_ball        ; work         ;
;       |datapath_ball_1:p_1|                             ; 204 (28)            ; 81 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball_1:p_1                                                        ; datapath_ball_1        ; work         ;
;          |timer_l:t8|                                   ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_l:t8                                             ; timer_l                ; work         ;
;          |timer_s:t111|                                 ; 44 (44)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_s:t111                                           ; timer_s                ; work         ;
;          |xy_counter_ball_1:movement|                   ; 83 (83)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement                             ; xy_counter_ball_1      ; work         ;
;       |datapath_paddle:p1|                              ; 35 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle:p1                                                         ; datapath_paddle        ; work         ;
;          |paddle_draw:data|                             ; 13 (13)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle:p1|paddle_draw:data                                        ; paddle_draw            ; work         ;
;          |xy_counter_paddle:movement|                   ; 22 (22)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement                              ; xy_counter_paddle      ; work         ;
;       |datapath_paddle_top:p2|                          ; 36 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle_top:p2                                                     ; datapath_paddle_top    ; work         ;
;          |paddle_draw_top:data1|                        ; 13 (13)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle_top:p2|paddle_draw_top:data1                               ; paddle_draw_top        ; work         ;
;          |xy_counter_paddle_top:movement1|              ; 23 (23)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1                     ; xy_counter_paddle_top  ; work         ;
;       |draw_border:d0|                                  ; 64 (64)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|draw_border:d0                                                             ; draw_border            ; work         ;
;       |erase_all:e01|                                   ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|erase_all:e01                                                              ; erase_all              ; work         ;
;       |game_over:g0|                                    ; 181 (131)           ; 66 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|game_over:g0                                                               ; game_over              ; work         ;
;          |timer_l:t77384|                               ; 50 (50)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|game_over:g0|timer_l:t77384                                                ; timer_l                ; work         ;
;       |game_start:g1|                                   ; 140 (91)            ; 67 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|game_start:g1                                                              ; game_start             ; work         ;
;          |timer_l:t77384|                               ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|game_start:g1|timer_l:t77384                                               ; timer_l                ; work         ;
;       |timer_l:t26384|                                  ; 50 (50)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|timer_l:t26384                                                             ; timer_l                ; work         ;
;       |timer_l:t26882|                                  ; 49 (49)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|timer_l:t26882                                                             ; timer_l                ; work         ;
;       |timer_s:t374|                                    ; 47 (47)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|control_game:comb_8|timer_s:t374                                                               ; timer_s                ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|hex_decoder:h0                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|hex_decoder:h2                                                                                 ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 62 (1)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|current_state                                                                                                                                                                                                                                                    ;
+-------------------------------+-------------------+--------------------------+-------------------------+-------------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-------------------------+---------------------------+
; Name                          ; current_state.END ; current_state.GAME_START ; current_state.GAME_OVER ; current_state.DRAW_PADDLE_TOP ; current_state.DRAW_PADDLE ; current_state.DRAW_BALL_1 ; current_state.DRAW_BALL ; current_state.DRAW_BORDER ; current_state.ERASE_ALL ; current_state.ERASE_ALL_1 ;
+-------------------------------+-------------------+--------------------------+-------------------------+-------------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-------------------------+---------------------------+
; current_state.ERASE_ALL_1     ; 0                 ; 0                        ; 0                       ; 0                             ; 0                         ; 0                         ; 0                       ; 0                         ; 0                       ; 0                         ;
; current_state.ERASE_ALL       ; 0                 ; 0                        ; 0                       ; 0                             ; 0                         ; 0                         ; 0                       ; 0                         ; 1                       ; 1                         ;
; current_state.DRAW_BORDER     ; 0                 ; 0                        ; 0                       ; 0                             ; 0                         ; 0                         ; 0                       ; 1                         ; 0                       ; 1                         ;
; current_state.DRAW_BALL       ; 0                 ; 0                        ; 0                       ; 0                             ; 0                         ; 0                         ; 1                       ; 0                         ; 0                       ; 1                         ;
; current_state.DRAW_BALL_1     ; 0                 ; 0                        ; 0                       ; 0                             ; 0                         ; 1                         ; 0                       ; 0                         ; 0                       ; 1                         ;
; current_state.DRAW_PADDLE     ; 0                 ; 0                        ; 0                       ; 0                             ; 1                         ; 0                         ; 0                       ; 0                         ; 0                       ; 1                         ;
; current_state.DRAW_PADDLE_TOP ; 0                 ; 0                        ; 0                       ; 1                             ; 0                         ; 0                         ; 0                       ; 0                         ; 0                       ; 1                         ;
; current_state.GAME_OVER       ; 0                 ; 0                        ; 1                       ; 0                             ; 0                         ; 0                         ; 0                       ; 0                         ; 0                       ; 1                         ;
; current_state.GAME_START      ; 0                 ; 1                        ; 0                       ; 0                             ; 0                         ; 0                         ; 0                       ; 0                         ; 0                       ; 1                         ;
; current_state.END             ; 1                 ; 0                        ; 0                       ; 0                             ; 0                         ; 0                         ; 0                       ; 0                         ; 0                       ; 1                         ;
+-------------------------------+-------------------+--------------------------+-------------------------+-------------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|control_ball_1:c3|current_state                                                      ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; Name                ; current_state.WAIT ; current_state.DRAW ; current_state.MOVE ; current_state.ERASE ; current_state.DONE1 ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; current_state.DONE1 ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ;
; current_state.ERASE ; 0                  ; 0                  ; 0                  ; 1                   ; 1                   ;
; current_state.MOVE  ; 0                  ; 0                  ; 1                  ; 0                   ; 1                   ;
; current_state.DRAW  ; 0                  ; 1                  ; 0                  ; 0                   ; 1                   ;
; current_state.WAIT  ; 1                  ; 0                  ; 0                  ; 0                   ; 1                   ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|control_ball:c1|current_state                                                        ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; Name                ; current_state.WAIT ; current_state.DRAW ; current_state.MOVE ; current_state.ERASE ; current_state.DONE1 ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; current_state.DONE1 ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ;
; current_state.ERASE ; 0                  ; 0                  ; 0                  ; 1                   ; 1                   ;
; current_state.MOVE  ; 0                  ; 0                  ; 1                  ; 0                   ; 1                   ;
; current_state.DRAW  ; 0                  ; 1                  ; 0                  ; 0                   ; 1                   ;
; current_state.WAIT  ; 1                  ; 0                  ; 0                  ; 0                   ; 1                   ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|control_paddle_top:c2|current_state                                                  ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; Name                ; current_state.WAIT ; current_state.DRAW ; current_state.MOVE ; current_state.ERASE ; current_state.DONE1 ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; current_state.DONE1 ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ;
; current_state.ERASE ; 0                  ; 0                  ; 0                  ; 1                   ; 1                   ;
; current_state.MOVE  ; 0                  ; 0                  ; 1                  ; 0                   ; 1                   ;
; current_state.DRAW  ; 0                  ; 1                  ; 0                  ; 0                   ; 1                   ;
; current_state.WAIT  ; 1                  ; 0                  ; 0                  ; 0                   ; 1                   ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|control_paddle:c0|current_state                                                      ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; Name                ; current_state.WAIT ; current_state.DRAW ; current_state.MOVE ; current_state.ERASE ; current_state.DONE1 ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; current_state.DONE1 ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ;
; current_state.ERASE ; 0                  ; 0                  ; 0                  ; 1                   ; 1                   ;
; current_state.MOVE  ; 0                  ; 0                  ; 1                  ; 0                   ; 1                   ;
; current_state.DRAW  ; 0                  ; 1                  ; 0                  ; 0                   ; 1                   ;
; current_state.WAIT  ; 1                  ; 0                  ; 0                  ; 0                   ; 1                   ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|draw_border:d0|current_state                                                                               ;
+----------------------+--------------------+---------------------+----------------------+--------------------+-------------------+--------------------+
; Name                 ; current_state.DONE ; current_state.RIGHT ; current_state.BOTTOM ; current_state.LEFT ; current_state.TOP ; current_state.WAIT ;
+----------------------+--------------------+---------------------+----------------------+--------------------+-------------------+--------------------+
; current_state.WAIT   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                 ; 0                  ;
; current_state.TOP    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                 ; 1                  ;
; current_state.LEFT   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                 ; 1                  ;
; current_state.BOTTOM ; 0                  ; 0                   ; 1                    ; 0                  ; 0                 ; 1                  ;
; current_state.RIGHT  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                 ; 1                  ;
; current_state.DONE   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                 ; 1                  ;
+----------------------+--------------------+---------------------+----------------------+--------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|game_over:g0|current_state                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+
; Name                ; current_state.DONE ; current_state.N5 ; current_state.N4 ; current_state.N3 ; current_state.N2 ; current_state.N1 ; current_state.I2 ; current_state.I1 ; current_state.W5 ; current_state.W4 ; current_state.W3 ; current_state.W2 ; current_state.W1 ; current_state.S2 ; current_state.S1 ; current_state.P4 ; current_state.P3 ; current_state.P2 ; current_state.P1 ; current_state.START ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+
; current_state.START ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ;
; current_state.P1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                   ;
; current_state.P2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                   ;
; current_state.P3    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                   ;
; current_state.P4    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.S1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.S2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.W1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.W2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.W3    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.W4    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.W5    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.I1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.I2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.N1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.N2    ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.N3    ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.N4    ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.N5    ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.DONE  ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|control_game:comb_8|game_start:g1|current_state                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+
; Name                ; current_state.DONE ; current_state.O8 ; current_state.O7 ; current_state.O6 ; current_state.O5 ; current_state.O4 ; current_state.O3 ; current_state.O2 ; current_state.O1 ; current_state.F2 ; current_state.F1 ; current_state.G9 ; current_state.G8 ; current_state.G7 ; current_state.G6 ; current_state.G5 ; current_state.G4 ; current_state.G3 ; current_state.G2 ; current_state.G1 ; current_state.START ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+
; current_state.START ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ;
; current_state.G1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                   ;
; current_state.G2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                   ;
; current_state.G3    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                   ;
; current_state.G4    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.G5    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.G6    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.G7    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.G8    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.G9    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.F1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.F2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O1    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O2    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O3    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O4    ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O5    ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O6    ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O7    ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.O8    ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
; current_state.DONE  ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ;
+---------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; control_game:comb_8|x_out[7]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[5]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[6]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[3]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[4]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[5]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[6]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|color_out[2]                    ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[0]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[1]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[2]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[3]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|x_out[4]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|color_out[1]                    ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|color_out[0]                    ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[0]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[1]                        ; control_game:comb_8|current_state.END ; yes                    ;
; control_game:comb_8|y_out[2]                        ; control_game:comb_8|current_state.END ; yes                    ;
; winner                                              ; GND                                   ; yes                    ;
; control_game:comb_8|AI_left                         ; control_game:comb_8|AI_right          ; yes                    ;
; control_game:comb_8|AI_right                        ; control_game:comb_8|AI_right          ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+-----------------------------------------------------------+-----------------------------------------------------+
; Register name                                             ; Reason for Removal                                  ;
+-----------------------------------------------------------+-----------------------------------------------------+
; control_game:comb_8|draw_border:d0|y[5,6]                 ; Merged with control_game:comb_8|draw_border:d0|y[2] ;
; control_game:comb_8|draw_border:d0|x[7]                   ; Merged with control_game:comb_8|draw_border:d0|x[0] ;
; control_game:comb_8|draw_border:d0|y[0,4]                 ; Merged with control_game:comb_8|draw_border:d0|x[0] ;
; control_game:comb_8|draw_border:d0|x[5]                   ; Merged with control_game:comb_8|draw_border:d0|x[1] ;
; control_game:comb_8|draw_border:d0|y[1,3]                 ; Merged with control_game:comb_8|draw_border:d0|x[1] ;
; control_game:comb_8|draw_border:d0|x[3,6]                 ; Merged with control_game:comb_8|draw_border:d0|x[2] ;
; control_game:comb_8|draw_border:d0|x[0]                   ; Stuck at GND due to stuck port data_in              ;
; control_game:comb_8|current_state~2                       ; Lost fanout                                         ;
; control_game:comb_8|current_state~3                       ; Lost fanout                                         ;
; control_game:comb_8|current_state~4                       ; Lost fanout                                         ;
; control_game:comb_8|current_state~5                       ; Lost fanout                                         ;
; control_game:comb_8|control_ball_1:c3|current_state~2     ; Lost fanout                                         ;
; control_game:comb_8|control_ball_1:c3|current_state~3     ; Lost fanout                                         ;
; control_game:comb_8|control_ball:c1|current_state~2       ; Lost fanout                                         ;
; control_game:comb_8|control_ball:c1|current_state~3       ; Lost fanout                                         ;
; control_game:comb_8|control_paddle_top:c2|current_state~2 ; Lost fanout                                         ;
; control_game:comb_8|control_paddle_top:c2|current_state~3 ; Lost fanout                                         ;
; control_game:comb_8|control_paddle:c0|current_state~2     ; Lost fanout                                         ;
; control_game:comb_8|control_paddle:c0|current_state~3     ; Lost fanout                                         ;
; control_game:comb_8|draw_border:d0|current_state~2        ; Lost fanout                                         ;
; control_game:comb_8|draw_border:d0|current_state~3        ; Lost fanout                                         ;
; control_game:comb_8|draw_border:d0|current_state~4        ; Lost fanout                                         ;
; control_game:comb_8|game_over:g0|current_state~21         ; Lost fanout                                         ;
; control_game:comb_8|game_over:g0|current_state~22         ; Lost fanout                                         ;
; control_game:comb_8|game_over:g0|current_state~23         ; Lost fanout                                         ;
; control_game:comb_8|game_over:g0|current_state~24         ; Lost fanout                                         ;
; control_game:comb_8|game_over:g0|current_state~25         ; Lost fanout                                         ;
; control_game:comb_8|game_start:g1|current_state~22        ; Lost fanout                                         ;
; control_game:comb_8|game_start:g1|current_state~23        ; Lost fanout                                         ;
; control_game:comb_8|game_start:g1|current_state~24        ; Lost fanout                                         ;
; control_game:comb_8|game_start:g1|current_state~25        ; Lost fanout                                         ;
; control_game:comb_8|game_start:g1|current_state~26        ; Lost fanout                                         ;
; Total Number of Removed Registers = 36                    ;                                                     ;
+-----------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 714   ;
; Number of registers using Synchronous Clear  ; 435   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[6]          ; 4       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|x_out[6]              ; 8       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|x_out[6]         ; 8       ;
; control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[6] ; 8       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_out[5]              ; 7       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|y_out[5]         ; 7       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|y_out[4]         ; 7       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_out[4]              ; 8       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_out[3]              ; 7       ;
; control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[0]          ; 4       ;
; control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[0] ; 8       ;
; control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[1]          ; 3       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|x_out[1]         ; 7       ;
; control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[1] ; 6       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|x_out[2]         ; 7       ;
; control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[3]          ; 4       ;
; control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[3] ; 8       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|x_out[4]              ; 7       ;
; control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_out[2]              ; 7       ;
; control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|y_out[1]         ; 6       ;
; Total number of inverted registers = 20                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|timer_s:t374|count[3]                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|timer_s:t374|count[11]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|count[0]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|count[1]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle_top:p2|paddle_draw_top:data1|count[3]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle:p1|paddle_draw:data|count[3]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|control_game:comb_8|game_over:g0|counter1[4]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|control_game:comb_8|game_over:g0|counter2[6]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|control_game:comb_8|game_start:g1|counter1[7]                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|control_game:comb_8|game_start:g1|counter2[4]                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|timer_l:t26384|count[2]                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|timer_l:t26384|count[24]                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|timer_l:t26882|count[0]                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|timer_l:t26882|count[23]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0020|count[3]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0020|count[12]                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0030|count[11]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_ball_1:c3|timer_l:t0030|count[2]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |game|control_game:comb_8|control_ball:c1|timer_l:t002|count[7]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_ball:c1|timer_l:t002|count[20]                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |game|control_game:comb_8|control_ball:c1|timer_l:t003|count[1]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_ball:c1|timer_l:t003|count[6]                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t002|count[23]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t002|count[17]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t003|count[22]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_paddle_top:c2|timer_l:t003|count[2]                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|control_paddle:c0|timer_l:t002|count[25]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_paddle:c0|timer_l:t002|count[20]                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |game|control_game:comb_8|control_paddle:c0|timer_l:t003|count[12]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|control_paddle:c0|timer_l:t003|count[2]                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|draw_border:d0|counter1[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |game|control_game:comb_8|draw_border:d0|counter2[0]                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|game_over:g0|timer_l:t77384|count[10]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|game_over:g0|timer_l:t77384|count[13]                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|game_start:g1|timer_l:t77384|count[18]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|game_start:g1|timer_l:t77384|count[19]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|count2[0]                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|count2[1]                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|y_out[3]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|y_out[6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |game|control_game:comb_8|erase_all:e01|counter[15]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[4]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[2]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|x_out[1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|count1[2]                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_s:t111|count[8]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_s:t111|count[13]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|count1[2]                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|timer_s:t111|count[16]                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|timer_s:t111|count[7]                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_l:t8|count[11]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|timer_l:t8|count[12]                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|timer_l:t8|count[9]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|timer_l:t8|count[7]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |game|control_game:comb_8|draw_border:d0|x[2]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement|x_out[2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1|x_out[3]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement|x_out[3]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_out[4]                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |game|control_game:comb_8|draw_border:d0|Add2                                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |game|control_game:comb_8|game_over:g0|current_state                                                    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |game|control_game:comb_8|game_start:g1|current_state                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game|control_game:comb_8|draw_border:d0|Add2                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game|control_game:comb_8|game_over:g0|Add3                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |game|control_game:comb_8|game_over:g0|Add3                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |game|control_game:comb_8|x_out[7]                                                                      ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |game|control_game:comb_8|x_out[5]                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |game|control_game:comb_8|y_out[0]                                                                      ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; No         ; |game|control_game:comb_8|y_out[2]                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|erase_all:e01" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1|timer_s:t111" ;
+-----------------+-------+----------+---------------------------------------------+
; Port            ; Type  ; Severity ; Details                                     ;
+-----------------+-------+----------+---------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                                ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND                                ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC                                ;
+-----------------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1|timer_l:t8" ;
+-----------------+-------+----------+-------------------------------------------+
; Port            ; Type  ; Severity ; Details                                   ;
+-----------------+-------+----------+-------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                              ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND                              ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC                              ;
+-----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball_1:p_1"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; x_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_ball_1:c3|timer_l:t0030" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; enable           ; Input ; Info     ; Stuck at VCC                              ;
; dividend[16..15] ; Input ; Info     ; Stuck at VCC                              ;
; dividend[10..9]  ; Input ; Info     ; Stuck at VCC                              ;
; dividend[25..17] ; Input ; Info     ; Stuck at GND                              ;
; dividend[14..11] ; Input ; Info     ; Stuck at GND                              ;
; dividend[4..0]   ; Input ; Info     ; Stuck at GND                              ;
; dividend[8]      ; Input ; Info     ; Stuck at GND                              ;
; dividend[7]      ; Input ; Info     ; Stuck at VCC                              ;
; dividend[6]      ; Input ; Info     ; Stuck at GND                              ;
; dividend[5]      ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_ball_1:c3|timer_l:t0020" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                               ;
; dividend[3..2]  ; Input ; Info     ; Stuck at VCC                               ;
; dividend[25..6] ; Input ; Info     ; Stuck at GND                               ;
; dividend[1]     ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0|timer_s:t111" ;
+-----------------+-------+----------+------------------------------------------+
; Port            ; Type  ; Severity ; Details                                  ;
+-----------------+-------+----------+------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                             ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND                             ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC                             ;
+-----------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0|timer_l:t8" ;
+-----------------+-------+----------+----------------------------------------+
; Port            ; Type  ; Severity ; Details                                ;
+-----------------+-------+----------+----------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                           ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND                           ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC                           ;
+-----------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|datapath_ball:p0"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; x_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_ball:c1|timer_l:t003" ;
+------------------+-------+----------+----------------------------------------+
; Port             ; Type  ; Severity ; Details                                ;
+------------------+-------+----------+----------------------------------------+
; enable           ; Input ; Info     ; Stuck at VCC                           ;
; dividend[16..15] ; Input ; Info     ; Stuck at VCC                           ;
; dividend[10..9]  ; Input ; Info     ; Stuck at VCC                           ;
; dividend[25..17] ; Input ; Info     ; Stuck at GND                           ;
; dividend[14..11] ; Input ; Info     ; Stuck at GND                           ;
; dividend[4..0]   ; Input ; Info     ; Stuck at GND                           ;
; dividend[8]      ; Input ; Info     ; Stuck at GND                           ;
; dividend[7]      ; Input ; Info     ; Stuck at VCC                           ;
; dividend[6]      ; Input ; Info     ; Stuck at GND                           ;
; dividend[5]      ; Input ; Info     ; Stuck at VCC                           ;
+------------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_ball:c1|timer_l:t002" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                            ;
; dividend[3..2]  ; Input ; Info     ; Stuck at VCC                            ;
; dividend[25..6] ; Input ; Info     ; Stuck at GND                            ;
; dividend[1]     ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_paddle_top:c2|timer_l:t003" ;
+------------------+-------+----------+----------------------------------------------+
; Port             ; Type  ; Severity ; Details                                      ;
+------------------+-------+----------+----------------------------------------------+
; enable           ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[20..19] ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[10..9]  ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[25..24] ; Input ; Info     ; Stuck at GND                                 ;
; dividend[22..21] ; Input ; Info     ; Stuck at GND                                 ;
; dividend[18..16] ; Input ; Info     ; Stuck at GND                                 ;
; dividend[14..13] ; Input ; Info     ; Stuck at GND                                 ;
; dividend[6..0]   ; Input ; Info     ; Stuck at GND                                 ;
; dividend[23]     ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[15]     ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[12]     ; Input ; Info     ; Stuck at VCC                                 ;
; dividend[11]     ; Input ; Info     ; Stuck at GND                                 ;
; dividend[8]      ; Input ; Info     ; Stuck at GND                                 ;
; dividend[7]      ; Input ; Info     ; Stuck at VCC                                 ;
+------------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_paddle_top:c2|timer_l:t002" ;
+-----------------+-------+----------+-----------------------------------------------+
; Port            ; Type  ; Severity ; Details                                       ;
+-----------------+-------+----------+-----------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                                  ;
; dividend[25..6] ; Input ; Info     ; Stuck at GND                                  ;
; dividend[4..0]  ; Input ; Info     ; Stuck at GND                                  ;
; dividend[5]     ; Input ; Info     ; Stuck at VCC                                  ;
+-----------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_paddle:c0|timer_l:t003" ;
+------------------+-------+----------+------------------------------------------+
; Port             ; Type  ; Severity ; Details                                  ;
+------------------+-------+----------+------------------------------------------+
; enable           ; Input ; Info     ; Stuck at VCC                             ;
; dividend[20..19] ; Input ; Info     ; Stuck at VCC                             ;
; dividend[10..9]  ; Input ; Info     ; Stuck at VCC                             ;
; dividend[25..24] ; Input ; Info     ; Stuck at GND                             ;
; dividend[22..21] ; Input ; Info     ; Stuck at GND                             ;
; dividend[18..16] ; Input ; Info     ; Stuck at GND                             ;
; dividend[14..13] ; Input ; Info     ; Stuck at GND                             ;
; dividend[6..0]   ; Input ; Info     ; Stuck at GND                             ;
; dividend[23]     ; Input ; Info     ; Stuck at VCC                             ;
; dividend[15]     ; Input ; Info     ; Stuck at VCC                             ;
; dividend[12]     ; Input ; Info     ; Stuck at VCC                             ;
; dividend[11]     ; Input ; Info     ; Stuck at GND                             ;
; dividend[8]      ; Input ; Info     ; Stuck at GND                             ;
; dividend[7]      ; Input ; Info     ; Stuck at VCC                             ;
+------------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|control_paddle:c0|timer_l:t002" ;
+-----------------+-------+----------+-------------------------------------------+
; Port            ; Type  ; Severity ; Details                                   ;
+-----------------+-------+----------+-------------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                              ;
; dividend[25..6] ; Input ; Info     ; Stuck at GND                              ;
; dividend[4..0]  ; Input ; Info     ; Stuck at GND                              ;
; dividend[5]     ; Input ; Info     ; Stuck at VCC                              ;
+-----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|game_over:g0|timer_l:t77384" ;
+-----------------+-------+----------+----------------------------------------+
; Port            ; Type  ; Severity ; Details                                ;
+-----------------+-------+----------+----------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                           ;
; dividend[25..2] ; Input ; Info     ; Stuck at GND                           ;
; dividend[1]     ; Input ; Info     ; Stuck at VCC                           ;
; dividend[0]     ; Input ; Info     ; Stuck at GND                           ;
+-----------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|game_over:g0"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; done_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|game_start:g1|timer_l:t77384" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; enable          ; Input ; Info     ; Stuck at VCC                            ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND                            ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC                            ;
+-----------------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|game_start:g1"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; done_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|timer_l:t26882" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; enable          ; Input ; Info     ; Stuck at VCC              ;
; dividend[25..1] ; Input ; Info     ; Stuck at GND              ;
; dividend[0]     ; Input ; Info     ; Stuck at VCC              ;
+-----------------+-------+----------+---------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|timer_l:t26384" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; enable          ; Input ; Info     ; Stuck at VCC              ;
; dividend[25..2] ; Input ; Info     ; Stuck at GND              ;
; dividend[1]     ; Input ; Info     ; Stuck at VCC              ;
; dividend[0]     ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8|timer_s:t374" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; enable          ; Input ; Info     ; Stuck at VCC            ;
; dividend[25..2] ; Input ; Info     ; Stuck at GND            ;
; dividend[1]     ; Input ; Info     ; Stuck at VCC            ;
; dividend[0]     ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_game:comb_8"                                                                                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; player_0_scores ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; player_1_scores ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; end_signal      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; enable_border   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; enable_ball     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 714                         ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 19                          ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 40                          ;
;     SCLR              ; 366                         ;
;     SLD               ; 5                           ;
;     plain             ; 225                         ;
; arriav_lcell_comb     ; 1674                        ;
;     arith             ; 712                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 635                         ;
;         2 data inputs ; 55                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 7                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 935                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 179                         ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 212                         ;
;         5 data inputs ; 170                         ;
;         6 data inputs ; 268                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 74                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 4.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 15 23:21:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ping-pong-game -c game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at game.v(486): ignored dangling comma in List of Port Connections File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 486
Warning (10275): Verilog HDL Module Instantiation warning at game.v(580): ignored dangling comma in List of Port Connections File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 580
Warning (12125): Using design file game.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project
    Info (12023): Found entity 1: timer_s File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v Line: 1
    Info (12023): Found entity 2: timer_l File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v Line: 25
    Info (12023): Found entity 3: control_ball File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 1
    Info (12023): Found entity 4: datapath_ball File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 94
    Info (12023): Found entity 5: xy_counter_ball File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 180
    Info (12023): Found entity 6: control_paddle File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 1
    Info (12023): Found entity 7: datapath_paddle File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 91
    Info (12023): Found entity 8: paddle_draw File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 129
    Info (12023): Found entity 9: xy_counter_paddle File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 158
    Info (12023): Found entity 10: control_paddle_top File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 1
    Info (12023): Found entity 11: datapath_paddle_top File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 91
    Info (12023): Found entity 12: paddle_draw_top File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 130
    Info (12023): Found entity 13: xy_counter_paddle_top File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 159
    Info (12023): Found entity 14: draw_border File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 1
    Info (12023): Found entity 15: erase_all File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/erase_all.v Line: 1
    Info (12023): Found entity 16: control_ball_1 File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v Line: 1
    Info (12023): Found entity 17: datapath_ball_1 File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v Line: 94
    Info (12023): Found entity 18: xy_counter_ball_1 File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v Line: 179
    Info (12023): Found entity 19: game_over File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v Line: 1
    Info (12023): Found entity 20: game_start File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 1
    Info (12023): Found entity 21: game File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 12
    Info (12023): Found entity 22: control_game File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at game_ball.v(121): created implicit net for "change_color_signal" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 121
Warning (10236): Verilog HDL Implicit Net warning at draw_border.v(116): created implicit net for "counter1_done" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at draw_border.v(128): created implicit net for "counter2_done" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 128
Warning (10236): Verilog HDL Implicit Net warning at game_ball_1.v(120): created implicit net for "change_color_signal" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at game.v(375): created implicit net for "paddle_done" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 375
Warning (10236): Verilog HDL Implicit Net warning at game.v(403): created implicit net for "ball_done" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 403
Critical Warning (10846): Verilog HDL Instantiation warning at game.v(127): instance has no name File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 127
Info (12127): Elaborating entity "game" for the top level hierarchy
Warning (10646): Verilog HDL Event Control warning at game.v(132): posedge or negedge of vector "player_0_scores" depends solely on its least-significant bit File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 132
Warning (10646): Verilog HDL Event Control warning at game.v(141): posedge or negedge of vector "player_1_scores" depends solely on its least-significant bit File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 141
Warning (10240): Verilog HDL Always Construct warning at game.v(154): inferring latch(es) for variable "winner", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 154
Warning (10034): Output port "LEDR[8..0]" at game.v(49) has no driver File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
Info (10041): Inferred latch for "winner" at game.v(156) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 156
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 84
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altsyncram_m6m1.tdf Line: 49
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/vga_adapter.v Line: 252
Info (12128): Elaborating entity "control_game" for hierarchy "control_game:comb_8" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at game.v(217): object "reset_game_over" assigned a value but never read File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at game.v(494): inferring latch(es) for variable "AI_left", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at game.v(494): inferring latch(es) for variable "AI_right", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable "x_out", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable "y_out", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable "color_out", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 596
Info (10041): Inferred latch for "color_out[0]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "color_out[1]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "color_out[2]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[0]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[1]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[2]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[3]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[4]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[5]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "y_out[6]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[0]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[1]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[2]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[3]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[4]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[5]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[6]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "x_out[7]" at game.v(601) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 601
Info (10041): Inferred latch for "AI_right" at game.v(556) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 556
Info (10041): Inferred latch for "AI_left" at game.v(556) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 556
Info (12128): Elaborating entity "timer_s" for hierarchy "control_game:comb_8|timer_s:t374" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 214
Warning (10230): Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (1) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v Line: 20
Info (12128): Elaborating entity "timer_l" for hierarchy "control_game:comb_8|timer_l:t26384" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 218
Warning (10230): Verilog HDL assignment warning at timer.v(47): truncated value with size 32 to match size of target (1) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v Line: 47
Info (12128): Elaborating entity "game_start" for hierarchy "control_game:comb_8|game_start:g1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at game_start.v(81): object "color" assigned a value but never read File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at game_start.v(93): incomplete case statement has no default case item File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 93
Info (10264): Verilog HDL Case Statement information at game_start.v(93): all case item expressions in this case statement are onehot File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 93
Warning (10230): Verilog HDL assignment warning at game_start.v(294): truncated value with size 6 to match size of target (5) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 294
Warning (10230): Verilog HDL assignment warning at game_start.v(295): truncated value with size 6 to match size of target (5) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v Line: 295
Info (12128): Elaborating entity "game_over" for hierarchy "control_game:comb_8|game_over:g0" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 342
Warning (10270): Verilog HDL Case Statement warning at game_over.v(98): incomplete case statement has no default case item File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v Line: 98
Info (10264): Verilog HDL Case Statement information at game_over.v(98): all case item expressions in this case statement are onehot File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v Line: 98
Info (12128): Elaborating entity "draw_border" for hierarchy "control_game:comb_8|draw_border:d0" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 363
Warning (10270): Verilog HDL Case Statement warning at draw_border.v(52): incomplete case statement has no default case item File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 52
Info (10264): Verilog HDL Case Statement information at draw_border.v(52): all case item expressions in this case statement are onehot File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 52
Warning (10240): Verilog HDL Always Construct warning at draw_border.v(45): inferring latch(es) for variable "writeEn", which holds its previous value in one or more paths through the always construct File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 45
Warning (10230): Verilog HDL assignment warning at draw_border.v(134): truncated value with size 8 to match size of target (7) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 134
Info (10041): Inferred latch for "writeEn" at draw_border.v(45) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v Line: 45
Info (12128): Elaborating entity "control_paddle" for hierarchy "control_game:comb_8|control_paddle:c0" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 376
Info (12128): Elaborating entity "control_paddle_top" for hierarchy "control_game:comb_8|control_paddle_top:c2" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 390
Info (12128): Elaborating entity "control_ball" for hierarchy "control_game:comb_8|control_ball:c1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 405
Info (12128): Elaborating entity "datapath_ball" for hierarchy "control_game:comb_8|datapath_ball:p0" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 430
Info (12128): Elaborating entity "xy_counter_ball" for hierarchy "control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 118
Info (12128): Elaborating entity "control_ball_1" for hierarchy "control_game:comb_8|control_ball_1:c3" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 447
Info (12128): Elaborating entity "datapath_ball_1" for hierarchy "control_game:comb_8|datapath_ball_1:p_1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 468
Info (12128): Elaborating entity "xy_counter_ball_1" for hierarchy "control_game:comb_8|datapath_ball_1:p_1|xy_counter_ball_1:movement" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v Line: 117
Info (12128): Elaborating entity "datapath_paddle" for hierarchy "control_game:comb_8|datapath_paddle:p1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 486
Info (12128): Elaborating entity "xy_counter_paddle" for hierarchy "control_game:comb_8|datapath_paddle:p1|xy_counter_paddle:movement" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 111
Info (12128): Elaborating entity "paddle_draw" for hierarchy "control_game:comb_8|datapath_paddle:p1|paddle_draw:data" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v Line: 122
Info (12128): Elaborating entity "datapath_paddle_top" for hierarchy "control_game:comb_8|datapath_paddle_top:p2" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 580
Info (12128): Elaborating entity "xy_counter_paddle_top" for hierarchy "control_game:comb_8|datapath_paddle_top:p2|xy_counter_paddle_top:movement1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 112
Info (12128): Elaborating entity "paddle_draw_top" for hierarchy "control_game:comb_8|datapath_paddle_top:p2|paddle_draw_top:data1" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v Line: 123
Info (12128): Elaborating entity "erase_all" for hierarchy "control_game:comb_8|erase_all:e01" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 593
Warning (10230): Verilog HDL assignment warning at erase_all.v(19): truncated value with size 8 to match size of target (7) File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/erase_all.v Line: 19
Warning (12125): Using design file hex_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hex_decoder File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/hex_decoder.v Line: 1
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 159
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control_game:comb_8|AI_left has unsafe behavior File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 492
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_direction File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 187
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_direction File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 187
Warning (13012): Latch control_game:comb_8|AI_right has unsafe behavior File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 492
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_direction File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 187
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal control_game:comb_8|datapath_ball:p0|xy_counter_ball:movement|y_direction File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v Line: 187
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 45
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file E:/Documents/CS_Projects/verilog-ping-pong-project/project/output_files/game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 36
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 36
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 36
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v Line: 36
Info (21057): Implemented 1762 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 1678 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 447 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Mon Jul 15 23:21:53 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Documents/CS_Projects/verilog-ping-pong-project/project/output_files/game.map.smsg.


