{"vcs1":{"timestamp_begin":1696221425.087496310, "rt":19.42, "ut":17.43, "st":0.83}}
{"vcselab":{"timestamp_begin":1696221444.606700633, "rt":1.78, "ut":0.48, "st":0.18}}
{"link":{"timestamp_begin":1696221446.475377029, "rt":0.59, "ut":0.35, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696221424.257743564}
{"VCS_COMP_START_TIME": 1696221424.257743564}
{"VCS_COMP_END_TIME": 1696221447.239702446}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 389748}}
{"stitch_vcselab": {"peak_mem": 227828}}
