
prj3_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054e0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005690  08005690  00015690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057f8  080057f8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080057f8  080057f8  000157f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005800  08005800  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005800  08005800  00015800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005804  08005804  00015804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004984  20000074  0800587c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049f8  0800587c  000249f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ca0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025d4  00000000  00000000  00031d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c38  00000000  00000000  00034318  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b20  00000000  00000000  00034f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003b85  00000000  00000000  00035a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b333  00000000  00000000  000395f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9318  00000000  00000000  00044928  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011dc40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037fc  00000000  00000000  0011dcbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005678 	.word	0x08005678

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005678 	.word	0x08005678

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f000 fa40 	bl	8000a18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f830 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 f88e 	bl	80006bc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005a0:	f001 f980 	bl	80018a4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue01 */
  Queue01Handle = osMessageQueueNew (16, sizeof(uint8_t), &Queue01_attributes);
 80005a4:	4a0d      	ldr	r2, [pc, #52]	; (80005dc <main+0x4c>)
 80005a6:	2101      	movs	r1, #1
 80005a8:	2010      	movs	r0, #16
 80005aa:	f001 fab9 	bl	8001b20 <osMessageQueueNew>
 80005ae:	4602      	mov	r2, r0
 80005b0:	4b0b      	ldr	r3, [pc, #44]	; (80005e0 <main+0x50>)
 80005b2:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sender1 */
  Sender1Handle = osThreadNew(StartSender1, NULL, &Sender1_attributes);
 80005b4:	4a0b      	ldr	r2, [pc, #44]	; (80005e4 <main+0x54>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	480b      	ldr	r0, [pc, #44]	; (80005e8 <main+0x58>)
 80005ba:	f001 f9dd 	bl	8001978 <osThreadNew>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <main+0x5c>)
 80005c2:	601a      	str	r2, [r3, #0]

  /* creation of Receiver */
  ReceiverHandle = osThreadNew(StartReceiver, NULL, &Receiver_attributes);
 80005c4:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <main+0x60>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	480a      	ldr	r0, [pc, #40]	; (80005f4 <main+0x64>)
 80005ca:	f001 f9d5 	bl	8001978 <osThreadNew>
 80005ce:	4602      	mov	r2, r0
 80005d0:	4b09      	ldr	r3, [pc, #36]	; (80005f8 <main+0x68>)
 80005d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005d4:	f001 f99a 	bl	800190c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d8:	e7fe      	b.n	80005d8 <main+0x48>
 80005da:	bf00      	nop
 80005dc:	08005738 	.word	0x08005738
 80005e0:	200049a4 	.word	0x200049a4
 80005e4:	080056f0 	.word	0x080056f0
 80005e8:	08000725 	.word	0x08000725
 80005ec:	200049a8 	.word	0x200049a8
 80005f0:	08005714 	.word	0x08005714
 80005f4:	08000769 	.word	0x08000769
 80005f8:	200049ac 	.word	0x200049ac

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	2230      	movs	r2, #48	; 0x30
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f004 f8e3 	bl	80047d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	4b23      	ldr	r3, [pc, #140]	; (80006b4 <SystemClock_Config+0xb8>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a22      	ldr	r2, [pc, #136]	; (80006b4 <SystemClock_Config+0xb8>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b20      	ldr	r3, [pc, #128]	; (80006b4 <SystemClock_Config+0xb8>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <SystemClock_Config+0xbc>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000648:	4a1b      	ldr	r2, [pc, #108]	; (80006b8 <SystemClock_Config+0xbc>)
 800064a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <SystemClock_Config+0xbc>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065c:	2302      	movs	r3, #2
 800065e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000664:	2310      	movs	r3, #16
 8000666:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000668:	2300      	movs	r3, #0
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fd07 	bl	8001084 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800067c:	f000 f898 	bl	80007b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f000 ff62 	bl	8001564 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006a6:	f000 f883 	bl	80007b0 <Error_Handler>
  }
}
 80006aa:	bf00      	nop
 80006ac:	3750      	adds	r7, #80	; 0x50
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	4b11      	ldr	r3, [pc, #68]	; (800071c <MX_GPIO_Init+0x60>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d8:	4a10      	ldr	r2, [pc, #64]	; (800071c <MX_GPIO_Init+0x60>)
 80006da:	f043 0302 	orr.w	r3, r3, #2
 80006de:	6313      	str	r3, [r2, #48]	; 0x30
 80006e0:	4b0e      	ldr	r3, [pc, #56]	; (800071c <MX_GPIO_Init+0x60>)
 80006e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e4:	f003 0302 	and.w	r3, r3, #2
 80006e8:	603b      	str	r3, [r7, #0]
 80006ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006f2:	480b      	ldr	r0, [pc, #44]	; (8000720 <MX_GPIO_Init+0x64>)
 80006f4:	f000 fc92 	bl	800101c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80006f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fe:	2301      	movs	r3, #1
 8000700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	4619      	mov	r1, r3
 800070e:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_GPIO_Init+0x64>)
 8000710:	f000 fada 	bl	8000cc8 <HAL_GPIO_Init>

}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40023800 	.word	0x40023800
 8000720:	40020400 	.word	0x40020400

08000724 <StartSender1>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartSender1 */
void StartSender1(void *argument)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	struct MsgPrio {
		uint8_t message;
		uint8_t priority;
	} tx;

	tx.message = 0x01;
 800072c:	2301      	movs	r3, #1
 800072e:	733b      	strb	r3, [r7, #12]
	tx.priority = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  for(;;)
  {
	  printf("Task1\n");
 8000734:	4809      	ldr	r0, [pc, #36]	; (800075c <StartSender1+0x38>)
 8000736:	f004 f8cb 	bl	80048d0 <puts>
	  osMessageQueuePut(Queue01Handle, &tx.message, tx.priority, 200);
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <StartSender1+0x3c>)
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	7b7a      	ldrb	r2, [r7, #13]
 8000740:	f107 010c 	add.w	r1, r7, #12
 8000744:	23c8      	movs	r3, #200	; 0xc8
 8000746:	f001 fa71 	bl	8001c2c <osMessageQueuePut>
	  printf("Task1 delay\n");
 800074a:	4806      	ldr	r0, [pc, #24]	; (8000764 <StartSender1+0x40>)
 800074c:	f004 f8c0 	bl	80048d0 <puts>
	  osDelay(1000);
 8000750:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000754:	f001 f9b6 	bl	8001ac4 <osDelay>
  {
 8000758:	e7ec      	b.n	8000734 <StartSender1+0x10>
 800075a:	bf00      	nop
 800075c:	080056ac 	.word	0x080056ac
 8000760:	200049a4 	.word	0x200049a4
 8000764:	080056b4 	.word	0x080056b4

08000768 <StartReceiver>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiver */
void StartReceiver(void *argument)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReceiver */
 	uint8_t buffer_get[1];
  /* Infinite loop */
  for(;;)
  {
	  printf("Task2\n");
 8000770:	480b      	ldr	r0, [pc, #44]	; (80007a0 <StartReceiver+0x38>)
 8000772:	f004 f8ad 	bl	80048d0 <puts>
	  osMessageQueueGet(Queue01Handle, &buffer_get, NULL, 4000);
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <StartReceiver+0x3c>)
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	f107 010c 	add.w	r1, r7, #12
 800077e:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000782:	2200      	movs	r2, #0
 8000784:	f001 fac6 	bl	8001d14 <osMessageQueueGet>
	  printf("Received: %d\n", (int)buffer_get[0]);
 8000788:	7b3b      	ldrb	r3, [r7, #12]
 800078a:	4619      	mov	r1, r3
 800078c:	4806      	ldr	r0, [pc, #24]	; (80007a8 <StartReceiver+0x40>)
 800078e:	f004 f82b 	bl	80047e8 <iprintf>
	  if(buffer_get){
	  		  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 8000792:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000796:	4805      	ldr	r0, [pc, #20]	; (80007ac <StartReceiver+0x44>)
 8000798:	f000 fc59 	bl	800104e <HAL_GPIO_TogglePin>
  {
 800079c:	e7e8      	b.n	8000770 <StartReceiver+0x8>
 800079e:	bf00      	nop
 80007a0:	080056c0 	.word	0x080056c0
 80007a4:	200049a4 	.word	0x200049a4
 80007a8:	080056c8 	.word	0x080056c8
 80007ac:	40020400 	.word	0x40020400

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_MspInit+0x54>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	4a11      	ldr	r2, [pc, #68]	; (8000814 <HAL_MspInit+0x54>)
 80007d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d4:	6453      	str	r3, [r2, #68]	; 0x44
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <HAL_MspInit+0x54>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <HAL_MspInit+0x54>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <HAL_MspInit+0x54>)
 80007ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f0:	6413      	str	r3, [r2, #64]	; 0x40
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <HAL_MspInit+0x54>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	210f      	movs	r1, #15
 8000802:	f06f 0001 	mvn.w	r0, #1
 8000806:	f000 fa36 	bl	8000c76 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40023800 	.word	0x40023800

08000818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr

08000826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082a:	e7fe      	b.n	800082a <HardFault_Handler+0x4>

0800082c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <MemManage_Handler+0x4>

08000832 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000836:	e7fe      	b.n	8000836 <BusFault_Handler+0x4>

08000838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800083c:	e7fe      	b.n	800083c <UsageFault_Handler+0x4>

0800083e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr

0800084c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000850:	f000 f934 	bl	8000abc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000854:	f002 ff52 	bl	80036fc <xTaskGetSchedulerState>
 8000858:	4603      	mov	r3, r0
 800085a:	2b01      	cmp	r3, #1
 800085c:	d001      	beq.n	8000862 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800085e:	f003 fd23 	bl	80042a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}

08000866 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b086      	sub	sp, #24
 800086a:	af00      	add	r7, sp, #0
 800086c:	60f8      	str	r0, [r7, #12]
 800086e:	60b9      	str	r1, [r7, #8]
 8000870:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
 8000876:	e00a      	b.n	800088e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000878:	f3af 8000 	nop.w
 800087c:	4601      	mov	r1, r0
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	1c5a      	adds	r2, r3, #1
 8000882:	60ba      	str	r2, [r7, #8]
 8000884:	b2ca      	uxtb	r2, r1
 8000886:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3301      	adds	r3, #1
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	697a      	ldr	r2, [r7, #20]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	429a      	cmp	r2, r3
 8000894:	dbf0      	blt.n	8000878 <_read+0x12>
	}

return len;
 8000896:	687b      	ldr	r3, [r7, #4]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
 80008b0:	e009      	b.n	80008c6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	1c5a      	adds	r2, r3, #1
 80008b6:	60ba      	str	r2, [r7, #8]
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	3301      	adds	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	dbf1      	blt.n	80008b2 <_write+0x12>
	}
	return len;
 80008ce:	687b      	ldr	r3, [r7, #4]
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <_close>:

int _close(int file)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	return -1;
 80008e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000900:	605a      	str	r2, [r3, #4]
	return 0;
 8000902:	2300      	movs	r3, #0
}
 8000904:	4618      	mov	r0, r3
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <_isatty>:

int _isatty(int file)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	return 1;
 8000918:	2301      	movs	r3, #1
}
 800091a:	4618      	mov	r0, r3
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000926:	b480      	push	{r7}
 8000928:	b085      	sub	sp, #20
 800092a:	af00      	add	r7, sp, #0
 800092c:	60f8      	str	r0, [r7, #12]
 800092e:	60b9      	str	r1, [r7, #8]
 8000930:	607a      	str	r2, [r7, #4]
	return 0;
 8000932:	2300      	movs	r3, #0
}
 8000934:	4618      	mov	r0, r3
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000948:	4b11      	ldr	r3, [pc, #68]	; (8000990 <_sbrk+0x50>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d102      	bne.n	8000956 <_sbrk+0x16>
		heap_end = &end;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <_sbrk+0x50>)
 8000952:	4a10      	ldr	r2, [pc, #64]	; (8000994 <_sbrk+0x54>)
 8000954:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <_sbrk+0x50>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <_sbrk+0x50>)
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4413      	add	r3, r2
 8000964:	466a      	mov	r2, sp
 8000966:	4293      	cmp	r3, r2
 8000968:	d907      	bls.n	800097a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800096a:	f003 feff 	bl	800476c <__errno>
 800096e:	4602      	mov	r2, r0
 8000970:	230c      	movs	r3, #12
 8000972:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000974:	f04f 33ff 	mov.w	r3, #4294967295
 8000978:	e006      	b.n	8000988 <_sbrk+0x48>
	}

	heap_end += incr;
 800097a:	4b05      	ldr	r3, [pc, #20]	; (8000990 <_sbrk+0x50>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	4a03      	ldr	r2, [pc, #12]	; (8000990 <_sbrk+0x50>)
 8000984:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000986:	68fb      	ldr	r3, [r7, #12]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000090 	.word	0x20000090
 8000994:	200049f8 	.word	0x200049f8

08000998 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <SystemInit+0x28>)
 800099e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009a2:	4a07      	ldr	r2, [pc, #28]	; (80009c0 <SystemInit+0x28>)
 80009a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SystemInit+0x28>)
 80009ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009b2:	609a      	str	r2, [r3, #8]
#endif
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80009c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009fc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009ca:	e003      	b.n	80009d4 <LoopCopyDataInit>

080009cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009d2:	3104      	adds	r1, #4

080009d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009d4:	480b      	ldr	r0, [pc, #44]	; (8000a04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009d6:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009dc:	d3f6      	bcc.n	80009cc <CopyDataInit>
  ldr  r2, =_sbss
 80009de:	4a0b      	ldr	r2, [pc, #44]	; (8000a0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009e0:	e002      	b.n	80009e8 <LoopFillZerobss>

080009e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009e4:	f842 3b04 	str.w	r3, [r2], #4

080009e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009ec:	d3f9      	bcc.n	80009e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009ee:	f7ff ffd3 	bl	8000998 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009f2:	f003 fec1 	bl	8004778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f6:	f7ff fdcb 	bl	8000590 <main>
  bx  lr    
 80009fa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80009fc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000a00:	08005808 	.word	0x08005808
  ldr  r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a08:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000a0c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000a10:	200049f8 	.word	0x200049f8

08000a14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a14:	e7fe      	b.n	8000a14 <ADC_IRQHandler>
	...

08000a18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	; (8000a58 <HAL_Init+0x40>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0d      	ldr	r2, [pc, #52]	; (8000a58 <HAL_Init+0x40>)
 8000a22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a28:	4b0b      	ldr	r3, [pc, #44]	; (8000a58 <HAL_Init+0x40>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	; (8000a58 <HAL_Init+0x40>)
 8000a2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <HAL_Init+0x40>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a07      	ldr	r2, [pc, #28]	; (8000a58 <HAL_Init+0x40>)
 8000a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a40:	2003      	movs	r0, #3
 8000a42:	f000 f90d 	bl	8000c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a46:	200f      	movs	r0, #15
 8000a48:	f000 f808 	bl	8000a5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a4c:	f7ff feb8 	bl	80007c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40023c00 	.word	0x40023c00

08000a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a64:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <HAL_InitTick+0x54>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_InitTick+0x58>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f917 	bl	8000cae <HAL_SYSTICK_Config>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e00e      	b.n	8000aa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b0f      	cmp	r3, #15
 8000a8e:	d80a      	bhi.n	8000aa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a90:	2200      	movs	r2, #0
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	f04f 30ff 	mov.w	r0, #4294967295
 8000a98:	f000 f8ed 	bl	8000c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a9c:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <HAL_InitTick+0x5c>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	e000      	b.n	8000aa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000000 	.word	0x20000000
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000004 	.word	0x20000004

08000abc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_IncTick+0x20>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_IncTick+0x24>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4413      	add	r3, r2
 8000acc:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <HAL_IncTick+0x24>)
 8000ace:	6013      	str	r3, [r2, #0]
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	200049b0 	.word	0x200049b0

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b03      	ldr	r3, [pc, #12]	; (8000af8 <HAL_GetTick+0x14>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	200049b0 	.word	0x200049b0

08000afc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b12:	68ba      	ldr	r2, [r7, #8]
 8000b14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b2e:	4a04      	ldr	r2, [pc, #16]	; (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	60d3      	str	r3, [r2, #12]
}
 8000b34:	bf00      	nop
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b48:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <__NVIC_GetPriorityGrouping+0x18>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	0a1b      	lsrs	r3, r3, #8
 8000b4e:	f003 0307 	and.w	r3, r3, #7
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	db0a      	blt.n	8000b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	490c      	ldr	r1, [pc, #48]	; (8000bac <__NVIC_SetPriority+0x4c>)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	0112      	lsls	r2, r2, #4
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	440b      	add	r3, r1
 8000b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b88:	e00a      	b.n	8000ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4908      	ldr	r1, [pc, #32]	; (8000bb0 <__NVIC_SetPriority+0x50>)
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	f003 030f 	and.w	r3, r3, #15
 8000b96:	3b04      	subs	r3, #4
 8000b98:	0112      	lsls	r2, r2, #4
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	440b      	add	r3, r1
 8000b9e:	761a      	strb	r2, [r3, #24]
}
 8000ba0:	bf00      	nop
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000e100 	.word	0xe000e100
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b089      	sub	sp, #36	; 0x24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	f1c3 0307 	rsb	r3, r3, #7
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	bf28      	it	cs
 8000bd2:	2304      	movcs	r3, #4
 8000bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	3304      	adds	r3, #4
 8000bda:	2b06      	cmp	r3, #6
 8000bdc:	d902      	bls.n	8000be4 <NVIC_EncodePriority+0x30>
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	3b03      	subs	r3, #3
 8000be2:	e000      	b.n	8000be6 <NVIC_EncodePriority+0x32>
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	43da      	mvns	r2, r3
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	fa01 f303 	lsl.w	r3, r1, r3
 8000c06:	43d9      	mvns	r1, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c0c:	4313      	orrs	r3, r2
         );
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3724      	adds	r7, #36	; 0x24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
	...

08000c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c2c:	d301      	bcc.n	8000c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e00f      	b.n	8000c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <SysTick_Config+0x40>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3a:	210f      	movs	r1, #15
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	f7ff ff8e 	bl	8000b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c44:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <SysTick_Config+0x40>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4a:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <SysTick_Config+0x40>)
 8000c4c:	2207      	movs	r2, #7
 8000c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	e000e010 	.word	0xe000e010

08000c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff ff47 	bl	8000afc <__NVIC_SetPriorityGrouping>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b086      	sub	sp, #24
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c88:	f7ff ff5c 	bl	8000b44 <__NVIC_GetPriorityGrouping>
 8000c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	68b9      	ldr	r1, [r7, #8]
 8000c92:	6978      	ldr	r0, [r7, #20]
 8000c94:	f7ff ff8e 	bl	8000bb4 <NVIC_EncodePriority>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c9e:	4611      	mov	r1, r2
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff5d 	bl	8000b60 <__NVIC_SetPriority>
}
 8000ca6:	bf00      	nop
 8000ca8:	3718      	adds	r7, #24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffb0 	bl	8000c1c <SysTick_Config>
 8000cbc:	4603      	mov	r3, r0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b089      	sub	sp, #36	; 0x24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61fb      	str	r3, [r7, #28]
 8000ce2:	e177      	b.n	8000fd4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	f040 8166 	bne.w	8000fce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d00b      	beq.n	8000d22 <HAL_GPIO_Init+0x5a>
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d007      	beq.n	8000d22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d16:	2b11      	cmp	r3, #17
 8000d18:	d003      	beq.n	8000d22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2b12      	cmp	r3, #18
 8000d20:	d130      	bne.n	8000d84 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	2203      	movs	r2, #3
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	4013      	ands	r3, r2
 8000d38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	68da      	ldr	r2, [r3, #12]
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	69ba      	ldr	r2, [r7, #24]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d58:	2201      	movs	r2, #1
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	69ba      	ldr	r2, [r7, #24]
 8000d64:	4013      	ands	r3, r2
 8000d66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	091b      	lsrs	r3, r3, #4
 8000d6e:	f003 0201 	and.w	r2, r3, #1
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	69ba      	ldr	r2, [r7, #24]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	69ba      	ldr	r2, [r7, #24]
 8000d82:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	2203      	movs	r2, #3
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	689a      	ldr	r2, [r3, #8]
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0xfc>
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b12      	cmp	r3, #18
 8000dc2:	d123      	bne.n	8000e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	08da      	lsrs	r2, r3, #3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3208      	adds	r2, #8
 8000dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	f003 0307 	and.w	r3, r3, #7
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	220f      	movs	r2, #15
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	43db      	mvns	r3, r3
 8000de2:	69ba      	ldr	r2, [r7, #24]
 8000de4:	4013      	ands	r3, r2
 8000de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	691a      	ldr	r2, [r3, #16]
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	08da      	lsrs	r2, r3, #3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	3208      	adds	r2, #8
 8000e06:	69b9      	ldr	r1, [r7, #24]
 8000e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	2203      	movs	r2, #3
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4013      	ands	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 0203 	and.w	r2, r3, #3
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	f000 80c0 	beq.w	8000fce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	4b65      	ldr	r3, [pc, #404]	; (8000fe8 <HAL_GPIO_Init+0x320>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	4a64      	ldr	r2, [pc, #400]	; (8000fe8 <HAL_GPIO_Init+0x320>)
 8000e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e5e:	4b62      	ldr	r3, [pc, #392]	; (8000fe8 <HAL_GPIO_Init+0x320>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e6a:	4a60      	ldr	r2, [pc, #384]	; (8000fec <HAL_GPIO_Init+0x324>)
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	089b      	lsrs	r3, r3, #2
 8000e70:	3302      	adds	r3, #2
 8000e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	f003 0303 	and.w	r3, r3, #3
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a57      	ldr	r2, [pc, #348]	; (8000ff0 <HAL_GPIO_Init+0x328>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d037      	beq.n	8000f06 <HAL_GPIO_Init+0x23e>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a56      	ldr	r2, [pc, #344]	; (8000ff4 <HAL_GPIO_Init+0x32c>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d031      	beq.n	8000f02 <HAL_GPIO_Init+0x23a>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a55      	ldr	r2, [pc, #340]	; (8000ff8 <HAL_GPIO_Init+0x330>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d02b      	beq.n	8000efe <HAL_GPIO_Init+0x236>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a54      	ldr	r2, [pc, #336]	; (8000ffc <HAL_GPIO_Init+0x334>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d025      	beq.n	8000efa <HAL_GPIO_Init+0x232>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a53      	ldr	r2, [pc, #332]	; (8001000 <HAL_GPIO_Init+0x338>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d01f      	beq.n	8000ef6 <HAL_GPIO_Init+0x22e>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a52      	ldr	r2, [pc, #328]	; (8001004 <HAL_GPIO_Init+0x33c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d019      	beq.n	8000ef2 <HAL_GPIO_Init+0x22a>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a51      	ldr	r2, [pc, #324]	; (8001008 <HAL_GPIO_Init+0x340>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d013      	beq.n	8000eee <HAL_GPIO_Init+0x226>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a50      	ldr	r2, [pc, #320]	; (800100c <HAL_GPIO_Init+0x344>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d00d      	beq.n	8000eea <HAL_GPIO_Init+0x222>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a4f      	ldr	r2, [pc, #316]	; (8001010 <HAL_GPIO_Init+0x348>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d007      	beq.n	8000ee6 <HAL_GPIO_Init+0x21e>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a4e      	ldr	r2, [pc, #312]	; (8001014 <HAL_GPIO_Init+0x34c>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d101      	bne.n	8000ee2 <HAL_GPIO_Init+0x21a>
 8000ede:	2309      	movs	r3, #9
 8000ee0:	e012      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000ee2:	230a      	movs	r3, #10
 8000ee4:	e010      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000ee6:	2308      	movs	r3, #8
 8000ee8:	e00e      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000eea:	2307      	movs	r3, #7
 8000eec:	e00c      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000eee:	2306      	movs	r3, #6
 8000ef0:	e00a      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000ef2:	2305      	movs	r3, #5
 8000ef4:	e008      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000efa:	2303      	movs	r3, #3
 8000efc:	e004      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000efe:	2302      	movs	r3, #2
 8000f00:	e002      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000f02:	2301      	movs	r3, #1
 8000f04:	e000      	b.n	8000f08 <HAL_GPIO_Init+0x240>
 8000f06:	2300      	movs	r3, #0
 8000f08:	69fa      	ldr	r2, [r7, #28]
 8000f0a:	f002 0203 	and.w	r2, r2, #3
 8000f0e:	0092      	lsls	r2, r2, #2
 8000f10:	4093      	lsls	r3, r2
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f18:	4934      	ldr	r1, [pc, #208]	; (8000fec <HAL_GPIO_Init+0x324>)
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	089b      	lsrs	r3, r3, #2
 8000f1e:	3302      	adds	r3, #2
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f26:	4b3c      	ldr	r3, [pc, #240]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f4a:	4a33      	ldr	r2, [pc, #204]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f50:	4b31      	ldr	r3, [pc, #196]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f74:	4a28      	ldr	r2, [pc, #160]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f7a:	4b27      	ldr	r3, [pc, #156]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f9e:	4a1e      	ldr	r2, [pc, #120]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc8:	4a13      	ldr	r2, [pc, #76]	; (8001018 <HAL_GPIO_Init+0x350>)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	2b0f      	cmp	r3, #15
 8000fd8:	f67f ae84 	bls.w	8000ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fdc:	bf00      	nop
 8000fde:	3724      	adds	r7, #36	; 0x24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40013800 	.word	0x40013800
 8000ff0:	40020000 	.word	0x40020000
 8000ff4:	40020400 	.word	0x40020400
 8000ff8:	40020800 	.word	0x40020800
 8000ffc:	40020c00 	.word	0x40020c00
 8001000:	40021000 	.word	0x40021000
 8001004:	40021400 	.word	0x40021400
 8001008:	40021800 	.word	0x40021800
 800100c:	40021c00 	.word	0x40021c00
 8001010:	40022000 	.word	0x40022000
 8001014:	40022400 	.word	0x40022400
 8001018:	40013c00 	.word	0x40013c00

0800101c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
 8001028:	4613      	mov	r3, r2
 800102a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800102c:	787b      	ldrb	r3, [r7, #1]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001032:	887a      	ldrh	r2, [r7, #2]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001038:	e003      	b.n	8001042 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	041a      	lsls	r2, r3, #16
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	619a      	str	r2, [r3, #24]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
 8001056:	460b      	mov	r3, r1
 8001058:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695a      	ldr	r2, [r3, #20]
 800105e:	887b      	ldrh	r3, [r7, #2]
 8001060:	401a      	ands	r2, r3
 8001062:	887b      	ldrh	r3, [r7, #2]
 8001064:	429a      	cmp	r2, r3
 8001066:	d104      	bne.n	8001072 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001068:	887b      	ldrh	r3, [r7, #2]
 800106a:	041a      	lsls	r2, r3, #16
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001070:	e002      	b.n	8001078 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001072:	887a      	ldrh	r2, [r7, #2]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	619a      	str	r2, [r3, #24]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d101      	bne.n	8001096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e25b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d075      	beq.n	800118e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010a2:	4ba3      	ldr	r3, [pc, #652]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	d00c      	beq.n	80010c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ae:	4ba0      	ldr	r3, [pc, #640]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	d112      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ba:	4b9d      	ldr	r3, [pc, #628]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010c6:	d10b      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	4b99      	ldr	r3, [pc, #612]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d05b      	beq.n	800118c <HAL_RCC_OscConfig+0x108>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d157      	bne.n	800118c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e236      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e8:	d106      	bne.n	80010f8 <HAL_RCC_OscConfig+0x74>
 80010ea:	4b91      	ldr	r3, [pc, #580]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a90      	ldr	r2, [pc, #576]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	e01d      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001100:	d10c      	bne.n	800111c <HAL_RCC_OscConfig+0x98>
 8001102:	4b8b      	ldr	r3, [pc, #556]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a8a      	ldr	r2, [pc, #552]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	4b88      	ldr	r3, [pc, #544]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a87      	ldr	r2, [pc, #540]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	e00b      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 800111c:	4b84      	ldr	r3, [pc, #528]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a83      	ldr	r2, [pc, #524]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b81      	ldr	r3, [pc, #516]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a80      	ldr	r2, [pc, #512]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800112e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d013      	beq.n	8001164 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113c:	f7ff fcd2 	bl	8000ae4 <HAL_GetTick>
 8001140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001144:	f7ff fcce 	bl	8000ae4 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b64      	cmp	r3, #100	; 0x64
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e1fb      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b76      	ldr	r3, [pc, #472]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f0      	beq.n	8001144 <HAL_RCC_OscConfig+0xc0>
 8001162:	e014      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001164:	f7ff fcbe 	bl	8000ae4 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800116c:	f7ff fcba 	bl	8000ae4 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b64      	cmp	r3, #100	; 0x64
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e1e7      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117e:	4b6c      	ldr	r3, [pc, #432]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f0      	bne.n	800116c <HAL_RCC_OscConfig+0xe8>
 800118a:	e000      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800118c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d063      	beq.n	8001262 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800119a:	4b65      	ldr	r3, [pc, #404]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00b      	beq.n	80011be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a6:	4b62      	ldr	r3, [pc, #392]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d11c      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b2:	4b5f      	ldr	r3, [pc, #380]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d116      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011be:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d005      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d001      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e1bb      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	4b56      	ldr	r3, [pc, #344]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	4952      	ldr	r1, [pc, #328]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ea:	e03a      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d020      	beq.n	8001236 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f4:	4b4f      	ldr	r3, [pc, #316]	; (8001334 <HAL_RCC_OscConfig+0x2b0>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc73 	bl	8000ae4 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001202:	f7ff fc6f 	bl	8000ae4 <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e19c      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001214:	4b46      	ldr	r3, [pc, #280]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0f0      	beq.n	8001202 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001220:	4b43      	ldr	r3, [pc, #268]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	4940      	ldr	r1, [pc, #256]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001230:	4313      	orrs	r3, r2
 8001232:	600b      	str	r3, [r1, #0]
 8001234:	e015      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001236:	4b3f      	ldr	r3, [pc, #252]	; (8001334 <HAL_RCC_OscConfig+0x2b0>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123c:	f7ff fc52 	bl	8000ae4 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001244:	f7ff fc4e 	bl	8000ae4 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e17b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001256:	4b36      	ldr	r3, [pc, #216]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d030      	beq.n	80012d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d016      	beq.n	80012a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001276:	4b30      	ldr	r3, [pc, #192]	; (8001338 <HAL_RCC_OscConfig+0x2b4>)
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800127c:	f7ff fc32 	bl	8000ae4 <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001284:	f7ff fc2e 	bl	8000ae4 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e15b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001296:	4b26      	ldr	r3, [pc, #152]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0f0      	beq.n	8001284 <HAL_RCC_OscConfig+0x200>
 80012a2:	e015      	b.n	80012d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <HAL_RCC_OscConfig+0x2b4>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012aa:	f7ff fc1b 	bl	8000ae4 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012b2:	f7ff fc17 	bl	8000ae4 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e144      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 80a0 	beq.w	800141e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012de:	2300      	movs	r3, #0
 80012e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10f      	bne.n	800130e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012fc:	6413      	str	r3, [r2, #64]	; 0x40
 80012fe:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800130a:	2301      	movs	r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001316:	2b00      	cmp	r3, #0
 8001318:	d121      	bne.n	800135e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 8001320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001326:	f7ff fbdd 	bl	8000ae4 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	e011      	b.n	8001352 <HAL_RCC_OscConfig+0x2ce>
 800132e:	bf00      	nop
 8001330:	40023800 	.word	0x40023800
 8001334:	42470000 	.word	0x42470000
 8001338:	42470e80 	.word	0x42470e80
 800133c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001340:	f7ff fbd0 	bl	8000ae4 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e0fd      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001352:	4b81      	ldr	r3, [pc, #516]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d106      	bne.n	8001374 <HAL_RCC_OscConfig+0x2f0>
 8001366:	4b7d      	ldr	r3, [pc, #500]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800136a:	4a7c      	ldr	r2, [pc, #496]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6713      	str	r3, [r2, #112]	; 0x70
 8001372:	e01c      	b.n	80013ae <HAL_RCC_OscConfig+0x32a>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	2b05      	cmp	r3, #5
 800137a:	d10c      	bne.n	8001396 <HAL_RCC_OscConfig+0x312>
 800137c:	4b77      	ldr	r3, [pc, #476]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800137e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001380:	4a76      	ldr	r2, [pc, #472]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001382:	f043 0304 	orr.w	r3, r3, #4
 8001386:	6713      	str	r3, [r2, #112]	; 0x70
 8001388:	4b74      	ldr	r3, [pc, #464]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800138a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800138c:	4a73      	ldr	r2, [pc, #460]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6713      	str	r3, [r2, #112]	; 0x70
 8001394:	e00b      	b.n	80013ae <HAL_RCC_OscConfig+0x32a>
 8001396:	4b71      	ldr	r3, [pc, #452]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139a:	4a70      	ldr	r2, [pc, #448]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	6713      	str	r3, [r2, #112]	; 0x70
 80013a2:	4b6e      	ldr	r3, [pc, #440]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a6:	4a6d      	ldr	r2, [pc, #436]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d015      	beq.n	80013e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b6:	f7ff fb95 	bl	8000ae4 <HAL_GetTick>
 80013ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013bc:	e00a      	b.n	80013d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013be:	f7ff fb91 	bl	8000ae4 <HAL_GetTick>
 80013c2:	4602      	mov	r2, r0
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e0bc      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013d4:	4b61      	ldr	r3, [pc, #388]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0ee      	beq.n	80013be <HAL_RCC_OscConfig+0x33a>
 80013e0:	e014      	b.n	800140c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff fb7f 	bl	8000ae4 <HAL_GetTick>
 80013e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e8:	e00a      	b.n	8001400 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fb7b 	bl	8000ae4 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e0a6      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001400:	4b56      	ldr	r3, [pc, #344]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1ee      	bne.n	80013ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800140c:	7dfb      	ldrb	r3, [r7, #23]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d105      	bne.n	800141e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001412:	4b52      	ldr	r3, [pc, #328]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	4a51      	ldr	r2, [pc, #324]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800141c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 8092 	beq.w	800154c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001428:	4b4c      	ldr	r3, [pc, #304]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 030c 	and.w	r3, r3, #12
 8001430:	2b08      	cmp	r3, #8
 8001432:	d05c      	beq.n	80014ee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d141      	bne.n	80014c0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143c:	4b48      	ldr	r3, [pc, #288]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001442:	f7ff fb4f 	bl	8000ae4 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800144a:	f7ff fb4b 	bl	8000ae4 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e078      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800145c:	4b3f      	ldr	r3, [pc, #252]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1f0      	bne.n	800144a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69da      	ldr	r2, [r3, #28]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	019b      	lsls	r3, r3, #6
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147e:	085b      	lsrs	r3, r3, #1
 8001480:	3b01      	subs	r3, #1
 8001482:	041b      	lsls	r3, r3, #16
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148a:	061b      	lsls	r3, r3, #24
 800148c:	4933      	ldr	r1, [pc, #204]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001492:	4b33      	ldr	r3, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fb24 	bl	8000ae4 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a0:	f7ff fb20 	bl	8000ae4 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e04d      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b2:	4b2a      	ldr	r3, [pc, #168]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x41c>
 80014be:	e045      	b.n	800154c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b27      	ldr	r3, [pc, #156]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c6:	f7ff fb0d 	bl	8000ae4 <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb09 	bl	8000ae4 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e036      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x44a>
 80014ec:	e02e      	b.n	800154c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d101      	bne.n	80014fa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e029      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	429a      	cmp	r2, r3
 800150c:	d11c      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d115      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001522:	4013      	ands	r3, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001528:	4293      	cmp	r3, r2
 800152a:	d10d      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001536:	429a      	cmp	r2, r3
 8001538:	d106      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001544:	429a      	cmp	r2, r3
 8001546:	d001      	beq.n	800154c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40007000 	.word	0x40007000
 800155c:	40023800 	.word	0x40023800
 8001560:	42470060 	.word	0x42470060

08001564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e0cc      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001578:	4b68      	ldr	r3, [pc, #416]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 030f 	and.w	r3, r3, #15
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	429a      	cmp	r2, r3
 8001584:	d90c      	bls.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001586:	4b65      	ldr	r3, [pc, #404]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800158e:	4b63      	ldr	r3, [pc, #396]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d001      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e0b8      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d020      	beq.n	80015ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015b8:	4b59      	ldr	r3, [pc, #356]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4a58      	ldr	r2, [pc, #352]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015d0:	4b53      	ldr	r3, [pc, #332]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	4a52      	ldr	r2, [pc, #328]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015dc:	4b50      	ldr	r3, [pc, #320]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	494d      	ldr	r1, [pc, #308]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d044      	beq.n	8001684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d107      	bne.n	8001612 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001602:	4b47      	ldr	r3, [pc, #284]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d119      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e07f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d003      	beq.n	8001622 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161e:	2b03      	cmp	r3, #3
 8001620:	d107      	bne.n	8001632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001622:	4b3f      	ldr	r3, [pc, #252]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d109      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e06f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001632:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e067      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001642:	4b37      	ldr	r3, [pc, #220]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f023 0203 	bic.w	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4934      	ldr	r1, [pc, #208]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001654:	f7ff fa46 	bl	8000ae4 <HAL_GetTick>
 8001658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	e00a      	b.n	8001672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165c:	f7ff fa42 	bl	8000ae4 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	; 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e04f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 020c 	and.w	r2, r3, #12
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	429a      	cmp	r2, r3
 8001682:	d1eb      	bne.n	800165c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001684:	4b25      	ldr	r3, [pc, #148]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d20c      	bcs.n	80016ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b22      	ldr	r3, [pc, #136]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800169a:	4b20      	ldr	r3, [pc, #128]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d001      	beq.n	80016ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e032      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d008      	beq.n	80016ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	4916      	ldr	r1, [pc, #88]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d009      	beq.n	80016ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	490e      	ldr	r1, [pc, #56]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016ea:	f000 f821 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 80016ee:	4601      	mov	r1, r0
 80016f0:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <HAL_RCC_ClockConfig+0x1c0>)
 80016fc:	5cd3      	ldrb	r3, [r2, r3]
 80016fe:	fa21 f303 	lsr.w	r3, r1, r3
 8001702:	4a09      	ldr	r2, [pc, #36]	; (8001728 <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_RCC_ClockConfig+0x1c8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff f9a6 	bl	8000a5c <HAL_InitTick>

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023c00 	.word	0x40023c00
 8001720:	40023800 	.word	0x40023800
 8001724:	08005750 	.word	0x08005750
 8001728:	20000000 	.word	0x20000000
 800172c:	20000004 	.word	0x20000004

08001730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001746:	4b50      	ldr	r3, [pc, #320]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 030c 	and.w	r3, r3, #12
 800174e:	2b04      	cmp	r3, #4
 8001750:	d007      	beq.n	8001762 <HAL_RCC_GetSysClockFreq+0x32>
 8001752:	2b08      	cmp	r3, #8
 8001754:	d008      	beq.n	8001768 <HAL_RCC_GetSysClockFreq+0x38>
 8001756:	2b00      	cmp	r3, #0
 8001758:	f040 808d 	bne.w	8001876 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800175c:	4b4b      	ldr	r3, [pc, #300]	; (800188c <HAL_RCC_GetSysClockFreq+0x15c>)
 800175e:	60bb      	str	r3, [r7, #8]
       break;
 8001760:	e08c      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001762:	4b4b      	ldr	r3, [pc, #300]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 8001764:	60bb      	str	r3, [r7, #8]
      break;
 8001766:	e089      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001768:	4b47      	ldr	r3, [pc, #284]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001770:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001772:	4b45      	ldr	r3, [pc, #276]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d023      	beq.n	80017c6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177e:	4b42      	ldr	r3, [pc, #264]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	099b      	lsrs	r3, r3, #6
 8001784:	f04f 0400 	mov.w	r4, #0
 8001788:	f240 11ff 	movw	r1, #511	; 0x1ff
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	ea03 0501 	and.w	r5, r3, r1
 8001794:	ea04 0602 	and.w	r6, r4, r2
 8001798:	4a3d      	ldr	r2, [pc, #244]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 800179a:	fb02 f106 	mul.w	r1, r2, r6
 800179e:	2200      	movs	r2, #0
 80017a0:	fb02 f205 	mul.w	r2, r2, r5
 80017a4:	440a      	add	r2, r1
 80017a6:	493a      	ldr	r1, [pc, #232]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 80017a8:	fba5 0101 	umull	r0, r1, r5, r1
 80017ac:	1853      	adds	r3, r2, r1
 80017ae:	4619      	mov	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f04f 0400 	mov.w	r4, #0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4623      	mov	r3, r4
 80017ba:	f7fe fd69 	bl	8000290 <__aeabi_uldivmod>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	e049      	b.n	800185a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c6:	4b30      	ldr	r3, [pc, #192]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	099b      	lsrs	r3, r3, #6
 80017cc:	f04f 0400 	mov.w	r4, #0
 80017d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	ea03 0501 	and.w	r5, r3, r1
 80017dc:	ea04 0602 	and.w	r6, r4, r2
 80017e0:	4629      	mov	r1, r5
 80017e2:	4632      	mov	r2, r6
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	f04f 0400 	mov.w	r4, #0
 80017ec:	0154      	lsls	r4, r2, #5
 80017ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80017f2:	014b      	lsls	r3, r1, #5
 80017f4:	4619      	mov	r1, r3
 80017f6:	4622      	mov	r2, r4
 80017f8:	1b49      	subs	r1, r1, r5
 80017fa:	eb62 0206 	sbc.w	r2, r2, r6
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	f04f 0400 	mov.w	r4, #0
 8001806:	0194      	lsls	r4, r2, #6
 8001808:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800180c:	018b      	lsls	r3, r1, #6
 800180e:	1a5b      	subs	r3, r3, r1
 8001810:	eb64 0402 	sbc.w	r4, r4, r2
 8001814:	f04f 0100 	mov.w	r1, #0
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	00e2      	lsls	r2, r4, #3
 800181e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001822:	00d9      	lsls	r1, r3, #3
 8001824:	460b      	mov	r3, r1
 8001826:	4614      	mov	r4, r2
 8001828:	195b      	adds	r3, r3, r5
 800182a:	eb44 0406 	adc.w	r4, r4, r6
 800182e:	f04f 0100 	mov.w	r1, #0
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	02a2      	lsls	r2, r4, #10
 8001838:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800183c:	0299      	lsls	r1, r3, #10
 800183e:	460b      	mov	r3, r1
 8001840:	4614      	mov	r4, r2
 8001842:	4618      	mov	r0, r3
 8001844:	4621      	mov	r1, r4
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f04f 0400 	mov.w	r4, #0
 800184c:	461a      	mov	r2, r3
 800184e:	4623      	mov	r3, r4
 8001850:	f7fe fd1e 	bl	8000290 <__aeabi_uldivmod>
 8001854:	4603      	mov	r3, r0
 8001856:	460c      	mov	r4, r1
 8001858:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	0c1b      	lsrs	r3, r3, #16
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	3301      	adds	r3, #1
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	60bb      	str	r3, [r7, #8]
      break;
 8001874:	e002      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_RCC_GetSysClockFreq+0x15c>)
 8001878:	60bb      	str	r3, [r7, #8]
      break;
 800187a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800187c:	68bb      	ldr	r3, [r7, #8]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	00f42400 	.word	0x00f42400
 8001890:	017d7840 	.word	0x017d7840

08001894 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018aa:	f3ef 8305 	mrs	r3, IPSR
 80018ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80018b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10f      	bne.n	80018d6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018b6:	f3ef 8310 	mrs	r3, PRIMASK
 80018ba:	607b      	str	r3, [r7, #4]
  return(result);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d105      	bne.n	80018ce <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80018c2:	f3ef 8311 	mrs	r3, BASEPRI
 80018c6:	603b      	str	r3, [r7, #0]
  return(result);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <osKernelInitialize+0x3a>
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <osKernelInitialize+0x64>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d103      	bne.n	80018de <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80018d6:	f06f 0305 	mvn.w	r3, #5
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	e00c      	b.n	80018f8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <osKernelInitialize+0x64>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d105      	bne.n	80018f2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80018e6:	4b08      	ldr	r3, [pc, #32]	; (8001908 <osKernelInitialize+0x64>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	e002      	b.n	80018f8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
 80018f6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80018f8:	68fb      	ldr	r3, [r7, #12]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	20000094 	.word	0x20000094

0800190c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001912:	f3ef 8305 	mrs	r3, IPSR
 8001916:	60bb      	str	r3, [r7, #8]
  return(result);
 8001918:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10f      	bne.n	800193e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800191e:	f3ef 8310 	mrs	r3, PRIMASK
 8001922:	607b      	str	r3, [r7, #4]
  return(result);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d105      	bne.n	8001936 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800192a:	f3ef 8311 	mrs	r3, BASEPRI
 800192e:	603b      	str	r3, [r7, #0]
  return(result);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d007      	beq.n	8001946 <osKernelStart+0x3a>
 8001936:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <osKernelStart+0x68>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d103      	bne.n	8001946 <osKernelStart+0x3a>
    stat = osErrorISR;
 800193e:	f06f 0305 	mvn.w	r3, #5
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e010      	b.n	8001968 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <osKernelStart+0x68>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d109      	bne.n	8001962 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800194e:	f7ff ffa1 	bl	8001894 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001952:	4b08      	ldr	r3, [pc, #32]	; (8001974 <osKernelStart+0x68>)
 8001954:	2202      	movs	r2, #2
 8001956:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001958:	f001 fa9a 	bl	8002e90 <vTaskStartScheduler>
      stat = osOK;
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	e002      	b.n	8001968 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001968:	68fb      	ldr	r3, [r7, #12]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000094 	.word	0x20000094

08001978 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b090      	sub	sp, #64	; 0x40
 800197c:	af04      	add	r7, sp, #16
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001984:	2300      	movs	r3, #0
 8001986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001988:	f3ef 8305 	mrs	r3, IPSR
 800198c:	61fb      	str	r3, [r7, #28]
  return(result);
 800198e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8001990:	2b00      	cmp	r3, #0
 8001992:	f040 808f 	bne.w	8001ab4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001996:	f3ef 8310 	mrs	r3, PRIMASK
 800199a:	61bb      	str	r3, [r7, #24]
  return(result);
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d105      	bne.n	80019ae <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80019a2:	f3ef 8311 	mrs	r3, BASEPRI
 80019a6:	617b      	str	r3, [r7, #20]
  return(result);
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <osThreadNew+0x3e>
 80019ae:	4b44      	ldr	r3, [pc, #272]	; (8001ac0 <osThreadNew+0x148>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d07e      	beq.n	8001ab4 <osThreadNew+0x13c>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d07b      	beq.n	8001ab4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80019c0:	2318      	movs	r3, #24
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80019c8:	f04f 33ff 	mov.w	r3, #4294967295
 80019cc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d045      	beq.n	8001a60 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <osThreadNew+0x6a>
        name = attr->name;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d008      	beq.n	8001a08 <osThreadNew+0x90>
 80019f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f8:	2b38      	cmp	r3, #56	; 0x38
 80019fa:	d805      	bhi.n	8001a08 <osThreadNew+0x90>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <osThreadNew+0x94>
        return (NULL);
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e054      	b.n	8001ab6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d003      	beq.n	8001a1c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	089b      	lsrs	r3, r3, #2
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00e      	beq.n	8001a42 <osThreadNew+0xca>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	2b5b      	cmp	r3, #91	; 0x5b
 8001a2a:	d90a      	bls.n	8001a42 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d006      	beq.n	8001a42 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d002      	beq.n	8001a42 <osThreadNew+0xca>
        mem = 1;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	623b      	str	r3, [r7, #32]
 8001a40:	e010      	b.n	8001a64 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10c      	bne.n	8001a64 <osThreadNew+0xec>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d108      	bne.n	8001a64 <osThreadNew+0xec>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d104      	bne.n	8001a64 <osThreadNew+0xec>
          mem = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
 8001a5e:	e001      	b.n	8001a64 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d110      	bne.n	8001a8c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001a72:	9202      	str	r2, [sp, #8]
 8001a74:	9301      	str	r3, [sp, #4]
 8001a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f001 f833 	bl	8002aec <xTaskCreateStatic>
 8001a86:	4603      	mov	r3, r0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	e013      	b.n	8001ab4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8001a8c:	6a3b      	ldr	r3, [r7, #32]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d110      	bne.n	8001ab4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	f107 0310 	add.w	r3, r7, #16
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f001 f87b 	bl	8002ba0 <xTaskCreate>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d001      	beq.n	8001ab4 <osThreadNew+0x13c>
          hTask = NULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001ab4:	693b      	ldr	r3, [r7, #16]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3730      	adds	r7, #48	; 0x30
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000094 	.word	0x20000094

08001ac4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001acc:	f3ef 8305 	mrs	r3, IPSR
 8001ad0:	613b      	str	r3, [r7, #16]
  return(result);
 8001ad2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10f      	bne.n	8001af8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8001adc:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d105      	bne.n	8001af0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001ae4:	f3ef 8311 	mrs	r3, BASEPRI
 8001ae8:	60bb      	str	r3, [r7, #8]
  return(result);
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d007      	beq.n	8001b00 <osDelay+0x3c>
 8001af0:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <osDelay+0x58>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d103      	bne.n	8001b00 <osDelay+0x3c>
    stat = osErrorISR;
 8001af8:	f06f 0305 	mvn.w	r3, #5
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e007      	b.n	8001b10 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <osDelay+0x4c>
      vTaskDelay(ticks);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f001 f98c 	bl	8002e28 <vTaskDelay>
    }
  }

  return (stat);
 8001b10:	697b      	ldr	r3, [r7, #20]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000094 	.word	0x20000094

08001b20 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08c      	sub	sp, #48	; 0x30
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b30:	f3ef 8305 	mrs	r3, IPSR
 8001b34:	61bb      	str	r3, [r7, #24]
  return(result);
 8001b36:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d170      	bne.n	8001c1e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8001b40:	617b      	str	r3, [r7, #20]
  return(result);
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001b48:	f3ef 8311 	mrs	r3, BASEPRI
 8001b4c:	613b      	str	r3, [r7, #16]
  return(result);
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <osMessageQueueNew+0x3c>
 8001b54:	4b34      	ldr	r3, [pc, #208]	; (8001c28 <osMessageQueueNew+0x108>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d060      	beq.n	8001c1e <osMessageQueueNew+0xfe>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d05d      	beq.n	8001c1e <osMessageQueueNew+0xfe>
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d05a      	beq.n	8001c1e <osMessageQueueNew+0xfe>
    mem = -1;
 8001b68:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d029      	beq.n	8001bc8 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d012      	beq.n	8001ba2 <osMessageQueueNew+0x82>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	2b4f      	cmp	r3, #79	; 0x4f
 8001b82:	d90e      	bls.n	8001ba2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d00a      	beq.n	8001ba2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	695a      	ldr	r2, [r3, #20]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	68b9      	ldr	r1, [r7, #8]
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d302      	bcc.n	8001ba2 <osMessageQueueNew+0x82>
        mem = 1;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	623b      	str	r3, [r7, #32]
 8001ba0:	e014      	b.n	8001bcc <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d110      	bne.n	8001bcc <osMessageQueueNew+0xac>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10c      	bne.n	8001bcc <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d108      	bne.n	8001bcc <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d104      	bne.n	8001bcc <osMessageQueueNew+0xac>
          mem = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	623b      	str	r3, [r7, #32]
 8001bc6:	e001      	b.n	8001bcc <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001bcc:	6a3b      	ldr	r3, [r7, #32]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d10c      	bne.n	8001bec <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	691a      	ldr	r2, [r3, #16]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6899      	ldr	r1, [r3, #8]
 8001bda:	2300      	movs	r3, #0
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	460b      	mov	r3, r1
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 fa58 	bl	8002098 <xQueueGenericCreateStatic>
 8001be8:	6278      	str	r0, [r7, #36]	; 0x24
 8001bea:	e008      	b.n	8001bfe <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d105      	bne.n	8001bfe <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 fac1 	bl	800217e <xQueueGenericCreate>
 8001bfc:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00c      	beq.n	8001c1e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <osMessageQueueNew+0xf2>
        name = attr->name;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	61fb      	str	r3, [r7, #28]
 8001c10:	e001      	b.n	8001c16 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8001c16:	69f9      	ldr	r1, [r7, #28]
 8001c18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c1a:	f000 ff0b 	bl	8002a34 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3728      	adds	r7, #40	; 0x28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000094 	.word	0x20000094

08001c2c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08a      	sub	sp, #40	; 0x28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c44:	f3ef 8305 	mrs	r3, IPSR
 8001c48:	61fb      	str	r3, [r7, #28]
  return(result);
 8001c4a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d10f      	bne.n	8001c70 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c50:	f3ef 8310 	mrs	r3, PRIMASK
 8001c54:	61bb      	str	r3, [r7, #24]
  return(result);
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d105      	bne.n	8001c68 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c5c:	f3ef 8311 	mrs	r3, BASEPRI
 8001c60:	617b      	str	r3, [r7, #20]
  return(result);
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d02c      	beq.n	8001cc2 <osMessageQueuePut+0x96>
 8001c68:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <osMessageQueuePut+0xe0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d128      	bne.n	8001cc2 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <osMessageQueuePut+0x56>
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <osMessageQueuePut+0x56>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8001c82:	f06f 0303 	mvn.w	r3, #3
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001c88:	e039      	b.n	8001cfe <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001c8e:	f107 0210 	add.w	r2, r7, #16
 8001c92:	2300      	movs	r3, #0
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	6a38      	ldr	r0, [r7, #32]
 8001c98:	f000 fbce 	bl	8002438 <xQueueGenericSendFromISR>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d003      	beq.n	8001caa <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8001ca2:	f06f 0302 	mvn.w	r3, #2
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001ca8:	e029      	b.n	8001cfe <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d026      	beq.n	8001cfe <osMessageQueuePut+0xd2>
 8001cb0:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <osMessageQueuePut+0xe4>)
 8001cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	f3bf 8f4f 	dsb	sy
 8001cbc:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001cc0:	e01d      	b.n	8001cfe <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d002      	beq.n	8001cce <osMessageQueuePut+0xa2>
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d103      	bne.n	8001cd6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8001cce:	f06f 0303 	mvn.w	r3, #3
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cd4:	e014      	b.n	8001d00 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	6a38      	ldr	r0, [r7, #32]
 8001cde:	f000 fab1 	bl	8002244 <xQueueGenericSend>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d00b      	beq.n	8001d00 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d003      	beq.n	8001cf6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8001cee:	f06f 0301 	mvn.w	r3, #1
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf4:	e004      	b.n	8001d00 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8001cf6:	f06f 0302 	mvn.w	r3, #2
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfc:	e000      	b.n	8001d00 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001cfe:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8001d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3728      	adds	r7, #40	; 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000094 	.word	0x20000094
 8001d10:	e000ed04 	.word	0xe000ed04

08001d14 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d2a:	f3ef 8305 	mrs	r3, IPSR
 8001d2e:	61fb      	str	r3, [r7, #28]
  return(result);
 8001d30:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10f      	bne.n	8001d56 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d36:	f3ef 8310 	mrs	r3, PRIMASK
 8001d3a:	61bb      	str	r3, [r7, #24]
  return(result);
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d105      	bne.n	8001d4e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001d42:	f3ef 8311 	mrs	r3, BASEPRI
 8001d46:	617b      	str	r3, [r7, #20]
  return(result);
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d02c      	beq.n	8001da8 <osMessageQueueGet+0x94>
 8001d4e:	4b28      	ldr	r3, [pc, #160]	; (8001df0 <osMessageQueueGet+0xdc>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d128      	bne.n	8001da8 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d56:	6a3b      	ldr	r3, [r7, #32]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <osMessageQueueGet+0x54>
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <osMessageQueueGet+0x54>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8001d68:	f06f 0303 	mvn.w	r3, #3
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d6e:	e038      	b.n	8001de2 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	461a      	mov	r2, r3
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	6a38      	ldr	r0, [r7, #32]
 8001d7e:	f000 fccb 	bl	8002718 <xQueueReceiveFromISR>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d003      	beq.n	8001d90 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8001d88:	f06f 0302 	mvn.w	r3, #2
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d8e:	e028      	b.n	8001de2 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d025      	beq.n	8001de2 <osMessageQueueGet+0xce>
 8001d96:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <osMessageQueueGet+0xe0>)
 8001d98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	f3bf 8f4f 	dsb	sy
 8001da2:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001da6:	e01c      	b.n	8001de2 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d002      	beq.n	8001db4 <osMessageQueueGet+0xa0>
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d103      	bne.n	8001dbc <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8001db4:	f06f 0303 	mvn.w	r3, #3
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dba:	e013      	b.n	8001de4 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	68b9      	ldr	r1, [r7, #8]
 8001dc0:	6a38      	ldr	r0, [r7, #32]
 8001dc2:	f000 fbcd 	bl	8002560 <xQueueReceive>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d00b      	beq.n	8001de4 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8001dd2:	f06f 0301 	mvn.w	r3, #1
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd8:	e004      	b.n	8001de4 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8001dda:	f06f 0302 	mvn.w	r3, #2
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
 8001de0:	e000      	b.n	8001de4 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001de2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8001de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3728      	adds	r7, #40	; 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000094 	.word	0x20000094
 8001df4:	e000ed04 	.word	0xe000ed04

08001df8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <vApplicationGetIdleTaskMemory+0x2c>)
 8001e08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	4a06      	ldr	r2, [pc, #24]	; (8001e28 <vApplicationGetIdleTaskMemory+0x30>)
 8001e0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2280      	movs	r2, #128	; 0x80
 8001e14:	601a      	str	r2, [r3, #0]
}
 8001e16:	bf00      	nop
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000098 	.word	0x20000098
 8001e28:	200000f4 	.word	0x200000f4

08001e2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <vApplicationGetTimerTaskMemory+0x2c>)
 8001e3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	4a06      	ldr	r2, [pc, #24]	; (8001e5c <vApplicationGetTimerTaskMemory+0x30>)
 8001e42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e4a:	601a      	str	r2, [r3, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	200002f4 	.word	0x200002f4
 8001e5c:	20000350 	.word	0x20000350

08001e60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f103 0208 	add.w	r2, r3, #8
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295
 8001e78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f103 0208 	add.w	r2, r3, #8
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f103 0208 	add.w	r2, r3, #8
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b085      	sub	sp, #20
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	1c5a      	adds	r2, r3, #1
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	601a      	str	r2, [r3, #0]
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f02:	b480      	push	{r7}
 8001f04:	b085      	sub	sp, #20
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f18:	d103      	bne.n	8001f22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	e00c      	b.n	8001f3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3308      	adds	r3, #8
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	e002      	b.n	8001f30 <vListInsert+0x2e>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d2f6      	bcs.n	8001f2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	601a      	str	r2, [r3, #0]
}
 8001f68:	bf00      	nop
 8001f6a:	3714      	adds	r7, #20
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6892      	ldr	r2, [r2, #8]
 8001f8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	6852      	ldr	r2, [r2, #4]
 8001f94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d103      	bne.n	8001fa8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	1e5a      	subs	r2, r3, #1
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d109      	bne.n	8001ff0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe0:	f383 8811 	msr	BASEPRI, r3
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	f3bf 8f4f 	dsb	sy
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	e7fe      	b.n	8001fee <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001ff0:	f002 f8cc 	bl	800418c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ffc:	68f9      	ldr	r1, [r7, #12]
 8001ffe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002000:	fb01 f303 	mul.w	r3, r1, r3
 8002004:	441a      	add	r2, r3
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002020:	3b01      	subs	r3, #1
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	441a      	add	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	22ff      	movs	r2, #255	; 0xff
 8002034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	22ff      	movs	r2, #255	; 0xff
 800203c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d114      	bne.n	8002070 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d01a      	beq.n	8002084 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3310      	adds	r3, #16
 8002052:	4618      	mov	r0, r3
 8002054:	f001 f99c 	bl	8003390 <xTaskRemoveFromEventList>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800205e:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <xQueueGenericReset+0xcc>)
 8002060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	f3bf 8f6f 	isb	sy
 800206e:	e009      	b.n	8002084 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3310      	adds	r3, #16
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fef3 	bl	8001e60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	3324      	adds	r3, #36	; 0x24
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff feee 	bl	8001e60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002084:	f002 f8b0 	bl	80041e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002088:	2301      	movs	r3, #1
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	e000ed04 	.word	0xe000ed04

08002098 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08e      	sub	sp, #56	; 0x38
 800209c:	af02      	add	r7, sp, #8
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d109      	bne.n	80020c0 <xQueueGenericCreateStatic+0x28>
 80020ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020b0:	f383 8811 	msr	BASEPRI, r3
 80020b4:	f3bf 8f6f 	isb	sy
 80020b8:	f3bf 8f4f 	dsb	sy
 80020bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80020be:	e7fe      	b.n	80020be <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <xQueueGenericCreateStatic+0x42>
 80020c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ca:	f383 8811 	msr	BASEPRI, r3
 80020ce:	f3bf 8f6f 	isb	sy
 80020d2:	f3bf 8f4f 	dsb	sy
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
 80020d8:	e7fe      	b.n	80020d8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d002      	beq.n	80020e6 <xQueueGenericCreateStatic+0x4e>
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <xQueueGenericCreateStatic+0x52>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <xQueueGenericCreateStatic+0x54>
 80020ea:	2300      	movs	r3, #0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d109      	bne.n	8002104 <xQueueGenericCreateStatic+0x6c>
 80020f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020f4:	f383 8811 	msr	BASEPRI, r3
 80020f8:	f3bf 8f6f 	isb	sy
 80020fc:	f3bf 8f4f 	dsb	sy
 8002100:	623b      	str	r3, [r7, #32]
 8002102:	e7fe      	b.n	8002102 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d102      	bne.n	8002110 <xQueueGenericCreateStatic+0x78>
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <xQueueGenericCreateStatic+0x7c>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <xQueueGenericCreateStatic+0x7e>
 8002114:	2300      	movs	r3, #0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d109      	bne.n	800212e <xQueueGenericCreateStatic+0x96>
 800211a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211e:	f383 8811 	msr	BASEPRI, r3
 8002122:	f3bf 8f6f 	isb	sy
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	61fb      	str	r3, [r7, #28]
 800212c:	e7fe      	b.n	800212c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800212e:	2350      	movs	r3, #80	; 0x50
 8002130:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	2b50      	cmp	r3, #80	; 0x50
 8002136:	d009      	beq.n	800214c <xQueueGenericCreateStatic+0xb4>
 8002138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800213c:	f383 8811 	msr	BASEPRI, r3
 8002140:	f3bf 8f6f 	isb	sy
 8002144:	f3bf 8f4f 	dsb	sy
 8002148:	61bb      	str	r3, [r7, #24]
 800214a:	e7fe      	b.n	800214a <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800214c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00d      	beq.n	8002174 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002160:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	4613      	mov	r3, r2
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	68b9      	ldr	r1, [r7, #8]
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 f844 	bl	80021fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002176:	4618      	mov	r0, r3
 8002178:	3730      	adds	r7, #48	; 0x30
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800217e:	b580      	push	{r7, lr}
 8002180:	b08a      	sub	sp, #40	; 0x28
 8002182:	af02      	add	r7, sp, #8
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	4613      	mov	r3, r2
 800218a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d109      	bne.n	80021a6 <xQueueGenericCreate+0x28>
 8002192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002196:	f383 8811 	msr	BASEPRI, r3
 800219a:	f3bf 8f6f 	isb	sy
 800219e:	f3bf 8f4f 	dsb	sy
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	e7fe      	b.n	80021a4 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
 80021b0:	e004      	b.n	80021bc <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	fb02 f303 	mul.w	r3, r2, r3
 80021ba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	3350      	adds	r3, #80	; 0x50
 80021c0:	4618      	mov	r0, r3
 80021c2:	f002 f8fd 	bl	80043c0 <pvPortMalloc>
 80021c6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d011      	beq.n	80021f2 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	3350      	adds	r3, #80	; 0x50
 80021d6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021e0:	79fa      	ldrb	r2, [r7, #7]
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	4613      	mov	r3, r2
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f805 	bl	80021fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80021f2:	69bb      	ldr	r3, [r7, #24]
	}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3720      	adds	r7, #32
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
 8002208:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d103      	bne.n	8002218 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	e002      	b.n	800221e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800222a:	2101      	movs	r1, #1
 800222c:	69b8      	ldr	r0, [r7, #24]
 800222e:	f7ff fecb 	bl	8001fc8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	78fa      	ldrb	r2, [r7, #3]
 8002236:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08e      	sub	sp, #56	; 0x38
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002252:	2300      	movs	r3, #0
 8002254:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800225a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225c:	2b00      	cmp	r3, #0
 800225e:	d109      	bne.n	8002274 <xQueueGenericSend+0x30>
 8002260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002264:	f383 8811 	msr	BASEPRI, r3
 8002268:	f3bf 8f6f 	isb	sy
 800226c:	f3bf 8f4f 	dsb	sy
 8002270:	62bb      	str	r3, [r7, #40]	; 0x28
 8002272:	e7fe      	b.n	8002272 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d103      	bne.n	8002282 <xQueueGenericSend+0x3e>
 800227a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <xQueueGenericSend+0x42>
 8002282:	2301      	movs	r3, #1
 8002284:	e000      	b.n	8002288 <xQueueGenericSend+0x44>
 8002286:	2300      	movs	r3, #0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d109      	bne.n	80022a0 <xQueueGenericSend+0x5c>
 800228c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002290:	f383 8811 	msr	BASEPRI, r3
 8002294:	f3bf 8f6f 	isb	sy
 8002298:	f3bf 8f4f 	dsb	sy
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
 800229e:	e7fe      	b.n	800229e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d103      	bne.n	80022ae <xQueueGenericSend+0x6a>
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <xQueueGenericSend+0x6e>
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <xQueueGenericSend+0x70>
 80022b2:	2300      	movs	r3, #0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d109      	bne.n	80022cc <xQueueGenericSend+0x88>
 80022b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022bc:	f383 8811 	msr	BASEPRI, r3
 80022c0:	f3bf 8f6f 	isb	sy
 80022c4:	f3bf 8f4f 	dsb	sy
 80022c8:	623b      	str	r3, [r7, #32]
 80022ca:	e7fe      	b.n	80022ca <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80022cc:	f001 fa16 	bl	80036fc <xTaskGetSchedulerState>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <xQueueGenericSend+0x98>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <xQueueGenericSend+0x9c>
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <xQueueGenericSend+0x9e>
 80022e0:	2300      	movs	r3, #0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d109      	bne.n	80022fa <xQueueGenericSend+0xb6>
 80022e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ea:	f383 8811 	msr	BASEPRI, r3
 80022ee:	f3bf 8f6f 	isb	sy
 80022f2:	f3bf 8f4f 	dsb	sy
 80022f6:	61fb      	str	r3, [r7, #28]
 80022f8:	e7fe      	b.n	80022f8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80022fa:	f001 ff47 	bl	800418c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80022fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002306:	429a      	cmp	r2, r3
 8002308:	d302      	bcc.n	8002310 <xQueueGenericSend+0xcc>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b02      	cmp	r3, #2
 800230e:	d129      	bne.n	8002364 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	68b9      	ldr	r1, [r7, #8]
 8002314:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002316:	f000 fa7c 	bl	8002812 <prvCopyDataToQueue>
 800231a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800231c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002320:	2b00      	cmp	r3, #0
 8002322:	d010      	beq.n	8002346 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002326:	3324      	adds	r3, #36	; 0x24
 8002328:	4618      	mov	r0, r3
 800232a:	f001 f831 	bl	8003390 <xTaskRemoveFromEventList>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d013      	beq.n	800235c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002334:	4b3f      	ldr	r3, [pc, #252]	; (8002434 <xQueueGenericSend+0x1f0>)
 8002336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	f3bf 8f4f 	dsb	sy
 8002340:	f3bf 8f6f 	isb	sy
 8002344:	e00a      	b.n	800235c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800234c:	4b39      	ldr	r3, [pc, #228]	; (8002434 <xQueueGenericSend+0x1f0>)
 800234e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	f3bf 8f4f 	dsb	sy
 8002358:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800235c:	f001 ff44 	bl	80041e8 <vPortExitCritical>
				return pdPASS;
 8002360:	2301      	movs	r3, #1
 8002362:	e063      	b.n	800242c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d103      	bne.n	8002372 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800236a:	f001 ff3d 	bl	80041e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800236e:	2300      	movs	r3, #0
 8002370:	e05c      	b.n	800242c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002374:	2b00      	cmp	r3, #0
 8002376:	d106      	bne.n	8002386 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	4618      	mov	r0, r3
 800237e:	f001 f869 	bl	8003454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002382:	2301      	movs	r3, #1
 8002384:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002386:	f001 ff2f 	bl	80041e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800238a:	f000 fde5 	bl	8002f58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800238e:	f001 fefd 	bl	800418c <vPortEnterCritical>
 8002392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002394:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239e:	d103      	bne.n	80023a8 <xQueueGenericSend+0x164>
 80023a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80023ae:	b25b      	sxtb	r3, r3
 80023b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b4:	d103      	bne.n	80023be <xQueueGenericSend+0x17a>
 80023b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023be:	f001 ff13 	bl	80041e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80023c2:	1d3a      	adds	r2, r7, #4
 80023c4:	f107 0314 	add.w	r3, r7, #20
 80023c8:	4611      	mov	r1, r2
 80023ca:	4618      	mov	r0, r3
 80023cc:	f001 f858 	bl	8003480 <xTaskCheckForTimeOut>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d124      	bne.n	8002420 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80023d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023d8:	f000 fb13 	bl	8002a02 <prvIsQueueFull>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d018      	beq.n	8002414 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80023e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e4:	3310      	adds	r3, #16
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 ff82 	bl	80032f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80023f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023f2:	f000 fa9e 	bl	8002932 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80023f6:	f000 fdbd 	bl	8002f74 <xTaskResumeAll>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f47f af7c 	bne.w	80022fa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002402:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <xQueueGenericSend+0x1f0>)
 8002404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	f3bf 8f6f 	isb	sy
 8002412:	e772      	b.n	80022fa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002414:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002416:	f000 fa8c 	bl	8002932 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800241a:	f000 fdab 	bl	8002f74 <xTaskResumeAll>
 800241e:	e76c      	b.n	80022fa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002422:	f000 fa86 	bl	8002932 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002426:	f000 fda5 	bl	8002f74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800242a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800242c:	4618      	mov	r0, r3
 800242e:	3738      	adds	r7, #56	; 0x38
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	e000ed04 	.word	0xe000ed04

08002438 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
 8002444:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800244a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244c:	2b00      	cmp	r3, #0
 800244e:	d109      	bne.n	8002464 <xQueueGenericSendFromISR+0x2c>
 8002450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002454:	f383 8811 	msr	BASEPRI, r3
 8002458:	f3bf 8f6f 	isb	sy
 800245c:	f3bf 8f4f 	dsb	sy
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
 8002462:	e7fe      	b.n	8002462 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d103      	bne.n	8002472 <xQueueGenericSendFromISR+0x3a>
 800246a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <xQueueGenericSendFromISR+0x3e>
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <xQueueGenericSendFromISR+0x40>
 8002476:	2300      	movs	r3, #0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d109      	bne.n	8002490 <xQueueGenericSendFromISR+0x58>
 800247c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002480:	f383 8811 	msr	BASEPRI, r3
 8002484:	f3bf 8f6f 	isb	sy
 8002488:	f3bf 8f4f 	dsb	sy
 800248c:	623b      	str	r3, [r7, #32]
 800248e:	e7fe      	b.n	800248e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d103      	bne.n	800249e <xQueueGenericSendFromISR+0x66>
 8002496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <xQueueGenericSendFromISR+0x6a>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <xQueueGenericSendFromISR+0x6c>
 80024a2:	2300      	movs	r3, #0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d109      	bne.n	80024bc <xQueueGenericSendFromISR+0x84>
 80024a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ac:	f383 8811 	msr	BASEPRI, r3
 80024b0:	f3bf 8f6f 	isb	sy
 80024b4:	f3bf 8f4f 	dsb	sy
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	e7fe      	b.n	80024ba <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80024bc:	f001 ff42 	bl	8004344 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80024c0:	f3ef 8211 	mrs	r2, BASEPRI
 80024c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	61ba      	str	r2, [r7, #24]
 80024d6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80024d8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80024da:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d302      	bcc.n	80024ee <xQueueGenericSendFromISR+0xb6>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d12c      	bne.n	8002548 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	68b9      	ldr	r1, [r7, #8]
 80024fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024fe:	f000 f988 	bl	8002812 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002502:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250a:	d112      	bne.n	8002532 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800250c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002510:	2b00      	cmp	r3, #0
 8002512:	d016      	beq.n	8002542 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	3324      	adds	r3, #36	; 0x24
 8002518:	4618      	mov	r0, r3
 800251a:	f000 ff39 	bl	8003390 <xTaskRemoveFromEventList>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00e      	beq.n	8002542 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00b      	beq.n	8002542 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	e007      	b.n	8002542 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002532:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002536:	3301      	adds	r3, #1
 8002538:	b2db      	uxtb	r3, r3
 800253a:	b25a      	sxtb	r2, r3
 800253c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002542:	2301      	movs	r3, #1
 8002544:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002546:	e001      	b.n	800254c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002548:	2300      	movs	r3, #0
 800254a:	637b      	str	r3, [r7, #52]	; 0x34
 800254c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800254e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002558:	4618      	mov	r0, r3
 800255a:	3738      	adds	r7, #56	; 0x38
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b08c      	sub	sp, #48	; 0x30
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800256c:	2300      	movs	r3, #0
 800256e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <xQueueReceive+0x2e>
	__asm volatile
 800257a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800257e:	f383 8811 	msr	BASEPRI, r3
 8002582:	f3bf 8f6f 	isb	sy
 8002586:	f3bf 8f4f 	dsb	sy
 800258a:	623b      	str	r3, [r7, #32]
 800258c:	e7fe      	b.n	800258c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d103      	bne.n	800259c <xQueueReceive+0x3c>
 8002594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <xQueueReceive+0x40>
 800259c:	2301      	movs	r3, #1
 800259e:	e000      	b.n	80025a2 <xQueueReceive+0x42>
 80025a0:	2300      	movs	r3, #0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d109      	bne.n	80025ba <xQueueReceive+0x5a>
 80025a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025aa:	f383 8811 	msr	BASEPRI, r3
 80025ae:	f3bf 8f6f 	isb	sy
 80025b2:	f3bf 8f4f 	dsb	sy
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	e7fe      	b.n	80025b8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025ba:	f001 f89f 	bl	80036fc <xTaskGetSchedulerState>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d102      	bne.n	80025ca <xQueueReceive+0x6a>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <xQueueReceive+0x6e>
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <xQueueReceive+0x70>
 80025ce:	2300      	movs	r3, #0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d109      	bne.n	80025e8 <xQueueReceive+0x88>
 80025d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d8:	f383 8811 	msr	BASEPRI, r3
 80025dc:	f3bf 8f6f 	isb	sy
 80025e0:	f3bf 8f4f 	dsb	sy
 80025e4:	61bb      	str	r3, [r7, #24]
 80025e6:	e7fe      	b.n	80025e6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80025e8:	f001 fdd0 	bl	800418c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80025ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80025f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01f      	beq.n	8002638 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025fc:	f000 f973 	bl	80028e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	1e5a      	subs	r2, r3, #1
 8002604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002606:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00f      	beq.n	8002630 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002612:	3310      	adds	r3, #16
 8002614:	4618      	mov	r0, r3
 8002616:	f000 febb 	bl	8003390 <xTaskRemoveFromEventList>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002620:	4b3c      	ldr	r3, [pc, #240]	; (8002714 <xQueueReceive+0x1b4>)
 8002622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002630:	f001 fdda 	bl	80041e8 <vPortExitCritical>
				return pdPASS;
 8002634:	2301      	movs	r3, #1
 8002636:	e069      	b.n	800270c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d103      	bne.n	8002646 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800263e:	f001 fdd3 	bl	80041e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002642:	2300      	movs	r3, #0
 8002644:	e062      	b.n	800270c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002648:	2b00      	cmp	r3, #0
 800264a:	d106      	bne.n	800265a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800264c:	f107 0310 	add.w	r3, r7, #16
 8002650:	4618      	mov	r0, r3
 8002652:	f000 feff 	bl	8003454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002656:	2301      	movs	r3, #1
 8002658:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800265a:	f001 fdc5 	bl	80041e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800265e:	f000 fc7b 	bl	8002f58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002662:	f001 fd93 	bl	800418c <vPortEnterCritical>
 8002666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002668:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800266c:	b25b      	sxtb	r3, r3
 800266e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002672:	d103      	bne.n	800267c <xQueueReceive+0x11c>
 8002674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800267c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002682:	b25b      	sxtb	r3, r3
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d103      	bne.n	8002692 <xQueueReceive+0x132>
 800268a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002692:	f001 fda9 	bl	80041e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002696:	1d3a      	adds	r2, r7, #4
 8002698:	f107 0310 	add.w	r3, r7, #16
 800269c:	4611      	mov	r1, r2
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 feee 	bl	8003480 <xTaskCheckForTimeOut>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d123      	bne.n	80026f2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026ac:	f000 f993 	bl	80029d6 <prvIsQueueEmpty>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d017      	beq.n	80026e6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80026b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b8:	3324      	adds	r3, #36	; 0x24
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 fe18 	bl	80032f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80026c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026c6:	f000 f934 	bl	8002932 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80026ca:	f000 fc53 	bl	8002f74 <xTaskResumeAll>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d189      	bne.n	80025e8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80026d4:	4b0f      	ldr	r3, [pc, #60]	; (8002714 <xQueueReceive+0x1b4>)
 80026d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	f3bf 8f6f 	isb	sy
 80026e4:	e780      	b.n	80025e8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80026e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026e8:	f000 f923 	bl	8002932 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026ec:	f000 fc42 	bl	8002f74 <xTaskResumeAll>
 80026f0:	e77a      	b.n	80025e8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80026f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026f4:	f000 f91d 	bl	8002932 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80026f8:	f000 fc3c 	bl	8002f74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026fe:	f000 f96a 	bl	80029d6 <prvIsQueueEmpty>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	f43f af6f 	beq.w	80025e8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800270a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800270c:	4618      	mov	r0, r3
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	e000ed04 	.word	0xe000ed04

08002718 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08e      	sub	sp, #56	; 0x38
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272a:	2b00      	cmp	r3, #0
 800272c:	d109      	bne.n	8002742 <xQueueReceiveFromISR+0x2a>
 800272e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002732:	f383 8811 	msr	BASEPRI, r3
 8002736:	f3bf 8f6f 	isb	sy
 800273a:	f3bf 8f4f 	dsb	sy
 800273e:	623b      	str	r3, [r7, #32]
 8002740:	e7fe      	b.n	8002740 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d103      	bne.n	8002750 <xQueueReceiveFromISR+0x38>
 8002748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <xQueueReceiveFromISR+0x3c>
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <xQueueReceiveFromISR+0x3e>
 8002754:	2300      	movs	r3, #0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d109      	bne.n	800276e <xQueueReceiveFromISR+0x56>
 800275a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800275e:	f383 8811 	msr	BASEPRI, r3
 8002762:	f3bf 8f6f 	isb	sy
 8002766:	f3bf 8f4f 	dsb	sy
 800276a:	61fb      	str	r3, [r7, #28]
 800276c:	e7fe      	b.n	800276c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800276e:	f001 fde9 	bl	8004344 <vPortValidateInterruptPriority>
	__asm volatile
 8002772:	f3ef 8211 	mrs	r2, BASEPRI
 8002776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277a:	f383 8811 	msr	BASEPRI, r3
 800277e:	f3bf 8f6f 	isb	sy
 8002782:	f3bf 8f4f 	dsb	sy
 8002786:	61ba      	str	r2, [r7, #24]
 8002788:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800278a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800278c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800278e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002792:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002796:	2b00      	cmp	r3, #0
 8002798:	d02f      	beq.n	80027fa <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800279a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027a8:	f000 f89d 	bl	80028e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80027ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ae:	1e5a      	subs	r2, r3, #1
 80027b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80027b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d112      	bne.n	80027e4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d016      	beq.n	80027f4 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c8:	3310      	adds	r3, #16
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fde0 	bl	8003390 <xTaskRemoveFromEventList>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00e      	beq.n	80027f4 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	e007      	b.n	80027f4 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80027e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80027e8:	3301      	adds	r3, #1
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	b25a      	sxtb	r2, r3
 80027ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80027f4:	2301      	movs	r3, #1
 80027f6:	637b      	str	r3, [r7, #52]	; 0x34
 80027f8:	e001      	b.n	80027fe <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80027fa:	2300      	movs	r3, #0
 80027fc:	637b      	str	r3, [r7, #52]	; 0x34
 80027fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002800:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800280a:	4618      	mov	r0, r3
 800280c:	3738      	adds	r7, #56	; 0x38
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b086      	sub	sp, #24
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002826:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10d      	bne.n	800284c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d14d      	bne.n	80028d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	4618      	mov	r0, r3
 800283e:	f000 ff7b 	bl	8003738 <xTaskPriorityDisinherit>
 8002842:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
 800284a:	e043      	b.n	80028d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d119      	bne.n	8002886 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6858      	ldr	r0, [r3, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	461a      	mov	r2, r3
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	f001 ffaf 	bl	80047c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	441a      	add	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	429a      	cmp	r2, r3
 800287a:	d32b      	bcc.n	80028d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	e026      	b.n	80028d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	68d8      	ldr	r0, [r3, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	461a      	mov	r2, r3
 8002890:	68b9      	ldr	r1, [r7, #8]
 8002892:	f001 ff95 	bl	80047c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	425b      	negs	r3, r3
 80028a0:	441a      	add	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d207      	bcs.n	80028c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	425b      	negs	r3, r3
 80028bc:	441a      	add	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d105      	bne.n	80028d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d002      	beq.n	80028d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	3b01      	subs	r3, #1
 80028d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1c5a      	adds	r2, r3, #1
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80028dc:	697b      	ldr	r3, [r7, #20]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
 80028ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d018      	beq.n	800292a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	441a      	add	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	429a      	cmp	r2, r3
 8002910:	d303      	bcc.n	800291a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68d9      	ldr	r1, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	461a      	mov	r2, r3
 8002924:	6838      	ldr	r0, [r7, #0]
 8002926:	f001 ff4b 	bl	80047c0 <memcpy>
	}
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800293a:	f001 fc27 	bl	800418c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002944:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002946:	e011      	b.n	800296c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	2b00      	cmp	r3, #0
 800294e:	d012      	beq.n	8002976 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3324      	adds	r3, #36	; 0x24
 8002954:	4618      	mov	r0, r3
 8002956:	f000 fd1b 	bl	8003390 <xTaskRemoveFromEventList>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002960:	f000 fdee 	bl	8003540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	3b01      	subs	r3, #1
 8002968:	b2db      	uxtb	r3, r3
 800296a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800296c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002970:	2b00      	cmp	r3, #0
 8002972:	dce9      	bgt.n	8002948 <prvUnlockQueue+0x16>
 8002974:	e000      	b.n	8002978 <prvUnlockQueue+0x46>
					break;
 8002976:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	22ff      	movs	r2, #255	; 0xff
 800297c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002980:	f001 fc32 	bl	80041e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002984:	f001 fc02 	bl	800418c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800298e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002990:	e011      	b.n	80029b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d012      	beq.n	80029c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3310      	adds	r3, #16
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 fcf6 	bl	8003390 <xTaskRemoveFromEventList>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80029aa:	f000 fdc9 	bl	8003540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80029ae:	7bbb      	ldrb	r3, [r7, #14]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80029b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	dce9      	bgt.n	8002992 <prvUnlockQueue+0x60>
 80029be:	e000      	b.n	80029c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80029c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	22ff      	movs	r2, #255	; 0xff
 80029c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80029ca:	f001 fc0d 	bl	80041e8 <vPortExitCritical>
}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b084      	sub	sp, #16
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80029de:	f001 fbd5 	bl	800418c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80029ea:	2301      	movs	r3, #1
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e001      	b.n	80029f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80029f4:	f001 fbf8 	bl	80041e8 <vPortExitCritical>

	return xReturn;
 80029f8:	68fb      	ldr	r3, [r7, #12]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b084      	sub	sp, #16
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002a0a:	f001 fbbf 	bl	800418c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d102      	bne.n	8002a20 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	e001      	b.n	8002a24 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002a20:	2300      	movs	r3, #0
 8002a22:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002a24:	f001 fbe0 	bl	80041e8 <vPortExitCritical>

	return xReturn;
 8002a28:	68fb      	ldr	r3, [r7, #12]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	e014      	b.n	8002a6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002a44:	4a0e      	ldr	r2, [pc, #56]	; (8002a80 <vQueueAddToRegistry+0x4c>)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10b      	bne.n	8002a68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002a50:	490b      	ldr	r1, [pc, #44]	; (8002a80 <vQueueAddToRegistry+0x4c>)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002a5a:	4a09      	ldr	r2, [pc, #36]	; (8002a80 <vQueueAddToRegistry+0x4c>)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4413      	add	r3, r2
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002a66:	e005      	b.n	8002a74 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b07      	cmp	r3, #7
 8002a72:	d9e7      	bls.n	8002a44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	200049b4 	.word	0x200049b4

08002a84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002a94:	f001 fb7a 	bl	800418c <vPortEnterCritical>
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a9e:	b25b      	sxtb	r3, r3
 8002aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa4:	d103      	bne.n	8002aae <vQueueWaitForMessageRestricted+0x2a>
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ab4:	b25b      	sxtb	r3, r3
 8002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aba:	d103      	bne.n	8002ac4 <vQueueWaitForMessageRestricted+0x40>
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ac4:	f001 fb90 	bl	80041e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d106      	bne.n	8002ade <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	3324      	adds	r3, #36	; 0x24
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	68b9      	ldr	r1, [r7, #8]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f000 fc2f 	bl	800333c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002ade:	6978      	ldr	r0, [r7, #20]
 8002ae0:	f7ff ff27 	bl	8002932 <prvUnlockQueue>
	}
 8002ae4:	bf00      	nop
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08e      	sub	sp, #56	; 0x38
 8002af0:	af04      	add	r7, sp, #16
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d109      	bne.n	8002b14 <xTaskCreateStatic+0x28>
	__asm volatile
 8002b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b04:	f383 8811 	msr	BASEPRI, r3
 8002b08:	f3bf 8f6f 	isb	sy
 8002b0c:	f3bf 8f4f 	dsb	sy
 8002b10:	623b      	str	r3, [r7, #32]
 8002b12:	e7fe      	b.n	8002b12 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d109      	bne.n	8002b2e <xTaskCreateStatic+0x42>
 8002b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1e:	f383 8811 	msr	BASEPRI, r3
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	f3bf 8f4f 	dsb	sy
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	e7fe      	b.n	8002b2c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002b2e:	235c      	movs	r3, #92	; 0x5c
 8002b30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	2b5c      	cmp	r3, #92	; 0x5c
 8002b36:	d009      	beq.n	8002b4c <xTaskCreateStatic+0x60>
 8002b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b3c:	f383 8811 	msr	BASEPRI, r3
 8002b40:	f3bf 8f6f 	isb	sy
 8002b44:	f3bf 8f4f 	dsb	sy
 8002b48:	61bb      	str	r3, [r7, #24]
 8002b4a:	e7fe      	b.n	8002b4a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002b4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d01e      	beq.n	8002b92 <xTaskCreateStatic+0xa6>
 8002b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d01b      	beq.n	8002b92 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	9303      	str	r3, [sp, #12]
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	9302      	str	r3, [sp, #8]
 8002b74:	f107 0314 	add.w	r3, r7, #20
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f850 	bl	8002c2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002b8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b8c:	f000 f8dc 	bl	8002d48 <prvAddNewTaskToReadyList>
 8002b90:	e001      	b.n	8002b96 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002b96:	697b      	ldr	r3, [r7, #20]
	}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3728      	adds	r7, #40	; 0x28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08c      	sub	sp, #48	; 0x30
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002bb0:	88fb      	ldrh	r3, [r7, #6]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f001 fc03 	bl	80043c0 <pvPortMalloc>
 8002bba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00e      	beq.n	8002be0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002bc2:	205c      	movs	r0, #92	; 0x5c
 8002bc4:	f001 fbfc 	bl	80043c0 <pvPortMalloc>
 8002bc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bd6:	e005      	b.n	8002be4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002bd8:	6978      	ldr	r0, [r7, #20]
 8002bda:	f001 fcb3 	bl	8004544 <vPortFree>
 8002bde:	e001      	b.n	8002be4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d017      	beq.n	8002c1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002bf2:	88fa      	ldrh	r2, [r7, #6]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	9303      	str	r3, [sp, #12]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	9302      	str	r3, [sp, #8]
 8002bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 f80e 	bl	8002c2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c0e:	69f8      	ldr	r0, [r7, #28]
 8002c10:	f000 f89a 	bl	8002d48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002c14:	2301      	movs	r3, #1
 8002c16:	61bb      	str	r3, [r7, #24]
 8002c18:	e002      	b.n	8002c20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002c20:	69bb      	ldr	r3, [r7, #24]
	}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3720      	adds	r7, #32
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b088      	sub	sp, #32
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c3a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	461a      	mov	r2, r3
 8002c42:	21a5      	movs	r1, #165	; 0xa5
 8002c44:	f001 fdc7 	bl	80047d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c52:	3b01      	subs	r3, #1
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	f023 0307 	bic.w	r3, r3, #7
 8002c60:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d009      	beq.n	8002c80 <prvInitialiseNewTask+0x56>
 8002c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c70:	f383 8811 	msr	BASEPRI, r3
 8002c74:	f3bf 8f6f 	isb	sy
 8002c78:	f3bf 8f4f 	dsb	sy
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	e7fe      	b.n	8002c7e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d01f      	beq.n	8002cc6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	e012      	b.n	8002cb2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	4413      	add	r3, r2
 8002c92:	7819      	ldrb	r1, [r3, #0]
 8002c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	4413      	add	r3, r2
 8002c9a:	3334      	adds	r3, #52	; 0x34
 8002c9c:	460a      	mov	r2, r1
 8002c9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d006      	beq.n	8002cba <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	61fb      	str	r3, [r7, #28]
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	2b0f      	cmp	r3, #15
 8002cb6:	d9e9      	bls.n	8002c8c <prvInitialiseNewTask+0x62>
 8002cb8:	e000      	b.n	8002cbc <prvInitialiseNewTask+0x92>
			{
				break;
 8002cba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cc4:	e003      	b.n	8002cce <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd0:	2b37      	cmp	r3, #55	; 0x37
 8002cd2:	d901      	bls.n	8002cd8 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002cd4:	2337      	movs	r3, #55	; 0x37
 8002cd6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cdc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ce2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cec:	3304      	adds	r3, #4
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f8d6 	bl	8001ea0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf6:	3318      	adds	r3, #24
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff f8d1 	bl	8001ea0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d16:	2200      	movs	r2, #0
 8002d18:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	68f9      	ldr	r1, [r7, #12]
 8002d26:	69b8      	ldr	r0, [r7, #24]
 8002d28:	f001 f90c 	bl	8003f44 <pxPortInitialiseStack>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d3e:	bf00      	nop
 8002d40:	3720      	adds	r7, #32
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
	...

08002d48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002d50:	f001 fa1c 	bl	800418c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <prvAddNewTaskToReadyList+0xc4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	4a2c      	ldr	r2, [pc, #176]	; (8002e0c <prvAddNewTaskToReadyList+0xc4>)
 8002d5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002d5e:	4b2c      	ldr	r3, [pc, #176]	; (8002e10 <prvAddNewTaskToReadyList+0xc8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d109      	bne.n	8002d7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002d66:	4a2a      	ldr	r2, [pc, #168]	; (8002e10 <prvAddNewTaskToReadyList+0xc8>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002d6c:	4b27      	ldr	r3, [pc, #156]	; (8002e0c <prvAddNewTaskToReadyList+0xc4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d110      	bne.n	8002d96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002d74:	f000 fc08 	bl	8003588 <prvInitialiseTaskLists>
 8002d78:	e00d      	b.n	8002d96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002d7a:	4b26      	ldr	r3, [pc, #152]	; (8002e14 <prvAddNewTaskToReadyList+0xcc>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d109      	bne.n	8002d96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002d82:	4b23      	ldr	r3, [pc, #140]	; (8002e10 <prvAddNewTaskToReadyList+0xc8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d802      	bhi.n	8002d96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002d90:	4a1f      	ldr	r2, [pc, #124]	; (8002e10 <prvAddNewTaskToReadyList+0xc8>)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002d96:	4b20      	ldr	r3, [pc, #128]	; (8002e18 <prvAddNewTaskToReadyList+0xd0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	4a1e      	ldr	r2, [pc, #120]	; (8002e18 <prvAddNewTaskToReadyList+0xd0>)
 8002d9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002da0:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <prvAddNewTaskToReadyList+0xd0>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dac:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <prvAddNewTaskToReadyList+0xd4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d903      	bls.n	8002dbc <prvAddNewTaskToReadyList+0x74>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	4a18      	ldr	r2, [pc, #96]	; (8002e1c <prvAddNewTaskToReadyList+0xd4>)
 8002dba:	6013      	str	r3, [r2, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4a15      	ldr	r2, [pc, #84]	; (8002e20 <prvAddNewTaskToReadyList+0xd8>)
 8002dca:	441a      	add	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3304      	adds	r3, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	f7ff f871 	bl	8001eba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002dd8:	f001 fa06 	bl	80041e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002ddc:	4b0d      	ldr	r3, [pc, #52]	; (8002e14 <prvAddNewTaskToReadyList+0xcc>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00e      	beq.n	8002e02 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002de4:	4b0a      	ldr	r3, [pc, #40]	; (8002e10 <prvAddNewTaskToReadyList+0xc8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d207      	bcs.n	8002e02 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002df2:	4b0c      	ldr	r3, [pc, #48]	; (8002e24 <prvAddNewTaskToReadyList+0xdc>)
 8002df4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	f3bf 8f4f 	dsb	sy
 8002dfe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000c24 	.word	0x20000c24
 8002e10:	20000750 	.word	0x20000750
 8002e14:	20000c30 	.word	0x20000c30
 8002e18:	20000c40 	.word	0x20000c40
 8002e1c:	20000c2c 	.word	0x20000c2c
 8002e20:	20000754 	.word	0x20000754
 8002e24:	e000ed04 	.word	0xe000ed04

08002e28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d016      	beq.n	8002e68 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002e3a:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <vTaskDelay+0x60>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d009      	beq.n	8002e56 <vTaskDelay+0x2e>
 8002e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e46:	f383 8811 	msr	BASEPRI, r3
 8002e4a:	f3bf 8f6f 	isb	sy
 8002e4e:	f3bf 8f4f 	dsb	sy
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	e7fe      	b.n	8002e54 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002e56:	f000 f87f 	bl	8002f58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f000 fcd7 	bl	8003810 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002e62:	f000 f887 	bl	8002f74 <xTaskResumeAll>
 8002e66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d107      	bne.n	8002e7e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <vTaskDelay+0x64>)
 8002e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f3bf 8f4f 	dsb	sy
 8002e7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002e7e:	bf00      	nop
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	20000c4c 	.word	0x20000c4c
 8002e8c:	e000ed04 	.word	0xe000ed04

08002e90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	; 0x28
 8002e94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002e9e:	463a      	mov	r2, r7
 8002ea0:	1d39      	adds	r1, r7, #4
 8002ea2:	f107 0308 	add.w	r3, r7, #8
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fe ffa6 	bl	8001df8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002eac:	6839      	ldr	r1, [r7, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68ba      	ldr	r2, [r7, #8]
 8002eb2:	9202      	str	r2, [sp, #8]
 8002eb4:	9301      	str	r3, [sp, #4]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	460a      	mov	r2, r1
 8002ebe:	4920      	ldr	r1, [pc, #128]	; (8002f40 <vTaskStartScheduler+0xb0>)
 8002ec0:	4820      	ldr	r0, [pc, #128]	; (8002f44 <vTaskStartScheduler+0xb4>)
 8002ec2:	f7ff fe13 	bl	8002aec <xTaskCreateStatic>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	4b1f      	ldr	r3, [pc, #124]	; (8002f48 <vTaskStartScheduler+0xb8>)
 8002eca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002ecc:	4b1e      	ldr	r3, [pc, #120]	; (8002f48 <vTaskStartScheduler+0xb8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d002      	beq.n	8002eda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	617b      	str	r3, [r7, #20]
 8002ed8:	e001      	b.n	8002ede <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d102      	bne.n	8002eea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002ee4:	f000 fce8 	bl	80038b8 <xTimerCreateTimerTask>
 8002ee8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d115      	bne.n	8002f1c <vTaskStartScheduler+0x8c>
 8002ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002f02:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <vTaskStartScheduler+0xbc>)
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295
 8002f08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002f0a:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <vTaskStartScheduler+0xc0>)
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002f10:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <vTaskStartScheduler+0xc4>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002f16:	f001 f89b 	bl	8004050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002f1a:	e00d      	b.n	8002f38 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d109      	bne.n	8002f38 <vTaskStartScheduler+0xa8>
 8002f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f28:	f383 8811 	msr	BASEPRI, r3
 8002f2c:	f3bf 8f6f 	isb	sy
 8002f30:	f3bf 8f4f 	dsb	sy
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	e7fe      	b.n	8002f36 <vTaskStartScheduler+0xa6>
}
 8002f38:	bf00      	nop
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	080056d8 	.word	0x080056d8
 8002f44:	08003559 	.word	0x08003559
 8002f48:	20000c48 	.word	0x20000c48
 8002f4c:	20000c44 	.word	0x20000c44
 8002f50:	20000c30 	.word	0x20000c30
 8002f54:	20000c28 	.word	0x20000c28

08002f58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <vTaskSuspendAll+0x18>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	3301      	adds	r3, #1
 8002f62:	4a03      	ldr	r2, [pc, #12]	; (8002f70 <vTaskSuspendAll+0x18>)
 8002f64:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002f66:	bf00      	nop
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	20000c4c 	.word	0x20000c4c

08002f74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002f82:	4b41      	ldr	r3, [pc, #260]	; (8003088 <xTaskResumeAll+0x114>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d109      	bne.n	8002f9e <xTaskResumeAll+0x2a>
 8002f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	e7fe      	b.n	8002f9c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002f9e:	f001 f8f5 	bl	800418c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002fa2:	4b39      	ldr	r3, [pc, #228]	; (8003088 <xTaskResumeAll+0x114>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	4a37      	ldr	r2, [pc, #220]	; (8003088 <xTaskResumeAll+0x114>)
 8002faa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002fac:	4b36      	ldr	r3, [pc, #216]	; (8003088 <xTaskResumeAll+0x114>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d162      	bne.n	800307a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002fb4:	4b35      	ldr	r3, [pc, #212]	; (800308c <xTaskResumeAll+0x118>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d05e      	beq.n	800307a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002fbc:	e02f      	b.n	800301e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fbe:	4b34      	ldr	r3, [pc, #208]	; (8003090 <xTaskResumeAll+0x11c>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	3318      	adds	r3, #24
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7fe ffd2 	bl	8001f74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fe ffcd 	bl	8001f74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fde:	4b2d      	ldr	r3, [pc, #180]	; (8003094 <xTaskResumeAll+0x120>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d903      	bls.n	8002fee <xTaskResumeAll+0x7a>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fea:	4a2a      	ldr	r2, [pc, #168]	; (8003094 <xTaskResumeAll+0x120>)
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4a27      	ldr	r2, [pc, #156]	; (8003098 <xTaskResumeAll+0x124>)
 8002ffc:	441a      	add	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	3304      	adds	r3, #4
 8003002:	4619      	mov	r1, r3
 8003004:	4610      	mov	r0, r2
 8003006:	f7fe ff58 	bl	8001eba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800300e:	4b23      	ldr	r3, [pc, #140]	; (800309c <xTaskResumeAll+0x128>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003014:	429a      	cmp	r2, r3
 8003016:	d302      	bcc.n	800301e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003018:	4b21      	ldr	r3, [pc, #132]	; (80030a0 <xTaskResumeAll+0x12c>)
 800301a:	2201      	movs	r2, #1
 800301c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800301e:	4b1c      	ldr	r3, [pc, #112]	; (8003090 <xTaskResumeAll+0x11c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1cb      	bne.n	8002fbe <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800302c:	f000 fb46 	bl	80036bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003030:	4b1c      	ldr	r3, [pc, #112]	; (80030a4 <xTaskResumeAll+0x130>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d010      	beq.n	800305e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800303c:	f000 f846 	bl	80030cc <xTaskIncrementTick>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003046:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <xTaskResumeAll+0x12c>)
 8003048:	2201      	movs	r2, #1
 800304a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1f1      	bne.n	800303c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003058:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <xTaskResumeAll+0x130>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800305e:	4b10      	ldr	r3, [pc, #64]	; (80030a0 <xTaskResumeAll+0x12c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d009      	beq.n	800307a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003066:	2301      	movs	r3, #1
 8003068:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800306a:	4b0f      	ldr	r3, [pc, #60]	; (80030a8 <xTaskResumeAll+0x134>)
 800306c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	f3bf 8f4f 	dsb	sy
 8003076:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800307a:	f001 f8b5 	bl	80041e8 <vPortExitCritical>

	return xAlreadyYielded;
 800307e:	68bb      	ldr	r3, [r7, #8]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	20000c4c 	.word	0x20000c4c
 800308c:	20000c24 	.word	0x20000c24
 8003090:	20000be4 	.word	0x20000be4
 8003094:	20000c2c 	.word	0x20000c2c
 8003098:	20000754 	.word	0x20000754
 800309c:	20000750 	.word	0x20000750
 80030a0:	20000c38 	.word	0x20000c38
 80030a4:	20000c34 	.word	0x20000c34
 80030a8:	e000ed04 	.word	0xe000ed04

080030ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80030b2:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <xTaskGetTickCount+0x1c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80030b8:	687b      	ldr	r3, [r7, #4]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	20000c28 	.word	0x20000c28

080030cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030d6:	4b4e      	ldr	r3, [pc, #312]	; (8003210 <xTaskIncrementTick+0x144>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f040 8088 	bne.w	80031f0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80030e0:	4b4c      	ldr	r3, [pc, #304]	; (8003214 <xTaskIncrementTick+0x148>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	3301      	adds	r3, #1
 80030e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80030e8:	4a4a      	ldr	r2, [pc, #296]	; (8003214 <xTaskIncrementTick+0x148>)
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d11f      	bne.n	8003134 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80030f4:	4b48      	ldr	r3, [pc, #288]	; (8003218 <xTaskIncrementTick+0x14c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d009      	beq.n	8003112 <xTaskIncrementTick+0x46>
 80030fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003102:	f383 8811 	msr	BASEPRI, r3
 8003106:	f3bf 8f6f 	isb	sy
 800310a:	f3bf 8f4f 	dsb	sy
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	e7fe      	b.n	8003110 <xTaskIncrementTick+0x44>
 8003112:	4b41      	ldr	r3, [pc, #260]	; (8003218 <xTaskIncrementTick+0x14c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	4b40      	ldr	r3, [pc, #256]	; (800321c <xTaskIncrementTick+0x150>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a3e      	ldr	r2, [pc, #248]	; (8003218 <xTaskIncrementTick+0x14c>)
 800311e:	6013      	str	r3, [r2, #0]
 8003120:	4a3e      	ldr	r2, [pc, #248]	; (800321c <xTaskIncrementTick+0x150>)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	4b3e      	ldr	r3, [pc, #248]	; (8003220 <xTaskIncrementTick+0x154>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3301      	adds	r3, #1
 800312c:	4a3c      	ldr	r2, [pc, #240]	; (8003220 <xTaskIncrementTick+0x154>)
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	f000 fac4 	bl	80036bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003134:	4b3b      	ldr	r3, [pc, #236]	; (8003224 <xTaskIncrementTick+0x158>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	429a      	cmp	r2, r3
 800313c:	d349      	bcc.n	80031d2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800313e:	4b36      	ldr	r3, [pc, #216]	; (8003218 <xTaskIncrementTick+0x14c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d104      	bne.n	8003152 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003148:	4b36      	ldr	r3, [pc, #216]	; (8003224 <xTaskIncrementTick+0x158>)
 800314a:	f04f 32ff 	mov.w	r2, #4294967295
 800314e:	601a      	str	r2, [r3, #0]
					break;
 8003150:	e03f      	b.n	80031d2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003152:	4b31      	ldr	r3, [pc, #196]	; (8003218 <xTaskIncrementTick+0x14c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	429a      	cmp	r2, r3
 8003168:	d203      	bcs.n	8003172 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800316a:	4a2e      	ldr	r2, [pc, #184]	; (8003224 <xTaskIncrementTick+0x158>)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003170:	e02f      	b.n	80031d2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	3304      	adds	r3, #4
 8003176:	4618      	mov	r0, r3
 8003178:	f7fe fefc 	bl	8001f74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003180:	2b00      	cmp	r3, #0
 8003182:	d004      	beq.n	800318e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	3318      	adds	r3, #24
 8003188:	4618      	mov	r0, r3
 800318a:	f7fe fef3 	bl	8001f74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003192:	4b25      	ldr	r3, [pc, #148]	; (8003228 <xTaskIncrementTick+0x15c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	429a      	cmp	r2, r3
 8003198:	d903      	bls.n	80031a2 <xTaskIncrementTick+0xd6>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	4a22      	ldr	r2, [pc, #136]	; (8003228 <xTaskIncrementTick+0x15c>)
 80031a0:	6013      	str	r3, [r2, #0]
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a6:	4613      	mov	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4a1f      	ldr	r2, [pc, #124]	; (800322c <xTaskIncrementTick+0x160>)
 80031b0:	441a      	add	r2, r3
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	3304      	adds	r3, #4
 80031b6:	4619      	mov	r1, r3
 80031b8:	4610      	mov	r0, r2
 80031ba:	f7fe fe7e 	bl	8001eba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c2:	4b1b      	ldr	r3, [pc, #108]	; (8003230 <xTaskIncrementTick+0x164>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d3b8      	bcc.n	800313e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80031cc:	2301      	movs	r3, #1
 80031ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031d0:	e7b5      	b.n	800313e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80031d2:	4b17      	ldr	r3, [pc, #92]	; (8003230 <xTaskIncrementTick+0x164>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d8:	4914      	ldr	r1, [pc, #80]	; (800322c <xTaskIncrementTick+0x160>)
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d907      	bls.n	80031fa <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80031ea:	2301      	movs	r3, #1
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	e004      	b.n	80031fa <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80031f0:	4b10      	ldr	r3, [pc, #64]	; (8003234 <xTaskIncrementTick+0x168>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	3301      	adds	r3, #1
 80031f6:	4a0f      	ldr	r2, [pc, #60]	; (8003234 <xTaskIncrementTick+0x168>)
 80031f8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <xTaskIncrementTick+0x16c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8003202:	2301      	movs	r3, #1
 8003204:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003206:	697b      	ldr	r3, [r7, #20]
}
 8003208:	4618      	mov	r0, r3
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20000c4c 	.word	0x20000c4c
 8003214:	20000c28 	.word	0x20000c28
 8003218:	20000bdc 	.word	0x20000bdc
 800321c:	20000be0 	.word	0x20000be0
 8003220:	20000c3c 	.word	0x20000c3c
 8003224:	20000c44 	.word	0x20000c44
 8003228:	20000c2c 	.word	0x20000c2c
 800322c:	20000754 	.word	0x20000754
 8003230:	20000750 	.word	0x20000750
 8003234:	20000c34 	.word	0x20000c34
 8003238:	20000c38 	.word	0x20000c38

0800323c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003242:	4b27      	ldr	r3, [pc, #156]	; (80032e0 <vTaskSwitchContext+0xa4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800324a:	4b26      	ldr	r3, [pc, #152]	; (80032e4 <vTaskSwitchContext+0xa8>)
 800324c:	2201      	movs	r2, #1
 800324e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003250:	e040      	b.n	80032d4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003252:	4b24      	ldr	r3, [pc, #144]	; (80032e4 <vTaskSwitchContext+0xa8>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003258:	4b23      	ldr	r3, [pc, #140]	; (80032e8 <vTaskSwitchContext+0xac>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]
 800325e:	e00f      	b.n	8003280 <vTaskSwitchContext+0x44>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d109      	bne.n	800327a <vTaskSwitchContext+0x3e>
 8003266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326a:	f383 8811 	msr	BASEPRI, r3
 800326e:	f3bf 8f6f 	isb	sy
 8003272:	f3bf 8f4f 	dsb	sy
 8003276:	607b      	str	r3, [r7, #4]
 8003278:	e7fe      	b.n	8003278 <vTaskSwitchContext+0x3c>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	3b01      	subs	r3, #1
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	491a      	ldr	r1, [pc, #104]	; (80032ec <vTaskSwitchContext+0xb0>)
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4613      	mov	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0e5      	beq.n	8003260 <vTaskSwitchContext+0x24>
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4a13      	ldr	r2, [pc, #76]	; (80032ec <vTaskSwitchContext+0xb0>)
 80032a0:	4413      	add	r3, r2
 80032a2:	60bb      	str	r3, [r7, #8]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	605a      	str	r2, [r3, #4]
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	3308      	adds	r3, #8
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d104      	bne.n	80032c4 <vTaskSwitchContext+0x88>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	605a      	str	r2, [r3, #4]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	4a09      	ldr	r2, [pc, #36]	; (80032f0 <vTaskSwitchContext+0xb4>)
 80032cc:	6013      	str	r3, [r2, #0]
 80032ce:	4a06      	ldr	r2, [pc, #24]	; (80032e8 <vTaskSwitchContext+0xac>)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6013      	str	r3, [r2, #0]
}
 80032d4:	bf00      	nop
 80032d6:	3714      	adds	r7, #20
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	20000c4c 	.word	0x20000c4c
 80032e4:	20000c38 	.word	0x20000c38
 80032e8:	20000c2c 	.word	0x20000c2c
 80032ec:	20000754 	.word	0x20000754
 80032f0:	20000750 	.word	0x20000750

080032f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d109      	bne.n	8003318 <vTaskPlaceOnEventList+0x24>
 8003304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003308:	f383 8811 	msr	BASEPRI, r3
 800330c:	f3bf 8f6f 	isb	sy
 8003310:	f3bf 8f4f 	dsb	sy
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	e7fe      	b.n	8003316 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003318:	4b07      	ldr	r3, [pc, #28]	; (8003338 <vTaskPlaceOnEventList+0x44>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3318      	adds	r3, #24
 800331e:	4619      	mov	r1, r3
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7fe fdee 	bl	8001f02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003326:	2101      	movs	r1, #1
 8003328:	6838      	ldr	r0, [r7, #0]
 800332a:	f000 fa71 	bl	8003810 <prvAddCurrentTaskToDelayedList>
}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000750 	.word	0x20000750

0800333c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d109      	bne.n	8003362 <vTaskPlaceOnEventListRestricted+0x26>
 800334e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003352:	f383 8811 	msr	BASEPRI, r3
 8003356:	f3bf 8f6f 	isb	sy
 800335a:	f3bf 8f4f 	dsb	sy
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	e7fe      	b.n	8003360 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <vTaskPlaceOnEventListRestricted+0x50>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3318      	adds	r3, #24
 8003368:	4619      	mov	r1, r3
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f7fe fda5 	bl	8001eba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d002      	beq.n	800337c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003376:	f04f 33ff 	mov.w	r3, #4294967295
 800337a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	68b8      	ldr	r0, [r7, #8]
 8003380:	f000 fa46 	bl	8003810 <prvAddCurrentTaskToDelayedList>
	}
 8003384:	bf00      	nop
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000750 	.word	0x20000750

08003390 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d109      	bne.n	80033ba <xTaskRemoveFromEventList+0x2a>
 80033a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033aa:	f383 8811 	msr	BASEPRI, r3
 80033ae:	f3bf 8f6f 	isb	sy
 80033b2:	f3bf 8f4f 	dsb	sy
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	e7fe      	b.n	80033b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	3318      	adds	r3, #24
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fe fdd8 	bl	8001f74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033c4:	4b1d      	ldr	r3, [pc, #116]	; (800343c <xTaskRemoveFromEventList+0xac>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d11d      	bne.n	8003408 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	3304      	adds	r3, #4
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fe fdcf 	bl	8001f74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033da:	4b19      	ldr	r3, [pc, #100]	; (8003440 <xTaskRemoveFromEventList+0xb0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d903      	bls.n	80033ea <xTaskRemoveFromEventList+0x5a>
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e6:	4a16      	ldr	r2, [pc, #88]	; (8003440 <xTaskRemoveFromEventList+0xb0>)
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4a13      	ldr	r2, [pc, #76]	; (8003444 <xTaskRemoveFromEventList+0xb4>)
 80033f8:	441a      	add	r2, r3
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	3304      	adds	r3, #4
 80033fe:	4619      	mov	r1, r3
 8003400:	4610      	mov	r0, r2
 8003402:	f7fe fd5a 	bl	8001eba <vListInsertEnd>
 8003406:	e005      	b.n	8003414 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	3318      	adds	r3, #24
 800340c:	4619      	mov	r1, r3
 800340e:	480e      	ldr	r0, [pc, #56]	; (8003448 <xTaskRemoveFromEventList+0xb8>)
 8003410:	f7fe fd53 	bl	8001eba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <xTaskRemoveFromEventList+0xbc>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	429a      	cmp	r2, r3
 8003420:	d905      	bls.n	800342e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003422:	2301      	movs	r3, #1
 8003424:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003426:	4b0a      	ldr	r3, [pc, #40]	; (8003450 <xTaskRemoveFromEventList+0xc0>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	e001      	b.n	8003432 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800342e:	2300      	movs	r3, #0
 8003430:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003432:	697b      	ldr	r3, [r7, #20]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000c4c 	.word	0x20000c4c
 8003440:	20000c2c 	.word	0x20000c2c
 8003444:	20000754 	.word	0x20000754
 8003448:	20000be4 	.word	0x20000be4
 800344c:	20000750 	.word	0x20000750
 8003450:	20000c38 	.word	0x20000c38

08003454 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <vTaskInternalSetTimeOutState+0x24>)
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003464:	4b05      	ldr	r3, [pc, #20]	; (800347c <vTaskInternalSetTimeOutState+0x28>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	605a      	str	r2, [r3, #4]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	20000c3c 	.word	0x20000c3c
 800347c:	20000c28 	.word	0x20000c28

08003480 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d109      	bne.n	80034a4 <xTaskCheckForTimeOut+0x24>
 8003490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	613b      	str	r3, [r7, #16]
 80034a2:	e7fe      	b.n	80034a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <xTaskCheckForTimeOut+0x3e>
 80034aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	e7fe      	b.n	80034bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80034be:	f000 fe65 	bl	800418c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80034c2:	4b1d      	ldr	r3, [pc, #116]	; (8003538 <xTaskCheckForTimeOut+0xb8>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034da:	d102      	bne.n	80034e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80034dc:	2300      	movs	r3, #0
 80034de:	61fb      	str	r3, [r7, #28]
 80034e0:	e023      	b.n	800352a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	4b15      	ldr	r3, [pc, #84]	; (800353c <xTaskCheckForTimeOut+0xbc>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d007      	beq.n	80034fe <xTaskCheckForTimeOut+0x7e>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d302      	bcc.n	80034fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80034f8:	2301      	movs	r3, #1
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	e015      	b.n	800352a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	429a      	cmp	r2, r3
 8003506:	d20b      	bcs.n	8003520 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	1ad2      	subs	r2, r2, r3
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7ff ff9d 	bl	8003454 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800351a:	2300      	movs	r3, #0
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	e004      	b.n	800352a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003526:	2301      	movs	r3, #1
 8003528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800352a:	f000 fe5d 	bl	80041e8 <vPortExitCritical>

	return xReturn;
 800352e:	69fb      	ldr	r3, [r7, #28]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3720      	adds	r7, #32
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20000c28 	.word	0x20000c28
 800353c:	20000c3c 	.word	0x20000c3c

08003540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <vTaskMissedYield+0x14>)
 8003546:	2201      	movs	r2, #1
 8003548:	601a      	str	r2, [r3, #0]
}
 800354a:	bf00      	nop
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	20000c38 	.word	0x20000c38

08003558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003560:	f000 f852 	bl	8003608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003564:	4b06      	ldr	r3, [pc, #24]	; (8003580 <prvIdleTask+0x28>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d9f9      	bls.n	8003560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800356c:	4b05      	ldr	r3, [pc, #20]	; (8003584 <prvIdleTask+0x2c>)
 800356e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	f3bf 8f4f 	dsb	sy
 8003578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800357c:	e7f0      	b.n	8003560 <prvIdleTask+0x8>
 800357e:	bf00      	nop
 8003580:	20000754 	.word	0x20000754
 8003584:	e000ed04 	.word	0xe000ed04

08003588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800358e:	2300      	movs	r3, #0
 8003590:	607b      	str	r3, [r7, #4]
 8003592:	e00c      	b.n	80035ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4a12      	ldr	r2, [pc, #72]	; (80035e8 <prvInitialiseTaskLists+0x60>)
 80035a0:	4413      	add	r3, r2
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fe fc5c 	bl	8001e60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3301      	adds	r3, #1
 80035ac:	607b      	str	r3, [r7, #4]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b37      	cmp	r3, #55	; 0x37
 80035b2:	d9ef      	bls.n	8003594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80035b4:	480d      	ldr	r0, [pc, #52]	; (80035ec <prvInitialiseTaskLists+0x64>)
 80035b6:	f7fe fc53 	bl	8001e60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80035ba:	480d      	ldr	r0, [pc, #52]	; (80035f0 <prvInitialiseTaskLists+0x68>)
 80035bc:	f7fe fc50 	bl	8001e60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80035c0:	480c      	ldr	r0, [pc, #48]	; (80035f4 <prvInitialiseTaskLists+0x6c>)
 80035c2:	f7fe fc4d 	bl	8001e60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80035c6:	480c      	ldr	r0, [pc, #48]	; (80035f8 <prvInitialiseTaskLists+0x70>)
 80035c8:	f7fe fc4a 	bl	8001e60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80035cc:	480b      	ldr	r0, [pc, #44]	; (80035fc <prvInitialiseTaskLists+0x74>)
 80035ce:	f7fe fc47 	bl	8001e60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80035d2:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <prvInitialiseTaskLists+0x78>)
 80035d4:	4a05      	ldr	r2, [pc, #20]	; (80035ec <prvInitialiseTaskLists+0x64>)
 80035d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80035d8:	4b0a      	ldr	r3, [pc, #40]	; (8003604 <prvInitialiseTaskLists+0x7c>)
 80035da:	4a05      	ldr	r2, [pc, #20]	; (80035f0 <prvInitialiseTaskLists+0x68>)
 80035dc:	601a      	str	r2, [r3, #0]
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000754 	.word	0x20000754
 80035ec:	20000bb4 	.word	0x20000bb4
 80035f0:	20000bc8 	.word	0x20000bc8
 80035f4:	20000be4 	.word	0x20000be4
 80035f8:	20000bf8 	.word	0x20000bf8
 80035fc:	20000c10 	.word	0x20000c10
 8003600:	20000bdc 	.word	0x20000bdc
 8003604:	20000be0 	.word	0x20000be0

08003608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800360e:	e019      	b.n	8003644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003610:	f000 fdbc 	bl	800418c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003614:	4b0f      	ldr	r3, [pc, #60]	; (8003654 <prvCheckTasksWaitingTermination+0x4c>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3304      	adds	r3, #4
 8003620:	4618      	mov	r0, r3
 8003622:	f7fe fca7 	bl	8001f74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003626:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <prvCheckTasksWaitingTermination+0x50>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	3b01      	subs	r3, #1
 800362c:	4a0a      	ldr	r2, [pc, #40]	; (8003658 <prvCheckTasksWaitingTermination+0x50>)
 800362e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003630:	4b0a      	ldr	r3, [pc, #40]	; (800365c <prvCheckTasksWaitingTermination+0x54>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	3b01      	subs	r3, #1
 8003636:	4a09      	ldr	r2, [pc, #36]	; (800365c <prvCheckTasksWaitingTermination+0x54>)
 8003638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800363a:	f000 fdd5 	bl	80041e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f80e 	bl	8003660 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <prvCheckTasksWaitingTermination+0x54>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1e1      	bne.n	8003610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800364c:	bf00      	nop
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20000bf8 	.word	0x20000bf8
 8003658:	20000c24 	.word	0x20000c24
 800365c:	20000c0c 	.word	0x20000c0c

08003660 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800366e:	2b00      	cmp	r3, #0
 8003670:	d108      	bne.n	8003684 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	4618      	mov	r0, r3
 8003678:	f000 ff64 	bl	8004544 <vPortFree>
				vPortFree( pxTCB );
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 ff61 	bl	8004544 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003682:	e017      	b.n	80036b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800368a:	2b01      	cmp	r3, #1
 800368c:	d103      	bne.n	8003696 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 ff58 	bl	8004544 <vPortFree>
	}
 8003694:	e00e      	b.n	80036b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800369c:	2b02      	cmp	r3, #2
 800369e:	d009      	beq.n	80036b4 <prvDeleteTCB+0x54>
 80036a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a4:	f383 8811 	msr	BASEPRI, r3
 80036a8:	f3bf 8f6f 	isb	sy
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	e7fe      	b.n	80036b2 <prvDeleteTCB+0x52>
	}
 80036b4:	bf00      	nop
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036c2:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <prvResetNextTaskUnblockTime+0x38>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d104      	bne.n	80036d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80036cc:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <prvResetNextTaskUnblockTime+0x3c>)
 80036ce:	f04f 32ff 	mov.w	r2, #4294967295
 80036d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80036d4:	e008      	b.n	80036e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036d6:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <prvResetNextTaskUnblockTime+0x38>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	4a04      	ldr	r2, [pc, #16]	; (80036f8 <prvResetNextTaskUnblockTime+0x3c>)
 80036e6:	6013      	str	r3, [r2, #0]
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	20000bdc 	.word	0x20000bdc
 80036f8:	20000c44 	.word	0x20000c44

080036fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <xTaskGetSchedulerState+0x34>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800370a:	2301      	movs	r3, #1
 800370c:	607b      	str	r3, [r7, #4]
 800370e:	e008      	b.n	8003722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003710:	4b08      	ldr	r3, [pc, #32]	; (8003734 <xTaskGetSchedulerState+0x38>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d102      	bne.n	800371e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003718:	2302      	movs	r3, #2
 800371a:	607b      	str	r3, [r7, #4]
 800371c:	e001      	b.n	8003722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800371e:	2300      	movs	r3, #0
 8003720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003722:	687b      	ldr	r3, [r7, #4]
	}
 8003724:	4618      	mov	r0, r3
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	20000c30 	.word	0x20000c30
 8003734:	20000c4c 	.word	0x20000c4c

08003738 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003744:	2300      	movs	r3, #0
 8003746:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d054      	beq.n	80037f8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800374e:	4b2d      	ldr	r3, [pc, #180]	; (8003804 <xTaskPriorityDisinherit+0xcc>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	429a      	cmp	r2, r3
 8003756:	d009      	beq.n	800376c <xTaskPriorityDisinherit+0x34>
 8003758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800375c:	f383 8811 	msr	BASEPRI, r3
 8003760:	f3bf 8f6f 	isb	sy
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	e7fe      	b.n	800376a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <xTaskPriorityDisinherit+0x50>
 8003774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003778:	f383 8811 	msr	BASEPRI, r3
 800377c:	f3bf 8f6f 	isb	sy
 8003780:	f3bf 8f4f 	dsb	sy
 8003784:	60bb      	str	r3, [r7, #8]
 8003786:	e7fe      	b.n	8003786 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800378c:	1e5a      	subs	r2, r3, #1
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800379a:	429a      	cmp	r2, r3
 800379c:	d02c      	beq.n	80037f8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d128      	bne.n	80037f8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	3304      	adds	r3, #4
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fe fbe2 	bl	8001f74 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c8:	4b0f      	ldr	r3, [pc, #60]	; (8003808 <xTaskPriorityDisinherit+0xd0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d903      	bls.n	80037d8 <xTaskPriorityDisinherit+0xa0>
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d4:	4a0c      	ldr	r2, [pc, #48]	; (8003808 <xTaskPriorityDisinherit+0xd0>)
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037dc:	4613      	mov	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4a09      	ldr	r2, [pc, #36]	; (800380c <xTaskPriorityDisinherit+0xd4>)
 80037e6:	441a      	add	r2, r3
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	3304      	adds	r3, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f7fe fb63 	bl	8001eba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80037f4:	2301      	movs	r3, #1
 80037f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80037f8:	697b      	ldr	r3, [r7, #20]
	}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000750 	.word	0x20000750
 8003808:	20000c2c 	.word	0x20000c2c
 800380c:	20000754 	.word	0x20000754

08003810 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800381a:	4b21      	ldr	r3, [pc, #132]	; (80038a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003820:	4b20      	ldr	r3, [pc, #128]	; (80038a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	3304      	adds	r3, #4
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe fba4 	bl	8001f74 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003832:	d10a      	bne.n	800384a <prvAddCurrentTaskToDelayedList+0x3a>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d007      	beq.n	800384a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800383a:	4b1a      	ldr	r3, [pc, #104]	; (80038a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	3304      	adds	r3, #4
 8003840:	4619      	mov	r1, r3
 8003842:	4819      	ldr	r0, [pc, #100]	; (80038a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003844:	f7fe fb39 	bl	8001eba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003848:	e026      	b.n	8003898 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4413      	add	r3, r2
 8003850:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003852:	4b14      	ldr	r3, [pc, #80]	; (80038a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	429a      	cmp	r2, r3
 8003860:	d209      	bcs.n	8003876 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003862:	4b12      	ldr	r3, [pc, #72]	; (80038ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	4b0f      	ldr	r3, [pc, #60]	; (80038a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	3304      	adds	r3, #4
 800386c:	4619      	mov	r1, r3
 800386e:	4610      	mov	r0, r2
 8003870:	f7fe fb47 	bl	8001f02 <vListInsert>
}
 8003874:	e010      	b.n	8003898 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003876:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	3304      	adds	r3, #4
 8003880:	4619      	mov	r1, r3
 8003882:	4610      	mov	r0, r2
 8003884:	f7fe fb3d 	bl	8001f02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003888:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	429a      	cmp	r2, r3
 8003890:	d202      	bcs.n	8003898 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003892:	4a08      	ldr	r2, [pc, #32]	; (80038b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	6013      	str	r3, [r2, #0]
}
 8003898:	bf00      	nop
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000c28 	.word	0x20000c28
 80038a4:	20000750 	.word	0x20000750
 80038a8:	20000c10 	.word	0x20000c10
 80038ac:	20000be0 	.word	0x20000be0
 80038b0:	20000bdc 	.word	0x20000bdc
 80038b4:	20000c44 	.word	0x20000c44

080038b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08a      	sub	sp, #40	; 0x28
 80038bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80038c2:	f000 faff 	bl	8003ec4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80038c6:	4b1c      	ldr	r3, [pc, #112]	; (8003938 <xTimerCreateTimerTask+0x80>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d021      	beq.n	8003912 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80038d6:	1d3a      	adds	r2, r7, #4
 80038d8:	f107 0108 	add.w	r1, r7, #8
 80038dc:	f107 030c 	add.w	r3, r7, #12
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fe faa3 	bl	8001e2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	9202      	str	r2, [sp, #8]
 80038ee:	9301      	str	r3, [sp, #4]
 80038f0:	2302      	movs	r3, #2
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	2300      	movs	r3, #0
 80038f6:	460a      	mov	r2, r1
 80038f8:	4910      	ldr	r1, [pc, #64]	; (800393c <xTimerCreateTimerTask+0x84>)
 80038fa:	4811      	ldr	r0, [pc, #68]	; (8003940 <xTimerCreateTimerTask+0x88>)
 80038fc:	f7ff f8f6 	bl	8002aec <xTaskCreateStatic>
 8003900:	4602      	mov	r2, r0
 8003902:	4b10      	ldr	r3, [pc, #64]	; (8003944 <xTimerCreateTimerTask+0x8c>)
 8003904:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003906:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <xTimerCreateTimerTask+0x8c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800390e:	2301      	movs	r3, #1
 8003910:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <xTimerCreateTimerTask+0x74>
 8003918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	e7fe      	b.n	800392a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800392c:	697b      	ldr	r3, [r7, #20]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000c80 	.word	0x20000c80
 800393c:	080056e0 	.word	0x080056e0
 8003940:	08003a79 	.word	0x08003a79
 8003944:	20000c84 	.word	0x20000c84

08003948 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b08a      	sub	sp, #40	; 0x28
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003956:	2300      	movs	r3, #0
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <xTimerGenericCommand+0x2c>
 8003960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003964:	f383 8811 	msr	BASEPRI, r3
 8003968:	f3bf 8f6f 	isb	sy
 800396c:	f3bf 8f4f 	dsb	sy
 8003970:	623b      	str	r3, [r7, #32]
 8003972:	e7fe      	b.n	8003972 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003974:	4b19      	ldr	r3, [pc, #100]	; (80039dc <xTimerGenericCommand+0x94>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d02a      	beq.n	80039d2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b05      	cmp	r3, #5
 800398c:	dc18      	bgt.n	80039c0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800398e:	f7ff feb5 	bl	80036fc <xTaskGetSchedulerState>
 8003992:	4603      	mov	r3, r0
 8003994:	2b02      	cmp	r3, #2
 8003996:	d109      	bne.n	80039ac <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003998:	4b10      	ldr	r3, [pc, #64]	; (80039dc <xTimerGenericCommand+0x94>)
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	f107 0110 	add.w	r1, r7, #16
 80039a0:	2300      	movs	r3, #0
 80039a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039a4:	f7fe fc4e 	bl	8002244 <xQueueGenericSend>
 80039a8:	6278      	str	r0, [r7, #36]	; 0x24
 80039aa:	e012      	b.n	80039d2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80039ac:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <xTimerGenericCommand+0x94>)
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	f107 0110 	add.w	r1, r7, #16
 80039b4:	2300      	movs	r3, #0
 80039b6:	2200      	movs	r2, #0
 80039b8:	f7fe fc44 	bl	8002244 <xQueueGenericSend>
 80039bc:	6278      	str	r0, [r7, #36]	; 0x24
 80039be:	e008      	b.n	80039d2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80039c0:	4b06      	ldr	r3, [pc, #24]	; (80039dc <xTimerGenericCommand+0x94>)
 80039c2:	6818      	ldr	r0, [r3, #0]
 80039c4:	f107 0110 	add.w	r1, r7, #16
 80039c8:	2300      	movs	r3, #0
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	f7fe fd34 	bl	8002438 <xQueueGenericSendFromISR>
 80039d0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3728      	adds	r7, #40	; 0x28
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20000c80 	.word	0x20000c80

080039e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039ea:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <prvProcessExpiredTimer+0x94>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	3304      	adds	r3, #4
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe fabb 	bl	8001f74 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d021      	beq.n	8003a50 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	699a      	ldr	r2, [r3, #24]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	18d1      	adds	r1, r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	6978      	ldr	r0, [r7, #20]
 8003a1a:	f000 f8d1 	bl	8003bc0 <prvInsertTimerInActiveList>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d01e      	beq.n	8003a62 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a24:	2300      	movs	r3, #0
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	6978      	ldr	r0, [r7, #20]
 8003a30:	f7ff ff8a 	bl	8003948 <xTimerGenericCommand>
 8003a34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d112      	bne.n	8003a62 <prvProcessExpiredTimer+0x82>
 8003a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a40:	f383 8811 	msr	BASEPRI, r3
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	e7fe      	b.n	8003a4e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	6978      	ldr	r0, [r7, #20]
 8003a68:	4798      	blx	r3
}
 8003a6a:	bf00      	nop
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000c78 	.word	0x20000c78

08003a78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a80:	f107 0308 	add.w	r3, r7, #8
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 f857 	bl	8003b38 <prvGetNextExpireTime>
 8003a8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	4619      	mov	r1, r3
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 f803 	bl	8003a9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003a96:	f000 f8d5 	bl	8003c44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a9a:	e7f1      	b.n	8003a80 <prvTimerTask+0x8>

08003a9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003aa6:	f7ff fa57 	bl	8002f58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003aaa:	f107 0308 	add.w	r3, r7, #8
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 f866 	bl	8003b80 <prvSampleTimeNow>
 8003ab4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d130      	bne.n	8003b1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10a      	bne.n	8003ad8 <prvProcessTimerOrBlockTask+0x3c>
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d806      	bhi.n	8003ad8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003aca:	f7ff fa53 	bl	8002f74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003ace:	68f9      	ldr	r1, [r7, #12]
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7ff ff85 	bl	80039e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003ad6:	e024      	b.n	8003b22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d008      	beq.n	8003af0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ade:	4b13      	ldr	r3, [pc, #76]	; (8003b2c <prvProcessTimerOrBlockTask+0x90>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <prvProcessTimerOrBlockTask+0x50>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e000      	b.n	8003aee <prvProcessTimerOrBlockTask+0x52>
 8003aec:	2300      	movs	r3, #0
 8003aee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003af0:	4b0f      	ldr	r3, [pc, #60]	; (8003b30 <prvProcessTimerOrBlockTask+0x94>)
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	4619      	mov	r1, r3
 8003afe:	f7fe ffc1 	bl	8002a84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003b02:	f7ff fa37 	bl	8002f74 <xTaskResumeAll>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10a      	bne.n	8003b22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003b0c:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <prvProcessTimerOrBlockTask+0x98>)
 8003b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	f3bf 8f6f 	isb	sy
}
 8003b1c:	e001      	b.n	8003b22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003b1e:	f7ff fa29 	bl	8002f74 <xTaskResumeAll>
}
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000c7c 	.word	0x20000c7c
 8003b30:	20000c80 	.word	0x20000c80
 8003b34:	e000ed04 	.word	0xe000ed04

08003b38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003b40:	4b0e      	ldr	r3, [pc, #56]	; (8003b7c <prvGetNextExpireTime+0x44>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <prvGetNextExpireTime+0x16>
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	e000      	b.n	8003b50 <prvGetNextExpireTime+0x18>
 8003b4e:	2200      	movs	r2, #0
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d105      	bne.n	8003b68 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b5c:	4b07      	ldr	r3, [pc, #28]	; (8003b7c <prvGetNextExpireTime+0x44>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	e001      	b.n	8003b6c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	20000c78 	.word	0x20000c78

08003b80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003b88:	f7ff fa90 	bl	80030ac <xTaskGetTickCount>
 8003b8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003b8e:	4b0b      	ldr	r3, [pc, #44]	; (8003bbc <prvSampleTimeNow+0x3c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d205      	bcs.n	8003ba4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003b98:	f000 f930 	bl	8003dfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	e002      	b.n	8003baa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003baa:	4a04      	ldr	r2, [pc, #16]	; (8003bbc <prvSampleTimeNow+0x3c>)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000c88 	.word	0x20000c88

08003bc0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d812      	bhi.n	8003c0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	1ad2      	subs	r2, r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d302      	bcc.n	8003bfa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	e01b      	b.n	8003c32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003bfa:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <prvInsertTimerInActiveList+0x7c>)
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4619      	mov	r1, r3
 8003c04:	4610      	mov	r0, r2
 8003c06:	f7fe f97c 	bl	8001f02 <vListInsert>
 8003c0a:	e012      	b.n	8003c32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d206      	bcs.n	8003c22 <prvInsertTimerInActiveList+0x62>
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d302      	bcc.n	8003c22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	e007      	b.n	8003c32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c22:	4b07      	ldr	r3, [pc, #28]	; (8003c40 <prvInsertTimerInActiveList+0x80>)
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3304      	adds	r3, #4
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	f7fe f968 	bl	8001f02 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003c32:	697b      	ldr	r3, [r7, #20]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	20000c7c 	.word	0x20000c7c
 8003c40:	20000c78 	.word	0x20000c78

08003c44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08e      	sub	sp, #56	; 0x38
 8003c48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c4a:	e0c6      	b.n	8003dda <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	da17      	bge.n	8003c82 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003c52:	1d3b      	adds	r3, r7, #4
 8003c54:	3304      	adds	r3, #4
 8003c56:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <prvProcessReceivedCommands+0x2e>
 8003c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c62:	f383 8811 	msr	BASEPRI, r3
 8003c66:	f3bf 8f6f 	isb	sy
 8003c6a:	f3bf 8f4f 	dsb	sy
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	e7fe      	b.n	8003c70 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c78:	6850      	ldr	r0, [r2, #4]
 8003c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c7c:	6892      	ldr	r2, [r2, #8]
 8003c7e:	4611      	mov	r1, r2
 8003c80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f2c0 80a7 	blt.w	8003dd8 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d004      	beq.n	8003ca0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c98:	3304      	adds	r3, #4
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe f96a 	bl	8001f74 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ca0:	463b      	mov	r3, r7
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff ff6c 	bl	8003b80 <prvSampleTimeNow>
 8003ca8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b09      	cmp	r3, #9
 8003cae:	f200 8094 	bhi.w	8003dda <prvProcessReceivedCommands+0x196>
 8003cb2:	a201      	add	r2, pc, #4	; (adr r2, 8003cb8 <prvProcessReceivedCommands+0x74>)
 8003cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb8:	08003ce1 	.word	0x08003ce1
 8003cbc:	08003ce1 	.word	0x08003ce1
 8003cc0:	08003ce1 	.word	0x08003ce1
 8003cc4:	08003d53 	.word	0x08003d53
 8003cc8:	08003d67 	.word	0x08003d67
 8003ccc:	08003daf 	.word	0x08003daf
 8003cd0:	08003ce1 	.word	0x08003ce1
 8003cd4:	08003ce1 	.word	0x08003ce1
 8003cd8:	08003d53 	.word	0x08003d53
 8003cdc:	08003d67 	.word	0x08003d67
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ce6:	f043 0301 	orr.w	r3, r3, #1
 8003cea:	b2da      	uxtb	r2, r3
 8003cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	18d1      	adds	r1, r2, r3
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d00:	f7ff ff5e 	bl	8003bc0 <prvInsertTimerInActiveList>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d067      	beq.n	8003dda <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d05c      	beq.n	8003dda <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	441a      	add	r2, r3
 8003d28:	2300      	movs	r3, #0
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	2100      	movs	r1, #0
 8003d30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d32:	f7ff fe09 	bl	8003948 <xTimerGenericCommand>
 8003d36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003d38:	6a3b      	ldr	r3, [r7, #32]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d14d      	bne.n	8003dda <prvProcessReceivedCommands+0x196>
 8003d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	61bb      	str	r3, [r7, #24]
 8003d50:	e7fe      	b.n	8003d50 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d58:	f023 0301 	bic.w	r3, r3, #1
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d60:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003d64:	e039      	b.n	8003dda <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d6c:	f043 0301 	orr.w	r3, r3, #1
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003d78:	68ba      	ldr	r2, [r7, #8]
 8003d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <prvProcessReceivedCommands+0x156>
 8003d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d8a:	f383 8811 	msr	BASEPRI, r3
 8003d8e:	f3bf 8f6f 	isb	sy
 8003d92:	f3bf 8f4f 	dsb	sy
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e7fe      	b.n	8003d98 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	18d1      	adds	r1, r2, r3
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003da8:	f7ff ff0a 	bl	8003bc0 <prvInsertTimerInActiveList>
					break;
 8003dac:	e015      	b.n	8003dda <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d103      	bne.n	8003dc4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8003dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dbe:	f000 fbc1 	bl	8004544 <vPortFree>
 8003dc2:	e00a      	b.n	8003dda <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dca:	f023 0301 	bic.w	r3, r3, #1
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003dd6:	e000      	b.n	8003dda <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003dd8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003dda:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <prvProcessReceivedCommands+0x1b4>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	1d39      	adds	r1, r7, #4
 8003de0:	2200      	movs	r2, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fe fbbc 	bl	8002560 <xQueueReceive>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f47f af2e 	bne.w	8003c4c <prvProcessReceivedCommands+0x8>
	}
}
 8003df0:	bf00      	nop
 8003df2:	3730      	adds	r7, #48	; 0x30
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	20000c80 	.word	0x20000c80

08003dfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b088      	sub	sp, #32
 8003e00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e02:	e047      	b.n	8003e94 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e04:	4b2d      	ldr	r3, [pc, #180]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e0e:	4b2b      	ldr	r3, [pc, #172]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	3304      	adds	r3, #4
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fe f8a9 	bl	8001f74 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d02d      	beq.n	8003e94 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4413      	add	r3, r2
 8003e40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d90e      	bls.n	8003e68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e56:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4610      	mov	r0, r2
 8003e62:	f7fe f84e 	bl	8001f02 <vListInsert>
 8003e66:	e015      	b.n	8003e94 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	2100      	movs	r1, #0
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7ff fd68 	bl	8003948 <xTimerGenericCommand>
 8003e78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d109      	bne.n	8003e94 <prvSwitchTimerLists+0x98>
 8003e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e84:	f383 8811 	msr	BASEPRI, r3
 8003e88:	f3bf 8f6f 	isb	sy
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	603b      	str	r3, [r7, #0]
 8003e92:	e7fe      	b.n	8003e92 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e94:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1b2      	bne.n	8003e04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003e9e:	4b07      	ldr	r3, [pc, #28]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003ea4:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <prvSwitchTimerLists+0xc4>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a04      	ldr	r2, [pc, #16]	; (8003ebc <prvSwitchTimerLists+0xc0>)
 8003eaa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003eac:	4a04      	ldr	r2, [pc, #16]	; (8003ec0 <prvSwitchTimerLists+0xc4>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	6013      	str	r3, [r2, #0]
}
 8003eb2:	bf00      	nop
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000c78 	.word	0x20000c78
 8003ec0:	20000c7c 	.word	0x20000c7c

08003ec4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003eca:	f000 f95f 	bl	800418c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003ece:	4b15      	ldr	r3, [pc, #84]	; (8003f24 <prvCheckForValidListAndQueue+0x60>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d120      	bne.n	8003f18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003ed6:	4814      	ldr	r0, [pc, #80]	; (8003f28 <prvCheckForValidListAndQueue+0x64>)
 8003ed8:	f7fd ffc2 	bl	8001e60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003edc:	4813      	ldr	r0, [pc, #76]	; (8003f2c <prvCheckForValidListAndQueue+0x68>)
 8003ede:	f7fd ffbf 	bl	8001e60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003ee2:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <prvCheckForValidListAndQueue+0x6c>)
 8003ee4:	4a10      	ldr	r2, [pc, #64]	; (8003f28 <prvCheckForValidListAndQueue+0x64>)
 8003ee6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003ee8:	4b12      	ldr	r3, [pc, #72]	; (8003f34 <prvCheckForValidListAndQueue+0x70>)
 8003eea:	4a10      	ldr	r2, [pc, #64]	; (8003f2c <prvCheckForValidListAndQueue+0x68>)
 8003eec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003eee:	2300      	movs	r3, #0
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	4b11      	ldr	r3, [pc, #68]	; (8003f38 <prvCheckForValidListAndQueue+0x74>)
 8003ef4:	4a11      	ldr	r2, [pc, #68]	; (8003f3c <prvCheckForValidListAndQueue+0x78>)
 8003ef6:	2110      	movs	r1, #16
 8003ef8:	200a      	movs	r0, #10
 8003efa:	f7fe f8cd 	bl	8002098 <xQueueGenericCreateStatic>
 8003efe:	4602      	mov	r2, r0
 8003f00:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <prvCheckForValidListAndQueue+0x60>)
 8003f02:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003f04:	4b07      	ldr	r3, [pc, #28]	; (8003f24 <prvCheckForValidListAndQueue+0x60>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003f0c:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <prvCheckForValidListAndQueue+0x60>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	490b      	ldr	r1, [pc, #44]	; (8003f40 <prvCheckForValidListAndQueue+0x7c>)
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fe fd8e 	bl	8002a34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f18:	f000 f966 	bl	80041e8 <vPortExitCritical>
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	20000c80 	.word	0x20000c80
 8003f28:	20000c50 	.word	0x20000c50
 8003f2c:	20000c64 	.word	0x20000c64
 8003f30:	20000c78 	.word	0x20000c78
 8003f34:	20000c7c 	.word	0x20000c7c
 8003f38:	20000d2c 	.word	0x20000d2c
 8003f3c:	20000c8c 	.word	0x20000c8c
 8003f40:	080056e8 	.word	0x080056e8

08003f44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3b04      	subs	r3, #4
 8003f54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	3b04      	subs	r3, #4
 8003f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f023 0201 	bic.w	r2, r3, #1
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	3b04      	subs	r3, #4
 8003f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f74:	4a0c      	ldr	r2, [pc, #48]	; (8003fa8 <pxPortInitialiseStack+0x64>)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	3b14      	subs	r3, #20
 8003f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	3b04      	subs	r3, #4
 8003f8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f06f 0202 	mvn.w	r2, #2
 8003f92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	3b20      	subs	r3, #32
 8003f98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	08003fad 	.word	0x08003fad

08003fac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003fb6:	4b11      	ldr	r3, [pc, #68]	; (8003ffc <prvTaskExitError+0x50>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbe:	d009      	beq.n	8003fd4 <prvTaskExitError+0x28>
 8003fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc4:	f383 8811 	msr	BASEPRI, r3
 8003fc8:	f3bf 8f6f 	isb	sy
 8003fcc:	f3bf 8f4f 	dsb	sy
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	e7fe      	b.n	8003fd2 <prvTaskExitError+0x26>
 8003fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd8:	f383 8811 	msr	BASEPRI, r3
 8003fdc:	f3bf 8f6f 	isb	sy
 8003fe0:	f3bf 8f4f 	dsb	sy
 8003fe4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003fe6:	bf00      	nop
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0fc      	beq.n	8003fe8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003fee:	bf00      	nop
 8003ff0:	3714      	adds	r7, #20
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	2000000c 	.word	0x2000000c

08004000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004000:	4b07      	ldr	r3, [pc, #28]	; (8004020 <pxCurrentTCBConst2>)
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	6808      	ldr	r0, [r1, #0]
 8004006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400a:	f380 8809 	msr	PSP, r0
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f04f 0000 	mov.w	r0, #0
 8004016:	f380 8811 	msr	BASEPRI, r0
 800401a:	4770      	bx	lr
 800401c:	f3af 8000 	nop.w

08004020 <pxCurrentTCBConst2>:
 8004020:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop

08004028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004028:	4808      	ldr	r0, [pc, #32]	; (800404c <prvPortStartFirstTask+0x24>)
 800402a:	6800      	ldr	r0, [r0, #0]
 800402c:	6800      	ldr	r0, [r0, #0]
 800402e:	f380 8808 	msr	MSP, r0
 8004032:	f04f 0000 	mov.w	r0, #0
 8004036:	f380 8814 	msr	CONTROL, r0
 800403a:	b662      	cpsie	i
 800403c:	b661      	cpsie	f
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	df00      	svc	0
 8004048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800404a:	bf00      	nop
 800404c:	e000ed08 	.word	0xe000ed08

08004050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004056:	4b44      	ldr	r3, [pc, #272]	; (8004168 <xPortStartScheduler+0x118>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a44      	ldr	r2, [pc, #272]	; (800416c <xPortStartScheduler+0x11c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d109      	bne.n	8004074 <xPortStartScheduler+0x24>
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	e7fe      	b.n	8004072 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004074:	4b3c      	ldr	r3, [pc, #240]	; (8004168 <xPortStartScheduler+0x118>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a3d      	ldr	r2, [pc, #244]	; (8004170 <xPortStartScheduler+0x120>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d109      	bne.n	8004092 <xPortStartScheduler+0x42>
 800407e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	e7fe      	b.n	8004090 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004092:	4b38      	ldr	r3, [pc, #224]	; (8004174 <xPortStartScheduler+0x124>)
 8004094:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	22ff      	movs	r2, #255	; 0xff
 80040a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	4b30      	ldr	r3, [pc, #192]	; (8004178 <xPortStartScheduler+0x128>)
 80040b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80040ba:	4b30      	ldr	r3, [pc, #192]	; (800417c <xPortStartScheduler+0x12c>)
 80040bc:	2207      	movs	r2, #7
 80040be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040c0:	e009      	b.n	80040d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80040c2:	4b2e      	ldr	r3, [pc, #184]	; (800417c <xPortStartScheduler+0x12c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	4a2c      	ldr	r2, [pc, #176]	; (800417c <xPortStartScheduler+0x12c>)
 80040ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040d6:	78fb      	ldrb	r3, [r7, #3]
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040de:	2b80      	cmp	r3, #128	; 0x80
 80040e0:	d0ef      	beq.n	80040c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80040e2:	4b26      	ldr	r3, [pc, #152]	; (800417c <xPortStartScheduler+0x12c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f1c3 0307 	rsb	r3, r3, #7
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d009      	beq.n	8004102 <xPortStartScheduler+0xb2>
 80040ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f2:	f383 8811 	msr	BASEPRI, r3
 80040f6:	f3bf 8f6f 	isb	sy
 80040fa:	f3bf 8f4f 	dsb	sy
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	e7fe      	b.n	8004100 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004102:	4b1e      	ldr	r3, [pc, #120]	; (800417c <xPortStartScheduler+0x12c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	4a1c      	ldr	r2, [pc, #112]	; (800417c <xPortStartScheduler+0x12c>)
 800410a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800410c:	4b1b      	ldr	r3, [pc, #108]	; (800417c <xPortStartScheduler+0x12c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004114:	4a19      	ldr	r2, [pc, #100]	; (800417c <xPortStartScheduler+0x12c>)
 8004116:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	b2da      	uxtb	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004120:	4b17      	ldr	r3, [pc, #92]	; (8004180 <xPortStartScheduler+0x130>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a16      	ldr	r2, [pc, #88]	; (8004180 <xPortStartScheduler+0x130>)
 8004126:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800412a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800412c:	4b14      	ldr	r3, [pc, #80]	; (8004180 <xPortStartScheduler+0x130>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a13      	ldr	r2, [pc, #76]	; (8004180 <xPortStartScheduler+0x130>)
 8004132:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004136:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004138:	f000 f8d6 	bl	80042e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800413c:	4b11      	ldr	r3, [pc, #68]	; (8004184 <xPortStartScheduler+0x134>)
 800413e:	2200      	movs	r2, #0
 8004140:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004142:	f000 f8f5 	bl	8004330 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004146:	4b10      	ldr	r3, [pc, #64]	; (8004188 <xPortStartScheduler+0x138>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a0f      	ldr	r2, [pc, #60]	; (8004188 <xPortStartScheduler+0x138>)
 800414c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004150:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004152:	f7ff ff69 	bl	8004028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004156:	f7ff f871 	bl	800323c <vTaskSwitchContext>
	prvTaskExitError();
 800415a:	f7ff ff27 	bl	8003fac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	e000ed00 	.word	0xe000ed00
 800416c:	410fc271 	.word	0x410fc271
 8004170:	410fc270 	.word	0x410fc270
 8004174:	e000e400 	.word	0xe000e400
 8004178:	20000d7c 	.word	0x20000d7c
 800417c:	20000d80 	.word	0x20000d80
 8004180:	e000ed20 	.word	0xe000ed20
 8004184:	2000000c 	.word	0x2000000c
 8004188:	e000ef34 	.word	0xe000ef34

0800418c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004196:	f383 8811 	msr	BASEPRI, r3
 800419a:	f3bf 8f6f 	isb	sy
 800419e:	f3bf 8f4f 	dsb	sy
 80041a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80041a4:	4b0e      	ldr	r3, [pc, #56]	; (80041e0 <vPortEnterCritical+0x54>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3301      	adds	r3, #1
 80041aa:	4a0d      	ldr	r2, [pc, #52]	; (80041e0 <vPortEnterCritical+0x54>)
 80041ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80041ae:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <vPortEnterCritical+0x54>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d10e      	bne.n	80041d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80041b6:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <vPortEnterCritical+0x58>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d009      	beq.n	80041d4 <vPortEnterCritical+0x48>
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	e7fe      	b.n	80041d2 <vPortEnterCritical+0x46>
	}
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	2000000c 	.word	0x2000000c
 80041e4:	e000ed04 	.word	0xe000ed04

080041e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80041ee:	4b11      	ldr	r3, [pc, #68]	; (8004234 <vPortExitCritical+0x4c>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d109      	bne.n	800420a <vPortExitCritical+0x22>
 80041f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	e7fe      	b.n	8004208 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800420a:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <vPortExitCritical+0x4c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3b01      	subs	r3, #1
 8004210:	4a08      	ldr	r2, [pc, #32]	; (8004234 <vPortExitCritical+0x4c>)
 8004212:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004214:	4b07      	ldr	r3, [pc, #28]	; (8004234 <vPortExitCritical+0x4c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d104      	bne.n	8004226 <vPortExitCritical+0x3e>
 800421c:	2300      	movs	r3, #0
 800421e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	2000000c 	.word	0x2000000c
	...

08004240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004240:	f3ef 8009 	mrs	r0, PSP
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <pxCurrentTCBConst>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	f01e 0f10 	tst.w	lr, #16
 8004250:	bf08      	it	eq
 8004252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800425a:	6010      	str	r0, [r2, #0]
 800425c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004260:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004264:	f380 8811 	msr	BASEPRI, r0
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f7fe ffe4 	bl	800323c <vTaskSwitchContext>
 8004274:	f04f 0000 	mov.w	r0, #0
 8004278:	f380 8811 	msr	BASEPRI, r0
 800427c:	bc09      	pop	{r0, r3}
 800427e:	6819      	ldr	r1, [r3, #0]
 8004280:	6808      	ldr	r0, [r1, #0]
 8004282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004286:	f01e 0f10 	tst.w	lr, #16
 800428a:	bf08      	it	eq
 800428c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004290:	f380 8809 	msr	PSP, r0
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	f3af 8000 	nop.w

080042a0 <pxCurrentTCBConst>:
 80042a0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80042a4:	bf00      	nop
 80042a6:	bf00      	nop

080042a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
	__asm volatile
 80042ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b2:	f383 8811 	msr	BASEPRI, r3
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	f3bf 8f4f 	dsb	sy
 80042be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80042c0:	f7fe ff04 	bl	80030cc <xTaskIncrementTick>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80042ca:	4b06      	ldr	r3, [pc, #24]	; (80042e4 <xPortSysTickHandler+0x3c>)
 80042cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	2300      	movs	r3, #0
 80042d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80042dc:	bf00      	nop
 80042de:	3708      	adds	r7, #8
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	e000ed04 	.word	0xe000ed04

080042e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80042ec:	4b0b      	ldr	r3, [pc, #44]	; (800431c <vPortSetupTimerInterrupt+0x34>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042f2:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <vPortSetupTimerInterrupt+0x38>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042f8:	4b0a      	ldr	r3, [pc, #40]	; (8004324 <vPortSetupTimerInterrupt+0x3c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a0a      	ldr	r2, [pc, #40]	; (8004328 <vPortSetupTimerInterrupt+0x40>)
 80042fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004302:	099b      	lsrs	r3, r3, #6
 8004304:	4a09      	ldr	r2, [pc, #36]	; (800432c <vPortSetupTimerInterrupt+0x44>)
 8004306:	3b01      	subs	r3, #1
 8004308:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800430a:	4b04      	ldr	r3, [pc, #16]	; (800431c <vPortSetupTimerInterrupt+0x34>)
 800430c:	2207      	movs	r2, #7
 800430e:	601a      	str	r2, [r3, #0]
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	e000e010 	.word	0xe000e010
 8004320:	e000e018 	.word	0xe000e018
 8004324:	20000000 	.word	0x20000000
 8004328:	10624dd3 	.word	0x10624dd3
 800432c:	e000e014 	.word	0xe000e014

08004330 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004330:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004340 <vPortEnableVFP+0x10>
 8004334:	6801      	ldr	r1, [r0, #0]
 8004336:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800433a:	6001      	str	r1, [r0, #0]
 800433c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800433e:	bf00      	nop
 8004340:	e000ed88 	.word	0xe000ed88

08004344 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800434a:	f3ef 8305 	mrs	r3, IPSR
 800434e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2b0f      	cmp	r3, #15
 8004354:	d913      	bls.n	800437e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004356:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <vPortValidateInterruptPriority+0x6c>)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4413      	add	r3, r2
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004360:	4b14      	ldr	r3, [pc, #80]	; (80043b4 <vPortValidateInterruptPriority+0x70>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	7afa      	ldrb	r2, [r7, #11]
 8004366:	429a      	cmp	r2, r3
 8004368:	d209      	bcs.n	800437e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800436a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436e:	f383 8811 	msr	BASEPRI, r3
 8004372:	f3bf 8f6f 	isb	sy
 8004376:	f3bf 8f4f 	dsb	sy
 800437a:	607b      	str	r3, [r7, #4]
 800437c:	e7fe      	b.n	800437c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800437e:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <vPortValidateInterruptPriority+0x74>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004386:	4b0d      	ldr	r3, [pc, #52]	; (80043bc <vPortValidateInterruptPriority+0x78>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d909      	bls.n	80043a2 <vPortValidateInterruptPriority+0x5e>
 800438e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004392:	f383 8811 	msr	BASEPRI, r3
 8004396:	f3bf 8f6f 	isb	sy
 800439a:	f3bf 8f4f 	dsb	sy
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	e7fe      	b.n	80043a0 <vPortValidateInterruptPriority+0x5c>
	}
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	e000e3f0 	.word	0xe000e3f0
 80043b4:	20000d7c 	.word	0x20000d7c
 80043b8:	e000ed0c 	.word	0xe000ed0c
 80043bc:	20000d80 	.word	0x20000d80

080043c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	; 0x28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80043c8:	2300      	movs	r3, #0
 80043ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80043cc:	f7fe fdc4 	bl	8002f58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80043d0:	4b57      	ldr	r3, [pc, #348]	; (8004530 <pvPortMalloc+0x170>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d101      	bne.n	80043dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80043d8:	f000 f90c 	bl	80045f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043dc:	4b55      	ldr	r3, [pc, #340]	; (8004534 <pvPortMalloc+0x174>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f040 808c 	bne.w	8004502 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01c      	beq.n	800442a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80043f0:	2208      	movs	r2, #8
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4413      	add	r3, r2
 80043f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d013      	beq.n	800442a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f023 0307 	bic.w	r3, r3, #7
 8004408:	3308      	adds	r3, #8
 800440a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f003 0307 	and.w	r3, r3, #7
 8004412:	2b00      	cmp	r3, #0
 8004414:	d009      	beq.n	800442a <pvPortMalloc+0x6a>
 8004416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441a:	f383 8811 	msr	BASEPRI, r3
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e7fe      	b.n	8004428 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d068      	beq.n	8004502 <pvPortMalloc+0x142>
 8004430:	4b41      	ldr	r3, [pc, #260]	; (8004538 <pvPortMalloc+0x178>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	429a      	cmp	r2, r3
 8004438:	d863      	bhi.n	8004502 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800443a:	4b40      	ldr	r3, [pc, #256]	; (800453c <pvPortMalloc+0x17c>)
 800443c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800443e:	4b3f      	ldr	r3, [pc, #252]	; (800453c <pvPortMalloc+0x17c>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004444:	e004      	b.n	8004450 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	d903      	bls.n	8004462 <pvPortMalloc+0xa2>
 800445a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f1      	bne.n	8004446 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004462:	4b33      	ldr	r3, [pc, #204]	; (8004530 <pvPortMalloc+0x170>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004468:	429a      	cmp	r2, r3
 800446a:	d04a      	beq.n	8004502 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2208      	movs	r2, #8
 8004472:	4413      	add	r3, r2
 8004474:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	1ad2      	subs	r2, r2, r3
 8004486:	2308      	movs	r3, #8
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	429a      	cmp	r2, r3
 800448c:	d91e      	bls.n	80044cc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800448e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4413      	add	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	2b00      	cmp	r3, #0
 800449e:	d009      	beq.n	80044b4 <pvPortMalloc+0xf4>
 80044a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	613b      	str	r3, [r7, #16]
 80044b2:	e7fe      	b.n	80044b2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80044b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	1ad2      	subs	r2, r2, r3
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80044c6:	69b8      	ldr	r0, [r7, #24]
 80044c8:	f000 f8f6 	bl	80046b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044cc:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <pvPortMalloc+0x178>)
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	4a18      	ldr	r2, [pc, #96]	; (8004538 <pvPortMalloc+0x178>)
 80044d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044da:	4b17      	ldr	r3, [pc, #92]	; (8004538 <pvPortMalloc+0x178>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b18      	ldr	r3, [pc, #96]	; (8004540 <pvPortMalloc+0x180>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d203      	bcs.n	80044ee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044e6:	4b14      	ldr	r3, [pc, #80]	; (8004538 <pvPortMalloc+0x178>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a15      	ldr	r2, [pc, #84]	; (8004540 <pvPortMalloc+0x180>)
 80044ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	4b10      	ldr	r3, [pc, #64]	; (8004534 <pvPortMalloc+0x174>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	431a      	orrs	r2, r3
 80044f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004502:	f7fe fd37 	bl	8002f74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	2b00      	cmp	r3, #0
 800450e:	d009      	beq.n	8004524 <pvPortMalloc+0x164>
 8004510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004514:	f383 8811 	msr	BASEPRI, r3
 8004518:	f3bf 8f6f 	isb	sy
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	e7fe      	b.n	8004522 <pvPortMalloc+0x162>
	return pvReturn;
 8004524:	69fb      	ldr	r3, [r7, #28]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3728      	adds	r7, #40	; 0x28
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	2000498c 	.word	0x2000498c
 8004534:	20004998 	.word	0x20004998
 8004538:	20004990 	.word	0x20004990
 800453c:	20004984 	.word	0x20004984
 8004540:	20004994 	.word	0x20004994

08004544 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d046      	beq.n	80045e4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004556:	2308      	movs	r3, #8
 8004558:	425b      	negs	r3, r3
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	4413      	add	r3, r2
 800455e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	4b20      	ldr	r3, [pc, #128]	; (80045ec <vPortFree+0xa8>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4013      	ands	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d109      	bne.n	8004586 <vPortFree+0x42>
 8004572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004576:	f383 8811 	msr	BASEPRI, r3
 800457a:	f3bf 8f6f 	isb	sy
 800457e:	f3bf 8f4f 	dsb	sy
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	e7fe      	b.n	8004584 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d009      	beq.n	80045a2 <vPortFree+0x5e>
 800458e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	60bb      	str	r3, [r7, #8]
 80045a0:	e7fe      	b.n	80045a0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	4b11      	ldr	r3, [pc, #68]	; (80045ec <vPortFree+0xa8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d019      	beq.n	80045e4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d115      	bne.n	80045e4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	4b0b      	ldr	r3, [pc, #44]	; (80045ec <vPortFree+0xa8>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	43db      	mvns	r3, r3
 80045c2:	401a      	ands	r2, r3
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80045c8:	f7fe fcc6 	bl	8002f58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	4b07      	ldr	r3, [pc, #28]	; (80045f0 <vPortFree+0xac>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4413      	add	r3, r2
 80045d6:	4a06      	ldr	r2, [pc, #24]	; (80045f0 <vPortFree+0xac>)
 80045d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045da:	6938      	ldr	r0, [r7, #16]
 80045dc:	f000 f86c 	bl	80046b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80045e0:	f7fe fcc8 	bl	8002f74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045e4:	bf00      	nop
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	20004998 	.word	0x20004998
 80045f0:	20004990 	.word	0x20004990

080045f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80045fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004600:	4b27      	ldr	r3, [pc, #156]	; (80046a0 <prvHeapInit+0xac>)
 8004602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00c      	beq.n	8004628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	3307      	adds	r3, #7
 8004612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0307 	bic.w	r3, r3, #7
 800461a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	4a1f      	ldr	r2, [pc, #124]	; (80046a0 <prvHeapInit+0xac>)
 8004624:	4413      	add	r3, r2
 8004626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800462c:	4a1d      	ldr	r2, [pc, #116]	; (80046a4 <prvHeapInit+0xb0>)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004632:	4b1c      	ldr	r3, [pc, #112]	; (80046a4 <prvHeapInit+0xb0>)
 8004634:	2200      	movs	r2, #0
 8004636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	4413      	add	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004640:	2208      	movs	r2, #8
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	1a9b      	subs	r3, r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0307 	bic.w	r3, r3, #7
 800464e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a15      	ldr	r2, [pc, #84]	; (80046a8 <prvHeapInit+0xb4>)
 8004654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004656:	4b14      	ldr	r3, [pc, #80]	; (80046a8 <prvHeapInit+0xb4>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2200      	movs	r2, #0
 800465c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800465e:	4b12      	ldr	r3, [pc, #72]	; (80046a8 <prvHeapInit+0xb4>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2200      	movs	r2, #0
 8004664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	1ad2      	subs	r2, r2, r3
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004674:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <prvHeapInit+0xb4>)
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <prvHeapInit+0xb8>)
 8004682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	4a09      	ldr	r2, [pc, #36]	; (80046b0 <prvHeapInit+0xbc>)
 800468a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800468c:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <prvHeapInit+0xc0>)
 800468e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004692:	601a      	str	r2, [r3, #0]
}
 8004694:	bf00      	nop
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	20000d84 	.word	0x20000d84
 80046a4:	20004984 	.word	0x20004984
 80046a8:	2000498c 	.word	0x2000498c
 80046ac:	20004994 	.word	0x20004994
 80046b0:	20004990 	.word	0x20004990
 80046b4:	20004998 	.word	0x20004998

080046b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046c0:	4b28      	ldr	r3, [pc, #160]	; (8004764 <prvInsertBlockIntoFreeList+0xac>)
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	e002      	b.n	80046cc <prvInsertBlockIntoFreeList+0x14>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d8f7      	bhi.n	80046c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	4413      	add	r3, r2
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d108      	bne.n	80046fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	441a      	add	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	441a      	add	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d118      	bne.n	8004740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	4b15      	ldr	r3, [pc, #84]	; (8004768 <prvInsertBlockIntoFreeList+0xb0>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d00d      	beq.n	8004736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	441a      	add	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	e008      	b.n	8004748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004736:	4b0c      	ldr	r3, [pc, #48]	; (8004768 <prvInsertBlockIntoFreeList+0xb0>)
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	e003      	b.n	8004748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	429a      	cmp	r2, r3
 800474e:	d002      	beq.n	8004756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004756:	bf00      	nop
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20004984 	.word	0x20004984
 8004768:	2000498c 	.word	0x2000498c

0800476c <__errno>:
 800476c:	4b01      	ldr	r3, [pc, #4]	; (8004774 <__errno+0x8>)
 800476e:	6818      	ldr	r0, [r3, #0]
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	20000010 	.word	0x20000010

08004778 <__libc_init_array>:
 8004778:	b570      	push	{r4, r5, r6, lr}
 800477a:	4e0d      	ldr	r6, [pc, #52]	; (80047b0 <__libc_init_array+0x38>)
 800477c:	4c0d      	ldr	r4, [pc, #52]	; (80047b4 <__libc_init_array+0x3c>)
 800477e:	1ba4      	subs	r4, r4, r6
 8004780:	10a4      	asrs	r4, r4, #2
 8004782:	2500      	movs	r5, #0
 8004784:	42a5      	cmp	r5, r4
 8004786:	d109      	bne.n	800479c <__libc_init_array+0x24>
 8004788:	4e0b      	ldr	r6, [pc, #44]	; (80047b8 <__libc_init_array+0x40>)
 800478a:	4c0c      	ldr	r4, [pc, #48]	; (80047bc <__libc_init_array+0x44>)
 800478c:	f000 ff74 	bl	8005678 <_init>
 8004790:	1ba4      	subs	r4, r4, r6
 8004792:	10a4      	asrs	r4, r4, #2
 8004794:	2500      	movs	r5, #0
 8004796:	42a5      	cmp	r5, r4
 8004798:	d105      	bne.n	80047a6 <__libc_init_array+0x2e>
 800479a:	bd70      	pop	{r4, r5, r6, pc}
 800479c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047a0:	4798      	blx	r3
 80047a2:	3501      	adds	r5, #1
 80047a4:	e7ee      	b.n	8004784 <__libc_init_array+0xc>
 80047a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047aa:	4798      	blx	r3
 80047ac:	3501      	adds	r5, #1
 80047ae:	e7f2      	b.n	8004796 <__libc_init_array+0x1e>
 80047b0:	08005800 	.word	0x08005800
 80047b4:	08005800 	.word	0x08005800
 80047b8:	08005800 	.word	0x08005800
 80047bc:	08005804 	.word	0x08005804

080047c0 <memcpy>:
 80047c0:	b510      	push	{r4, lr}
 80047c2:	1e43      	subs	r3, r0, #1
 80047c4:	440a      	add	r2, r1
 80047c6:	4291      	cmp	r1, r2
 80047c8:	d100      	bne.n	80047cc <memcpy+0xc>
 80047ca:	bd10      	pop	{r4, pc}
 80047cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047d4:	e7f7      	b.n	80047c6 <memcpy+0x6>

080047d6 <memset>:
 80047d6:	4402      	add	r2, r0
 80047d8:	4603      	mov	r3, r0
 80047da:	4293      	cmp	r3, r2
 80047dc:	d100      	bne.n	80047e0 <memset+0xa>
 80047de:	4770      	bx	lr
 80047e0:	f803 1b01 	strb.w	r1, [r3], #1
 80047e4:	e7f9      	b.n	80047da <memset+0x4>
	...

080047e8 <iprintf>:
 80047e8:	b40f      	push	{r0, r1, r2, r3}
 80047ea:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <iprintf+0x2c>)
 80047ec:	b513      	push	{r0, r1, r4, lr}
 80047ee:	681c      	ldr	r4, [r3, #0]
 80047f0:	b124      	cbz	r4, 80047fc <iprintf+0x14>
 80047f2:	69a3      	ldr	r3, [r4, #24]
 80047f4:	b913      	cbnz	r3, 80047fc <iprintf+0x14>
 80047f6:	4620      	mov	r0, r4
 80047f8:	f000 fa22 	bl	8004c40 <__sinit>
 80047fc:	ab05      	add	r3, sp, #20
 80047fe:	9a04      	ldr	r2, [sp, #16]
 8004800:	68a1      	ldr	r1, [r4, #8]
 8004802:	9301      	str	r3, [sp, #4]
 8004804:	4620      	mov	r0, r4
 8004806:	f000 fbdb 	bl	8004fc0 <_vfiprintf_r>
 800480a:	b002      	add	sp, #8
 800480c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004810:	b004      	add	sp, #16
 8004812:	4770      	bx	lr
 8004814:	20000010 	.word	0x20000010

08004818 <_puts_r>:
 8004818:	b570      	push	{r4, r5, r6, lr}
 800481a:	460e      	mov	r6, r1
 800481c:	4605      	mov	r5, r0
 800481e:	b118      	cbz	r0, 8004828 <_puts_r+0x10>
 8004820:	6983      	ldr	r3, [r0, #24]
 8004822:	b90b      	cbnz	r3, 8004828 <_puts_r+0x10>
 8004824:	f000 fa0c 	bl	8004c40 <__sinit>
 8004828:	69ab      	ldr	r3, [r5, #24]
 800482a:	68ac      	ldr	r4, [r5, #8]
 800482c:	b913      	cbnz	r3, 8004834 <_puts_r+0x1c>
 800482e:	4628      	mov	r0, r5
 8004830:	f000 fa06 	bl	8004c40 <__sinit>
 8004834:	4b23      	ldr	r3, [pc, #140]	; (80048c4 <_puts_r+0xac>)
 8004836:	429c      	cmp	r4, r3
 8004838:	d117      	bne.n	800486a <_puts_r+0x52>
 800483a:	686c      	ldr	r4, [r5, #4]
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	071b      	lsls	r3, r3, #28
 8004840:	d51d      	bpl.n	800487e <_puts_r+0x66>
 8004842:	6923      	ldr	r3, [r4, #16]
 8004844:	b1db      	cbz	r3, 800487e <_puts_r+0x66>
 8004846:	3e01      	subs	r6, #1
 8004848:	68a3      	ldr	r3, [r4, #8]
 800484a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800484e:	3b01      	subs	r3, #1
 8004850:	60a3      	str	r3, [r4, #8]
 8004852:	b9e9      	cbnz	r1, 8004890 <_puts_r+0x78>
 8004854:	2b00      	cmp	r3, #0
 8004856:	da2e      	bge.n	80048b6 <_puts_r+0x9e>
 8004858:	4622      	mov	r2, r4
 800485a:	210a      	movs	r1, #10
 800485c:	4628      	mov	r0, r5
 800485e:	f000 f83f 	bl	80048e0 <__swbuf_r>
 8004862:	3001      	adds	r0, #1
 8004864:	d011      	beq.n	800488a <_puts_r+0x72>
 8004866:	200a      	movs	r0, #10
 8004868:	e011      	b.n	800488e <_puts_r+0x76>
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <_puts_r+0xb0>)
 800486c:	429c      	cmp	r4, r3
 800486e:	d101      	bne.n	8004874 <_puts_r+0x5c>
 8004870:	68ac      	ldr	r4, [r5, #8]
 8004872:	e7e3      	b.n	800483c <_puts_r+0x24>
 8004874:	4b15      	ldr	r3, [pc, #84]	; (80048cc <_puts_r+0xb4>)
 8004876:	429c      	cmp	r4, r3
 8004878:	bf08      	it	eq
 800487a:	68ec      	ldreq	r4, [r5, #12]
 800487c:	e7de      	b.n	800483c <_puts_r+0x24>
 800487e:	4621      	mov	r1, r4
 8004880:	4628      	mov	r0, r5
 8004882:	f000 f87f 	bl	8004984 <__swsetup_r>
 8004886:	2800      	cmp	r0, #0
 8004888:	d0dd      	beq.n	8004846 <_puts_r+0x2e>
 800488a:	f04f 30ff 	mov.w	r0, #4294967295
 800488e:	bd70      	pop	{r4, r5, r6, pc}
 8004890:	2b00      	cmp	r3, #0
 8004892:	da04      	bge.n	800489e <_puts_r+0x86>
 8004894:	69a2      	ldr	r2, [r4, #24]
 8004896:	429a      	cmp	r2, r3
 8004898:	dc06      	bgt.n	80048a8 <_puts_r+0x90>
 800489a:	290a      	cmp	r1, #10
 800489c:	d004      	beq.n	80048a8 <_puts_r+0x90>
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	6022      	str	r2, [r4, #0]
 80048a4:	7019      	strb	r1, [r3, #0]
 80048a6:	e7cf      	b.n	8004848 <_puts_r+0x30>
 80048a8:	4622      	mov	r2, r4
 80048aa:	4628      	mov	r0, r5
 80048ac:	f000 f818 	bl	80048e0 <__swbuf_r>
 80048b0:	3001      	adds	r0, #1
 80048b2:	d1c9      	bne.n	8004848 <_puts_r+0x30>
 80048b4:	e7e9      	b.n	800488a <_puts_r+0x72>
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	200a      	movs	r0, #10
 80048ba:	1c5a      	adds	r2, r3, #1
 80048bc:	6022      	str	r2, [r4, #0]
 80048be:	7018      	strb	r0, [r3, #0]
 80048c0:	e7e5      	b.n	800488e <_puts_r+0x76>
 80048c2:	bf00      	nop
 80048c4:	08005784 	.word	0x08005784
 80048c8:	080057a4 	.word	0x080057a4
 80048cc:	08005764 	.word	0x08005764

080048d0 <puts>:
 80048d0:	4b02      	ldr	r3, [pc, #8]	; (80048dc <puts+0xc>)
 80048d2:	4601      	mov	r1, r0
 80048d4:	6818      	ldr	r0, [r3, #0]
 80048d6:	f7ff bf9f 	b.w	8004818 <_puts_r>
 80048da:	bf00      	nop
 80048dc:	20000010 	.word	0x20000010

080048e0 <__swbuf_r>:
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	460e      	mov	r6, r1
 80048e4:	4614      	mov	r4, r2
 80048e6:	4605      	mov	r5, r0
 80048e8:	b118      	cbz	r0, 80048f2 <__swbuf_r+0x12>
 80048ea:	6983      	ldr	r3, [r0, #24]
 80048ec:	b90b      	cbnz	r3, 80048f2 <__swbuf_r+0x12>
 80048ee:	f000 f9a7 	bl	8004c40 <__sinit>
 80048f2:	4b21      	ldr	r3, [pc, #132]	; (8004978 <__swbuf_r+0x98>)
 80048f4:	429c      	cmp	r4, r3
 80048f6:	d12a      	bne.n	800494e <__swbuf_r+0x6e>
 80048f8:	686c      	ldr	r4, [r5, #4]
 80048fa:	69a3      	ldr	r3, [r4, #24]
 80048fc:	60a3      	str	r3, [r4, #8]
 80048fe:	89a3      	ldrh	r3, [r4, #12]
 8004900:	071a      	lsls	r2, r3, #28
 8004902:	d52e      	bpl.n	8004962 <__swbuf_r+0x82>
 8004904:	6923      	ldr	r3, [r4, #16]
 8004906:	b363      	cbz	r3, 8004962 <__swbuf_r+0x82>
 8004908:	6923      	ldr	r3, [r4, #16]
 800490a:	6820      	ldr	r0, [r4, #0]
 800490c:	1ac0      	subs	r0, r0, r3
 800490e:	6963      	ldr	r3, [r4, #20]
 8004910:	b2f6      	uxtb	r6, r6
 8004912:	4283      	cmp	r3, r0
 8004914:	4637      	mov	r7, r6
 8004916:	dc04      	bgt.n	8004922 <__swbuf_r+0x42>
 8004918:	4621      	mov	r1, r4
 800491a:	4628      	mov	r0, r5
 800491c:	f000 f926 	bl	8004b6c <_fflush_r>
 8004920:	bb28      	cbnz	r0, 800496e <__swbuf_r+0x8e>
 8004922:	68a3      	ldr	r3, [r4, #8]
 8004924:	3b01      	subs	r3, #1
 8004926:	60a3      	str	r3, [r4, #8]
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	6022      	str	r2, [r4, #0]
 800492e:	701e      	strb	r6, [r3, #0]
 8004930:	6963      	ldr	r3, [r4, #20]
 8004932:	3001      	adds	r0, #1
 8004934:	4283      	cmp	r3, r0
 8004936:	d004      	beq.n	8004942 <__swbuf_r+0x62>
 8004938:	89a3      	ldrh	r3, [r4, #12]
 800493a:	07db      	lsls	r3, r3, #31
 800493c:	d519      	bpl.n	8004972 <__swbuf_r+0x92>
 800493e:	2e0a      	cmp	r6, #10
 8004940:	d117      	bne.n	8004972 <__swbuf_r+0x92>
 8004942:	4621      	mov	r1, r4
 8004944:	4628      	mov	r0, r5
 8004946:	f000 f911 	bl	8004b6c <_fflush_r>
 800494a:	b190      	cbz	r0, 8004972 <__swbuf_r+0x92>
 800494c:	e00f      	b.n	800496e <__swbuf_r+0x8e>
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <__swbuf_r+0x9c>)
 8004950:	429c      	cmp	r4, r3
 8004952:	d101      	bne.n	8004958 <__swbuf_r+0x78>
 8004954:	68ac      	ldr	r4, [r5, #8]
 8004956:	e7d0      	b.n	80048fa <__swbuf_r+0x1a>
 8004958:	4b09      	ldr	r3, [pc, #36]	; (8004980 <__swbuf_r+0xa0>)
 800495a:	429c      	cmp	r4, r3
 800495c:	bf08      	it	eq
 800495e:	68ec      	ldreq	r4, [r5, #12]
 8004960:	e7cb      	b.n	80048fa <__swbuf_r+0x1a>
 8004962:	4621      	mov	r1, r4
 8004964:	4628      	mov	r0, r5
 8004966:	f000 f80d 	bl	8004984 <__swsetup_r>
 800496a:	2800      	cmp	r0, #0
 800496c:	d0cc      	beq.n	8004908 <__swbuf_r+0x28>
 800496e:	f04f 37ff 	mov.w	r7, #4294967295
 8004972:	4638      	mov	r0, r7
 8004974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004976:	bf00      	nop
 8004978:	08005784 	.word	0x08005784
 800497c:	080057a4 	.word	0x080057a4
 8004980:	08005764 	.word	0x08005764

08004984 <__swsetup_r>:
 8004984:	4b32      	ldr	r3, [pc, #200]	; (8004a50 <__swsetup_r+0xcc>)
 8004986:	b570      	push	{r4, r5, r6, lr}
 8004988:	681d      	ldr	r5, [r3, #0]
 800498a:	4606      	mov	r6, r0
 800498c:	460c      	mov	r4, r1
 800498e:	b125      	cbz	r5, 800499a <__swsetup_r+0x16>
 8004990:	69ab      	ldr	r3, [r5, #24]
 8004992:	b913      	cbnz	r3, 800499a <__swsetup_r+0x16>
 8004994:	4628      	mov	r0, r5
 8004996:	f000 f953 	bl	8004c40 <__sinit>
 800499a:	4b2e      	ldr	r3, [pc, #184]	; (8004a54 <__swsetup_r+0xd0>)
 800499c:	429c      	cmp	r4, r3
 800499e:	d10f      	bne.n	80049c0 <__swsetup_r+0x3c>
 80049a0:	686c      	ldr	r4, [r5, #4]
 80049a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	0715      	lsls	r5, r2, #28
 80049aa:	d42c      	bmi.n	8004a06 <__swsetup_r+0x82>
 80049ac:	06d0      	lsls	r0, r2, #27
 80049ae:	d411      	bmi.n	80049d4 <__swsetup_r+0x50>
 80049b0:	2209      	movs	r2, #9
 80049b2:	6032      	str	r2, [r6, #0]
 80049b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b8:	81a3      	strh	r3, [r4, #12]
 80049ba:	f04f 30ff 	mov.w	r0, #4294967295
 80049be:	e03e      	b.n	8004a3e <__swsetup_r+0xba>
 80049c0:	4b25      	ldr	r3, [pc, #148]	; (8004a58 <__swsetup_r+0xd4>)
 80049c2:	429c      	cmp	r4, r3
 80049c4:	d101      	bne.n	80049ca <__swsetup_r+0x46>
 80049c6:	68ac      	ldr	r4, [r5, #8]
 80049c8:	e7eb      	b.n	80049a2 <__swsetup_r+0x1e>
 80049ca:	4b24      	ldr	r3, [pc, #144]	; (8004a5c <__swsetup_r+0xd8>)
 80049cc:	429c      	cmp	r4, r3
 80049ce:	bf08      	it	eq
 80049d0:	68ec      	ldreq	r4, [r5, #12]
 80049d2:	e7e6      	b.n	80049a2 <__swsetup_r+0x1e>
 80049d4:	0751      	lsls	r1, r2, #29
 80049d6:	d512      	bpl.n	80049fe <__swsetup_r+0x7a>
 80049d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049da:	b141      	cbz	r1, 80049ee <__swsetup_r+0x6a>
 80049dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049e0:	4299      	cmp	r1, r3
 80049e2:	d002      	beq.n	80049ea <__swsetup_r+0x66>
 80049e4:	4630      	mov	r0, r6
 80049e6:	f000 fa19 	bl	8004e1c <_free_r>
 80049ea:	2300      	movs	r3, #0
 80049ec:	6363      	str	r3, [r4, #52]	; 0x34
 80049ee:	89a3      	ldrh	r3, [r4, #12]
 80049f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049f4:	81a3      	strh	r3, [r4, #12]
 80049f6:	2300      	movs	r3, #0
 80049f8:	6063      	str	r3, [r4, #4]
 80049fa:	6923      	ldr	r3, [r4, #16]
 80049fc:	6023      	str	r3, [r4, #0]
 80049fe:	89a3      	ldrh	r3, [r4, #12]
 8004a00:	f043 0308 	orr.w	r3, r3, #8
 8004a04:	81a3      	strh	r3, [r4, #12]
 8004a06:	6923      	ldr	r3, [r4, #16]
 8004a08:	b94b      	cbnz	r3, 8004a1e <__swsetup_r+0x9a>
 8004a0a:	89a3      	ldrh	r3, [r4, #12]
 8004a0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004a10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a14:	d003      	beq.n	8004a1e <__swsetup_r+0x9a>
 8004a16:	4621      	mov	r1, r4
 8004a18:	4630      	mov	r0, r6
 8004a1a:	f000 f9bf 	bl	8004d9c <__smakebuf_r>
 8004a1e:	89a2      	ldrh	r2, [r4, #12]
 8004a20:	f012 0301 	ands.w	r3, r2, #1
 8004a24:	d00c      	beq.n	8004a40 <__swsetup_r+0xbc>
 8004a26:	2300      	movs	r3, #0
 8004a28:	60a3      	str	r3, [r4, #8]
 8004a2a:	6963      	ldr	r3, [r4, #20]
 8004a2c:	425b      	negs	r3, r3
 8004a2e:	61a3      	str	r3, [r4, #24]
 8004a30:	6923      	ldr	r3, [r4, #16]
 8004a32:	b953      	cbnz	r3, 8004a4a <__swsetup_r+0xc6>
 8004a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004a3c:	d1ba      	bne.n	80049b4 <__swsetup_r+0x30>
 8004a3e:	bd70      	pop	{r4, r5, r6, pc}
 8004a40:	0792      	lsls	r2, r2, #30
 8004a42:	bf58      	it	pl
 8004a44:	6963      	ldrpl	r3, [r4, #20]
 8004a46:	60a3      	str	r3, [r4, #8]
 8004a48:	e7f2      	b.n	8004a30 <__swsetup_r+0xac>
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	e7f7      	b.n	8004a3e <__swsetup_r+0xba>
 8004a4e:	bf00      	nop
 8004a50:	20000010 	.word	0x20000010
 8004a54:	08005784 	.word	0x08005784
 8004a58:	080057a4 	.word	0x080057a4
 8004a5c:	08005764 	.word	0x08005764

08004a60 <__sflush_r>:
 8004a60:	898a      	ldrh	r2, [r1, #12]
 8004a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a66:	4605      	mov	r5, r0
 8004a68:	0710      	lsls	r0, r2, #28
 8004a6a:	460c      	mov	r4, r1
 8004a6c:	d458      	bmi.n	8004b20 <__sflush_r+0xc0>
 8004a6e:	684b      	ldr	r3, [r1, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	dc05      	bgt.n	8004a80 <__sflush_r+0x20>
 8004a74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	dc02      	bgt.n	8004a80 <__sflush_r+0x20>
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a82:	2e00      	cmp	r6, #0
 8004a84:	d0f9      	beq.n	8004a7a <__sflush_r+0x1a>
 8004a86:	2300      	movs	r3, #0
 8004a88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a8c:	682f      	ldr	r7, [r5, #0]
 8004a8e:	6a21      	ldr	r1, [r4, #32]
 8004a90:	602b      	str	r3, [r5, #0]
 8004a92:	d032      	beq.n	8004afa <__sflush_r+0x9a>
 8004a94:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a96:	89a3      	ldrh	r3, [r4, #12]
 8004a98:	075a      	lsls	r2, r3, #29
 8004a9a:	d505      	bpl.n	8004aa8 <__sflush_r+0x48>
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	1ac0      	subs	r0, r0, r3
 8004aa0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004aa2:	b10b      	cbz	r3, 8004aa8 <__sflush_r+0x48>
 8004aa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004aa6:	1ac0      	subs	r0, r0, r3
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	4602      	mov	r2, r0
 8004aac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004aae:	6a21      	ldr	r1, [r4, #32]
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	47b0      	blx	r6
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	d106      	bne.n	8004ac8 <__sflush_r+0x68>
 8004aba:	6829      	ldr	r1, [r5, #0]
 8004abc:	291d      	cmp	r1, #29
 8004abe:	d848      	bhi.n	8004b52 <__sflush_r+0xf2>
 8004ac0:	4a29      	ldr	r2, [pc, #164]	; (8004b68 <__sflush_r+0x108>)
 8004ac2:	40ca      	lsrs	r2, r1
 8004ac4:	07d6      	lsls	r6, r2, #31
 8004ac6:	d544      	bpl.n	8004b52 <__sflush_r+0xf2>
 8004ac8:	2200      	movs	r2, #0
 8004aca:	6062      	str	r2, [r4, #4]
 8004acc:	04d9      	lsls	r1, r3, #19
 8004ace:	6922      	ldr	r2, [r4, #16]
 8004ad0:	6022      	str	r2, [r4, #0]
 8004ad2:	d504      	bpl.n	8004ade <__sflush_r+0x7e>
 8004ad4:	1c42      	adds	r2, r0, #1
 8004ad6:	d101      	bne.n	8004adc <__sflush_r+0x7c>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	b903      	cbnz	r3, 8004ade <__sflush_r+0x7e>
 8004adc:	6560      	str	r0, [r4, #84]	; 0x54
 8004ade:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ae0:	602f      	str	r7, [r5, #0]
 8004ae2:	2900      	cmp	r1, #0
 8004ae4:	d0c9      	beq.n	8004a7a <__sflush_r+0x1a>
 8004ae6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004aea:	4299      	cmp	r1, r3
 8004aec:	d002      	beq.n	8004af4 <__sflush_r+0x94>
 8004aee:	4628      	mov	r0, r5
 8004af0:	f000 f994 	bl	8004e1c <_free_r>
 8004af4:	2000      	movs	r0, #0
 8004af6:	6360      	str	r0, [r4, #52]	; 0x34
 8004af8:	e7c0      	b.n	8004a7c <__sflush_r+0x1c>
 8004afa:	2301      	movs	r3, #1
 8004afc:	4628      	mov	r0, r5
 8004afe:	47b0      	blx	r6
 8004b00:	1c41      	adds	r1, r0, #1
 8004b02:	d1c8      	bne.n	8004a96 <__sflush_r+0x36>
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0c5      	beq.n	8004a96 <__sflush_r+0x36>
 8004b0a:	2b1d      	cmp	r3, #29
 8004b0c:	d001      	beq.n	8004b12 <__sflush_r+0xb2>
 8004b0e:	2b16      	cmp	r3, #22
 8004b10:	d101      	bne.n	8004b16 <__sflush_r+0xb6>
 8004b12:	602f      	str	r7, [r5, #0]
 8004b14:	e7b1      	b.n	8004a7a <__sflush_r+0x1a>
 8004b16:	89a3      	ldrh	r3, [r4, #12]
 8004b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b1c:	81a3      	strh	r3, [r4, #12]
 8004b1e:	e7ad      	b.n	8004a7c <__sflush_r+0x1c>
 8004b20:	690f      	ldr	r7, [r1, #16]
 8004b22:	2f00      	cmp	r7, #0
 8004b24:	d0a9      	beq.n	8004a7a <__sflush_r+0x1a>
 8004b26:	0793      	lsls	r3, r2, #30
 8004b28:	680e      	ldr	r6, [r1, #0]
 8004b2a:	bf08      	it	eq
 8004b2c:	694b      	ldreq	r3, [r1, #20]
 8004b2e:	600f      	str	r7, [r1, #0]
 8004b30:	bf18      	it	ne
 8004b32:	2300      	movne	r3, #0
 8004b34:	eba6 0807 	sub.w	r8, r6, r7
 8004b38:	608b      	str	r3, [r1, #8]
 8004b3a:	f1b8 0f00 	cmp.w	r8, #0
 8004b3e:	dd9c      	ble.n	8004a7a <__sflush_r+0x1a>
 8004b40:	4643      	mov	r3, r8
 8004b42:	463a      	mov	r2, r7
 8004b44:	6a21      	ldr	r1, [r4, #32]
 8004b46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b0      	blx	r6
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	dc06      	bgt.n	8004b5e <__sflush_r+0xfe>
 8004b50:	89a3      	ldrh	r3, [r4, #12]
 8004b52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b56:	81a3      	strh	r3, [r4, #12]
 8004b58:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5c:	e78e      	b.n	8004a7c <__sflush_r+0x1c>
 8004b5e:	4407      	add	r7, r0
 8004b60:	eba8 0800 	sub.w	r8, r8, r0
 8004b64:	e7e9      	b.n	8004b3a <__sflush_r+0xda>
 8004b66:	bf00      	nop
 8004b68:	20400001 	.word	0x20400001

08004b6c <_fflush_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	690b      	ldr	r3, [r1, #16]
 8004b70:	4605      	mov	r5, r0
 8004b72:	460c      	mov	r4, r1
 8004b74:	b1db      	cbz	r3, 8004bae <_fflush_r+0x42>
 8004b76:	b118      	cbz	r0, 8004b80 <_fflush_r+0x14>
 8004b78:	6983      	ldr	r3, [r0, #24]
 8004b7a:	b90b      	cbnz	r3, 8004b80 <_fflush_r+0x14>
 8004b7c:	f000 f860 	bl	8004c40 <__sinit>
 8004b80:	4b0c      	ldr	r3, [pc, #48]	; (8004bb4 <_fflush_r+0x48>)
 8004b82:	429c      	cmp	r4, r3
 8004b84:	d109      	bne.n	8004b9a <_fflush_r+0x2e>
 8004b86:	686c      	ldr	r4, [r5, #4]
 8004b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b8c:	b17b      	cbz	r3, 8004bae <_fflush_r+0x42>
 8004b8e:	4621      	mov	r1, r4
 8004b90:	4628      	mov	r0, r5
 8004b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b96:	f7ff bf63 	b.w	8004a60 <__sflush_r>
 8004b9a:	4b07      	ldr	r3, [pc, #28]	; (8004bb8 <_fflush_r+0x4c>)
 8004b9c:	429c      	cmp	r4, r3
 8004b9e:	d101      	bne.n	8004ba4 <_fflush_r+0x38>
 8004ba0:	68ac      	ldr	r4, [r5, #8]
 8004ba2:	e7f1      	b.n	8004b88 <_fflush_r+0x1c>
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <_fflush_r+0x50>)
 8004ba6:	429c      	cmp	r4, r3
 8004ba8:	bf08      	it	eq
 8004baa:	68ec      	ldreq	r4, [r5, #12]
 8004bac:	e7ec      	b.n	8004b88 <_fflush_r+0x1c>
 8004bae:	2000      	movs	r0, #0
 8004bb0:	bd38      	pop	{r3, r4, r5, pc}
 8004bb2:	bf00      	nop
 8004bb4:	08005784 	.word	0x08005784
 8004bb8:	080057a4 	.word	0x080057a4
 8004bbc:	08005764 	.word	0x08005764

08004bc0 <std>:
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	b510      	push	{r4, lr}
 8004bc4:	4604      	mov	r4, r0
 8004bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8004bca:	6083      	str	r3, [r0, #8]
 8004bcc:	8181      	strh	r1, [r0, #12]
 8004bce:	6643      	str	r3, [r0, #100]	; 0x64
 8004bd0:	81c2      	strh	r2, [r0, #14]
 8004bd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004bd6:	6183      	str	r3, [r0, #24]
 8004bd8:	4619      	mov	r1, r3
 8004bda:	2208      	movs	r2, #8
 8004bdc:	305c      	adds	r0, #92	; 0x5c
 8004bde:	f7ff fdfa 	bl	80047d6 <memset>
 8004be2:	4b05      	ldr	r3, [pc, #20]	; (8004bf8 <std+0x38>)
 8004be4:	6263      	str	r3, [r4, #36]	; 0x24
 8004be6:	4b05      	ldr	r3, [pc, #20]	; (8004bfc <std+0x3c>)
 8004be8:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bea:	4b05      	ldr	r3, [pc, #20]	; (8004c00 <std+0x40>)
 8004bec:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bee:	4b05      	ldr	r3, [pc, #20]	; (8004c04 <std+0x44>)
 8004bf0:	6224      	str	r4, [r4, #32]
 8004bf2:	6323      	str	r3, [r4, #48]	; 0x30
 8004bf4:	bd10      	pop	{r4, pc}
 8004bf6:	bf00      	nop
 8004bf8:	0800551d 	.word	0x0800551d
 8004bfc:	0800553f 	.word	0x0800553f
 8004c00:	08005577 	.word	0x08005577
 8004c04:	0800559b 	.word	0x0800559b

08004c08 <_cleanup_r>:
 8004c08:	4901      	ldr	r1, [pc, #4]	; (8004c10 <_cleanup_r+0x8>)
 8004c0a:	f000 b885 	b.w	8004d18 <_fwalk_reent>
 8004c0e:	bf00      	nop
 8004c10:	08004b6d 	.word	0x08004b6d

08004c14 <__sfmoreglue>:
 8004c14:	b570      	push	{r4, r5, r6, lr}
 8004c16:	1e4a      	subs	r2, r1, #1
 8004c18:	2568      	movs	r5, #104	; 0x68
 8004c1a:	4355      	muls	r5, r2
 8004c1c:	460e      	mov	r6, r1
 8004c1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004c22:	f000 f949 	bl	8004eb8 <_malloc_r>
 8004c26:	4604      	mov	r4, r0
 8004c28:	b140      	cbz	r0, 8004c3c <__sfmoreglue+0x28>
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	e9c0 1600 	strd	r1, r6, [r0]
 8004c30:	300c      	adds	r0, #12
 8004c32:	60a0      	str	r0, [r4, #8]
 8004c34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004c38:	f7ff fdcd 	bl	80047d6 <memset>
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}

08004c40 <__sinit>:
 8004c40:	6983      	ldr	r3, [r0, #24]
 8004c42:	b510      	push	{r4, lr}
 8004c44:	4604      	mov	r4, r0
 8004c46:	bb33      	cbnz	r3, 8004c96 <__sinit+0x56>
 8004c48:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004c4c:	6503      	str	r3, [r0, #80]	; 0x50
 8004c4e:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <__sinit+0x58>)
 8004c50:	4a12      	ldr	r2, [pc, #72]	; (8004c9c <__sinit+0x5c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6282      	str	r2, [r0, #40]	; 0x28
 8004c56:	4298      	cmp	r0, r3
 8004c58:	bf04      	itt	eq
 8004c5a:	2301      	moveq	r3, #1
 8004c5c:	6183      	streq	r3, [r0, #24]
 8004c5e:	f000 f81f 	bl	8004ca0 <__sfp>
 8004c62:	6060      	str	r0, [r4, #4]
 8004c64:	4620      	mov	r0, r4
 8004c66:	f000 f81b 	bl	8004ca0 <__sfp>
 8004c6a:	60a0      	str	r0, [r4, #8]
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f000 f817 	bl	8004ca0 <__sfp>
 8004c72:	2200      	movs	r2, #0
 8004c74:	60e0      	str	r0, [r4, #12]
 8004c76:	2104      	movs	r1, #4
 8004c78:	6860      	ldr	r0, [r4, #4]
 8004c7a:	f7ff ffa1 	bl	8004bc0 <std>
 8004c7e:	2201      	movs	r2, #1
 8004c80:	2109      	movs	r1, #9
 8004c82:	68a0      	ldr	r0, [r4, #8]
 8004c84:	f7ff ff9c 	bl	8004bc0 <std>
 8004c88:	2202      	movs	r2, #2
 8004c8a:	2112      	movs	r1, #18
 8004c8c:	68e0      	ldr	r0, [r4, #12]
 8004c8e:	f7ff ff97 	bl	8004bc0 <std>
 8004c92:	2301      	movs	r3, #1
 8004c94:	61a3      	str	r3, [r4, #24]
 8004c96:	bd10      	pop	{r4, pc}
 8004c98:	08005760 	.word	0x08005760
 8004c9c:	08004c09 	.word	0x08004c09

08004ca0 <__sfp>:
 8004ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca2:	4b1b      	ldr	r3, [pc, #108]	; (8004d10 <__sfp+0x70>)
 8004ca4:	681e      	ldr	r6, [r3, #0]
 8004ca6:	69b3      	ldr	r3, [r6, #24]
 8004ca8:	4607      	mov	r7, r0
 8004caa:	b913      	cbnz	r3, 8004cb2 <__sfp+0x12>
 8004cac:	4630      	mov	r0, r6
 8004cae:	f7ff ffc7 	bl	8004c40 <__sinit>
 8004cb2:	3648      	adds	r6, #72	; 0x48
 8004cb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	d503      	bpl.n	8004cc4 <__sfp+0x24>
 8004cbc:	6833      	ldr	r3, [r6, #0]
 8004cbe:	b133      	cbz	r3, 8004cce <__sfp+0x2e>
 8004cc0:	6836      	ldr	r6, [r6, #0]
 8004cc2:	e7f7      	b.n	8004cb4 <__sfp+0x14>
 8004cc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004cc8:	b16d      	cbz	r5, 8004ce6 <__sfp+0x46>
 8004cca:	3468      	adds	r4, #104	; 0x68
 8004ccc:	e7f4      	b.n	8004cb8 <__sfp+0x18>
 8004cce:	2104      	movs	r1, #4
 8004cd0:	4638      	mov	r0, r7
 8004cd2:	f7ff ff9f 	bl	8004c14 <__sfmoreglue>
 8004cd6:	6030      	str	r0, [r6, #0]
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	d1f1      	bne.n	8004cc0 <__sfp+0x20>
 8004cdc:	230c      	movs	r3, #12
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <__sfp+0x74>)
 8004ce8:	6665      	str	r5, [r4, #100]	; 0x64
 8004cea:	e9c4 5500 	strd	r5, r5, [r4]
 8004cee:	60a5      	str	r5, [r4, #8]
 8004cf0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004cf4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004cf8:	2208      	movs	r2, #8
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004d00:	f7ff fd69 	bl	80047d6 <memset>
 8004d04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004d08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004d0c:	e7e9      	b.n	8004ce2 <__sfp+0x42>
 8004d0e:	bf00      	nop
 8004d10:	08005760 	.word	0x08005760
 8004d14:	ffff0001 	.word	0xffff0001

08004d18 <_fwalk_reent>:
 8004d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d1c:	4680      	mov	r8, r0
 8004d1e:	4689      	mov	r9, r1
 8004d20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004d24:	2600      	movs	r6, #0
 8004d26:	b914      	cbnz	r4, 8004d2e <_fwalk_reent+0x16>
 8004d28:	4630      	mov	r0, r6
 8004d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d2e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004d32:	3f01      	subs	r7, #1
 8004d34:	d501      	bpl.n	8004d3a <_fwalk_reent+0x22>
 8004d36:	6824      	ldr	r4, [r4, #0]
 8004d38:	e7f5      	b.n	8004d26 <_fwalk_reent+0xe>
 8004d3a:	89ab      	ldrh	r3, [r5, #12]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d907      	bls.n	8004d50 <_fwalk_reent+0x38>
 8004d40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d44:	3301      	adds	r3, #1
 8004d46:	d003      	beq.n	8004d50 <_fwalk_reent+0x38>
 8004d48:	4629      	mov	r1, r5
 8004d4a:	4640      	mov	r0, r8
 8004d4c:	47c8      	blx	r9
 8004d4e:	4306      	orrs	r6, r0
 8004d50:	3568      	adds	r5, #104	; 0x68
 8004d52:	e7ee      	b.n	8004d32 <_fwalk_reent+0x1a>

08004d54 <__swhatbuf_r>:
 8004d54:	b570      	push	{r4, r5, r6, lr}
 8004d56:	460e      	mov	r6, r1
 8004d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d5c:	2900      	cmp	r1, #0
 8004d5e:	b096      	sub	sp, #88	; 0x58
 8004d60:	4614      	mov	r4, r2
 8004d62:	461d      	mov	r5, r3
 8004d64:	da07      	bge.n	8004d76 <__swhatbuf_r+0x22>
 8004d66:	2300      	movs	r3, #0
 8004d68:	602b      	str	r3, [r5, #0]
 8004d6a:	89b3      	ldrh	r3, [r6, #12]
 8004d6c:	061a      	lsls	r2, r3, #24
 8004d6e:	d410      	bmi.n	8004d92 <__swhatbuf_r+0x3e>
 8004d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d74:	e00e      	b.n	8004d94 <__swhatbuf_r+0x40>
 8004d76:	466a      	mov	r2, sp
 8004d78:	f000 fc36 	bl	80055e8 <_fstat_r>
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	dbf2      	blt.n	8004d66 <__swhatbuf_r+0x12>
 8004d80:	9a01      	ldr	r2, [sp, #4]
 8004d82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004d86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004d8a:	425a      	negs	r2, r3
 8004d8c:	415a      	adcs	r2, r3
 8004d8e:	602a      	str	r2, [r5, #0]
 8004d90:	e7ee      	b.n	8004d70 <__swhatbuf_r+0x1c>
 8004d92:	2340      	movs	r3, #64	; 0x40
 8004d94:	2000      	movs	r0, #0
 8004d96:	6023      	str	r3, [r4, #0]
 8004d98:	b016      	add	sp, #88	; 0x58
 8004d9a:	bd70      	pop	{r4, r5, r6, pc}

08004d9c <__smakebuf_r>:
 8004d9c:	898b      	ldrh	r3, [r1, #12]
 8004d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004da0:	079d      	lsls	r5, r3, #30
 8004da2:	4606      	mov	r6, r0
 8004da4:	460c      	mov	r4, r1
 8004da6:	d507      	bpl.n	8004db8 <__smakebuf_r+0x1c>
 8004da8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	6123      	str	r3, [r4, #16]
 8004db0:	2301      	movs	r3, #1
 8004db2:	6163      	str	r3, [r4, #20]
 8004db4:	b002      	add	sp, #8
 8004db6:	bd70      	pop	{r4, r5, r6, pc}
 8004db8:	ab01      	add	r3, sp, #4
 8004dba:	466a      	mov	r2, sp
 8004dbc:	f7ff ffca 	bl	8004d54 <__swhatbuf_r>
 8004dc0:	9900      	ldr	r1, [sp, #0]
 8004dc2:	4605      	mov	r5, r0
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	f000 f877 	bl	8004eb8 <_malloc_r>
 8004dca:	b948      	cbnz	r0, 8004de0 <__smakebuf_r+0x44>
 8004dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dd0:	059a      	lsls	r2, r3, #22
 8004dd2:	d4ef      	bmi.n	8004db4 <__smakebuf_r+0x18>
 8004dd4:	f023 0303 	bic.w	r3, r3, #3
 8004dd8:	f043 0302 	orr.w	r3, r3, #2
 8004ddc:	81a3      	strh	r3, [r4, #12]
 8004dde:	e7e3      	b.n	8004da8 <__smakebuf_r+0xc>
 8004de0:	4b0d      	ldr	r3, [pc, #52]	; (8004e18 <__smakebuf_r+0x7c>)
 8004de2:	62b3      	str	r3, [r6, #40]	; 0x28
 8004de4:	89a3      	ldrh	r3, [r4, #12]
 8004de6:	6020      	str	r0, [r4, #0]
 8004de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dec:	81a3      	strh	r3, [r4, #12]
 8004dee:	9b00      	ldr	r3, [sp, #0]
 8004df0:	6163      	str	r3, [r4, #20]
 8004df2:	9b01      	ldr	r3, [sp, #4]
 8004df4:	6120      	str	r0, [r4, #16]
 8004df6:	b15b      	cbz	r3, 8004e10 <__smakebuf_r+0x74>
 8004df8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	f000 fc05 	bl	800560c <_isatty_r>
 8004e02:	b128      	cbz	r0, 8004e10 <__smakebuf_r+0x74>
 8004e04:	89a3      	ldrh	r3, [r4, #12]
 8004e06:	f023 0303 	bic.w	r3, r3, #3
 8004e0a:	f043 0301 	orr.w	r3, r3, #1
 8004e0e:	81a3      	strh	r3, [r4, #12]
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	431d      	orrs	r5, r3
 8004e14:	81a5      	strh	r5, [r4, #12]
 8004e16:	e7cd      	b.n	8004db4 <__smakebuf_r+0x18>
 8004e18:	08004c09 	.word	0x08004c09

08004e1c <_free_r>:
 8004e1c:	b538      	push	{r3, r4, r5, lr}
 8004e1e:	4605      	mov	r5, r0
 8004e20:	2900      	cmp	r1, #0
 8004e22:	d045      	beq.n	8004eb0 <_free_r+0x94>
 8004e24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e28:	1f0c      	subs	r4, r1, #4
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	bfb8      	it	lt
 8004e2e:	18e4      	addlt	r4, r4, r3
 8004e30:	f000 fc0e 	bl	8005650 <__malloc_lock>
 8004e34:	4a1f      	ldr	r2, [pc, #124]	; (8004eb4 <_free_r+0x98>)
 8004e36:	6813      	ldr	r3, [r2, #0]
 8004e38:	4610      	mov	r0, r2
 8004e3a:	b933      	cbnz	r3, 8004e4a <_free_r+0x2e>
 8004e3c:	6063      	str	r3, [r4, #4]
 8004e3e:	6014      	str	r4, [r2, #0]
 8004e40:	4628      	mov	r0, r5
 8004e42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e46:	f000 bc04 	b.w	8005652 <__malloc_unlock>
 8004e4a:	42a3      	cmp	r3, r4
 8004e4c:	d90c      	bls.n	8004e68 <_free_r+0x4c>
 8004e4e:	6821      	ldr	r1, [r4, #0]
 8004e50:	1862      	adds	r2, r4, r1
 8004e52:	4293      	cmp	r3, r2
 8004e54:	bf04      	itt	eq
 8004e56:	681a      	ldreq	r2, [r3, #0]
 8004e58:	685b      	ldreq	r3, [r3, #4]
 8004e5a:	6063      	str	r3, [r4, #4]
 8004e5c:	bf04      	itt	eq
 8004e5e:	1852      	addeq	r2, r2, r1
 8004e60:	6022      	streq	r2, [r4, #0]
 8004e62:	6004      	str	r4, [r0, #0]
 8004e64:	e7ec      	b.n	8004e40 <_free_r+0x24>
 8004e66:	4613      	mov	r3, r2
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	b10a      	cbz	r2, 8004e70 <_free_r+0x54>
 8004e6c:	42a2      	cmp	r2, r4
 8004e6e:	d9fa      	bls.n	8004e66 <_free_r+0x4a>
 8004e70:	6819      	ldr	r1, [r3, #0]
 8004e72:	1858      	adds	r0, r3, r1
 8004e74:	42a0      	cmp	r0, r4
 8004e76:	d10b      	bne.n	8004e90 <_free_r+0x74>
 8004e78:	6820      	ldr	r0, [r4, #0]
 8004e7a:	4401      	add	r1, r0
 8004e7c:	1858      	adds	r0, r3, r1
 8004e7e:	4282      	cmp	r2, r0
 8004e80:	6019      	str	r1, [r3, #0]
 8004e82:	d1dd      	bne.n	8004e40 <_free_r+0x24>
 8004e84:	6810      	ldr	r0, [r2, #0]
 8004e86:	6852      	ldr	r2, [r2, #4]
 8004e88:	605a      	str	r2, [r3, #4]
 8004e8a:	4401      	add	r1, r0
 8004e8c:	6019      	str	r1, [r3, #0]
 8004e8e:	e7d7      	b.n	8004e40 <_free_r+0x24>
 8004e90:	d902      	bls.n	8004e98 <_free_r+0x7c>
 8004e92:	230c      	movs	r3, #12
 8004e94:	602b      	str	r3, [r5, #0]
 8004e96:	e7d3      	b.n	8004e40 <_free_r+0x24>
 8004e98:	6820      	ldr	r0, [r4, #0]
 8004e9a:	1821      	adds	r1, r4, r0
 8004e9c:	428a      	cmp	r2, r1
 8004e9e:	bf04      	itt	eq
 8004ea0:	6811      	ldreq	r1, [r2, #0]
 8004ea2:	6852      	ldreq	r2, [r2, #4]
 8004ea4:	6062      	str	r2, [r4, #4]
 8004ea6:	bf04      	itt	eq
 8004ea8:	1809      	addeq	r1, r1, r0
 8004eaa:	6021      	streq	r1, [r4, #0]
 8004eac:	605c      	str	r4, [r3, #4]
 8004eae:	e7c7      	b.n	8004e40 <_free_r+0x24>
 8004eb0:	bd38      	pop	{r3, r4, r5, pc}
 8004eb2:	bf00      	nop
 8004eb4:	2000499c 	.word	0x2000499c

08004eb8 <_malloc_r>:
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	1ccd      	adds	r5, r1, #3
 8004ebc:	f025 0503 	bic.w	r5, r5, #3
 8004ec0:	3508      	adds	r5, #8
 8004ec2:	2d0c      	cmp	r5, #12
 8004ec4:	bf38      	it	cc
 8004ec6:	250c      	movcc	r5, #12
 8004ec8:	2d00      	cmp	r5, #0
 8004eca:	4606      	mov	r6, r0
 8004ecc:	db01      	blt.n	8004ed2 <_malloc_r+0x1a>
 8004ece:	42a9      	cmp	r1, r5
 8004ed0:	d903      	bls.n	8004eda <_malloc_r+0x22>
 8004ed2:	230c      	movs	r3, #12
 8004ed4:	6033      	str	r3, [r6, #0]
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	bd70      	pop	{r4, r5, r6, pc}
 8004eda:	f000 fbb9 	bl	8005650 <__malloc_lock>
 8004ede:	4a21      	ldr	r2, [pc, #132]	; (8004f64 <_malloc_r+0xac>)
 8004ee0:	6814      	ldr	r4, [r2, #0]
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	b991      	cbnz	r1, 8004f0c <_malloc_r+0x54>
 8004ee6:	4c20      	ldr	r4, [pc, #128]	; (8004f68 <_malloc_r+0xb0>)
 8004ee8:	6823      	ldr	r3, [r4, #0]
 8004eea:	b91b      	cbnz	r3, 8004ef4 <_malloc_r+0x3c>
 8004eec:	4630      	mov	r0, r6
 8004eee:	f000 fb05 	bl	80054fc <_sbrk_r>
 8004ef2:	6020      	str	r0, [r4, #0]
 8004ef4:	4629      	mov	r1, r5
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f000 fb00 	bl	80054fc <_sbrk_r>
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	d124      	bne.n	8004f4a <_malloc_r+0x92>
 8004f00:	230c      	movs	r3, #12
 8004f02:	6033      	str	r3, [r6, #0]
 8004f04:	4630      	mov	r0, r6
 8004f06:	f000 fba4 	bl	8005652 <__malloc_unlock>
 8004f0a:	e7e4      	b.n	8004ed6 <_malloc_r+0x1e>
 8004f0c:	680b      	ldr	r3, [r1, #0]
 8004f0e:	1b5b      	subs	r3, r3, r5
 8004f10:	d418      	bmi.n	8004f44 <_malloc_r+0x8c>
 8004f12:	2b0b      	cmp	r3, #11
 8004f14:	d90f      	bls.n	8004f36 <_malloc_r+0x7e>
 8004f16:	600b      	str	r3, [r1, #0]
 8004f18:	50cd      	str	r5, [r1, r3]
 8004f1a:	18cc      	adds	r4, r1, r3
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	f000 fb98 	bl	8005652 <__malloc_unlock>
 8004f22:	f104 000b 	add.w	r0, r4, #11
 8004f26:	1d23      	adds	r3, r4, #4
 8004f28:	f020 0007 	bic.w	r0, r0, #7
 8004f2c:	1ac3      	subs	r3, r0, r3
 8004f2e:	d0d3      	beq.n	8004ed8 <_malloc_r+0x20>
 8004f30:	425a      	negs	r2, r3
 8004f32:	50e2      	str	r2, [r4, r3]
 8004f34:	e7d0      	b.n	8004ed8 <_malloc_r+0x20>
 8004f36:	428c      	cmp	r4, r1
 8004f38:	684b      	ldr	r3, [r1, #4]
 8004f3a:	bf16      	itet	ne
 8004f3c:	6063      	strne	r3, [r4, #4]
 8004f3e:	6013      	streq	r3, [r2, #0]
 8004f40:	460c      	movne	r4, r1
 8004f42:	e7eb      	b.n	8004f1c <_malloc_r+0x64>
 8004f44:	460c      	mov	r4, r1
 8004f46:	6849      	ldr	r1, [r1, #4]
 8004f48:	e7cc      	b.n	8004ee4 <_malloc_r+0x2c>
 8004f4a:	1cc4      	adds	r4, r0, #3
 8004f4c:	f024 0403 	bic.w	r4, r4, #3
 8004f50:	42a0      	cmp	r0, r4
 8004f52:	d005      	beq.n	8004f60 <_malloc_r+0xa8>
 8004f54:	1a21      	subs	r1, r4, r0
 8004f56:	4630      	mov	r0, r6
 8004f58:	f000 fad0 	bl	80054fc <_sbrk_r>
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	d0cf      	beq.n	8004f00 <_malloc_r+0x48>
 8004f60:	6025      	str	r5, [r4, #0]
 8004f62:	e7db      	b.n	8004f1c <_malloc_r+0x64>
 8004f64:	2000499c 	.word	0x2000499c
 8004f68:	200049a0 	.word	0x200049a0

08004f6c <__sfputc_r>:
 8004f6c:	6893      	ldr	r3, [r2, #8]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	b410      	push	{r4}
 8004f74:	6093      	str	r3, [r2, #8]
 8004f76:	da08      	bge.n	8004f8a <__sfputc_r+0x1e>
 8004f78:	6994      	ldr	r4, [r2, #24]
 8004f7a:	42a3      	cmp	r3, r4
 8004f7c:	db01      	blt.n	8004f82 <__sfputc_r+0x16>
 8004f7e:	290a      	cmp	r1, #10
 8004f80:	d103      	bne.n	8004f8a <__sfputc_r+0x1e>
 8004f82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f86:	f7ff bcab 	b.w	80048e0 <__swbuf_r>
 8004f8a:	6813      	ldr	r3, [r2, #0]
 8004f8c:	1c58      	adds	r0, r3, #1
 8004f8e:	6010      	str	r0, [r2, #0]
 8004f90:	7019      	strb	r1, [r3, #0]
 8004f92:	4608      	mov	r0, r1
 8004f94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <__sfputs_r>:
 8004f9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9c:	4606      	mov	r6, r0
 8004f9e:	460f      	mov	r7, r1
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	18d5      	adds	r5, r2, r3
 8004fa4:	42ac      	cmp	r4, r5
 8004fa6:	d101      	bne.n	8004fac <__sfputs_r+0x12>
 8004fa8:	2000      	movs	r0, #0
 8004faa:	e007      	b.n	8004fbc <__sfputs_r+0x22>
 8004fac:	463a      	mov	r2, r7
 8004fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	f7ff ffda 	bl	8004f6c <__sfputc_r>
 8004fb8:	1c43      	adds	r3, r0, #1
 8004fba:	d1f3      	bne.n	8004fa4 <__sfputs_r+0xa>
 8004fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fc0 <_vfiprintf_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	b09d      	sub	sp, #116	; 0x74
 8004fc8:	4617      	mov	r7, r2
 8004fca:	461d      	mov	r5, r3
 8004fcc:	4606      	mov	r6, r0
 8004fce:	b118      	cbz	r0, 8004fd8 <_vfiprintf_r+0x18>
 8004fd0:	6983      	ldr	r3, [r0, #24]
 8004fd2:	b90b      	cbnz	r3, 8004fd8 <_vfiprintf_r+0x18>
 8004fd4:	f7ff fe34 	bl	8004c40 <__sinit>
 8004fd8:	4b7c      	ldr	r3, [pc, #496]	; (80051cc <_vfiprintf_r+0x20c>)
 8004fda:	429c      	cmp	r4, r3
 8004fdc:	d158      	bne.n	8005090 <_vfiprintf_r+0xd0>
 8004fde:	6874      	ldr	r4, [r6, #4]
 8004fe0:	89a3      	ldrh	r3, [r4, #12]
 8004fe2:	0718      	lsls	r0, r3, #28
 8004fe4:	d55e      	bpl.n	80050a4 <_vfiprintf_r+0xe4>
 8004fe6:	6923      	ldr	r3, [r4, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d05b      	beq.n	80050a4 <_vfiprintf_r+0xe4>
 8004fec:	2300      	movs	r3, #0
 8004fee:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff0:	2320      	movs	r3, #32
 8004ff2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ff6:	2330      	movs	r3, #48	; 0x30
 8004ff8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ffc:	9503      	str	r5, [sp, #12]
 8004ffe:	f04f 0b01 	mov.w	fp, #1
 8005002:	46b8      	mov	r8, r7
 8005004:	4645      	mov	r5, r8
 8005006:	f815 3b01 	ldrb.w	r3, [r5], #1
 800500a:	b10b      	cbz	r3, 8005010 <_vfiprintf_r+0x50>
 800500c:	2b25      	cmp	r3, #37	; 0x25
 800500e:	d154      	bne.n	80050ba <_vfiprintf_r+0xfa>
 8005010:	ebb8 0a07 	subs.w	sl, r8, r7
 8005014:	d00b      	beq.n	800502e <_vfiprintf_r+0x6e>
 8005016:	4653      	mov	r3, sl
 8005018:	463a      	mov	r2, r7
 800501a:	4621      	mov	r1, r4
 800501c:	4630      	mov	r0, r6
 800501e:	f7ff ffbc 	bl	8004f9a <__sfputs_r>
 8005022:	3001      	adds	r0, #1
 8005024:	f000 80c2 	beq.w	80051ac <_vfiprintf_r+0x1ec>
 8005028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800502a:	4453      	add	r3, sl
 800502c:	9309      	str	r3, [sp, #36]	; 0x24
 800502e:	f898 3000 	ldrb.w	r3, [r8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 80ba 	beq.w	80051ac <_vfiprintf_r+0x1ec>
 8005038:	2300      	movs	r3, #0
 800503a:	f04f 32ff 	mov.w	r2, #4294967295
 800503e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005042:	9304      	str	r3, [sp, #16]
 8005044:	9307      	str	r3, [sp, #28]
 8005046:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800504a:	931a      	str	r3, [sp, #104]	; 0x68
 800504c:	46a8      	mov	r8, r5
 800504e:	2205      	movs	r2, #5
 8005050:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005054:	485e      	ldr	r0, [pc, #376]	; (80051d0 <_vfiprintf_r+0x210>)
 8005056:	f7fb f8cb 	bl	80001f0 <memchr>
 800505a:	9b04      	ldr	r3, [sp, #16]
 800505c:	bb78      	cbnz	r0, 80050be <_vfiprintf_r+0xfe>
 800505e:	06d9      	lsls	r1, r3, #27
 8005060:	bf44      	itt	mi
 8005062:	2220      	movmi	r2, #32
 8005064:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005068:	071a      	lsls	r2, r3, #28
 800506a:	bf44      	itt	mi
 800506c:	222b      	movmi	r2, #43	; 0x2b
 800506e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005072:	782a      	ldrb	r2, [r5, #0]
 8005074:	2a2a      	cmp	r2, #42	; 0x2a
 8005076:	d02a      	beq.n	80050ce <_vfiprintf_r+0x10e>
 8005078:	9a07      	ldr	r2, [sp, #28]
 800507a:	46a8      	mov	r8, r5
 800507c:	2000      	movs	r0, #0
 800507e:	250a      	movs	r5, #10
 8005080:	4641      	mov	r1, r8
 8005082:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005086:	3b30      	subs	r3, #48	; 0x30
 8005088:	2b09      	cmp	r3, #9
 800508a:	d969      	bls.n	8005160 <_vfiprintf_r+0x1a0>
 800508c:	b360      	cbz	r0, 80050e8 <_vfiprintf_r+0x128>
 800508e:	e024      	b.n	80050da <_vfiprintf_r+0x11a>
 8005090:	4b50      	ldr	r3, [pc, #320]	; (80051d4 <_vfiprintf_r+0x214>)
 8005092:	429c      	cmp	r4, r3
 8005094:	d101      	bne.n	800509a <_vfiprintf_r+0xda>
 8005096:	68b4      	ldr	r4, [r6, #8]
 8005098:	e7a2      	b.n	8004fe0 <_vfiprintf_r+0x20>
 800509a:	4b4f      	ldr	r3, [pc, #316]	; (80051d8 <_vfiprintf_r+0x218>)
 800509c:	429c      	cmp	r4, r3
 800509e:	bf08      	it	eq
 80050a0:	68f4      	ldreq	r4, [r6, #12]
 80050a2:	e79d      	b.n	8004fe0 <_vfiprintf_r+0x20>
 80050a4:	4621      	mov	r1, r4
 80050a6:	4630      	mov	r0, r6
 80050a8:	f7ff fc6c 	bl	8004984 <__swsetup_r>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d09d      	beq.n	8004fec <_vfiprintf_r+0x2c>
 80050b0:	f04f 30ff 	mov.w	r0, #4294967295
 80050b4:	b01d      	add	sp, #116	; 0x74
 80050b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ba:	46a8      	mov	r8, r5
 80050bc:	e7a2      	b.n	8005004 <_vfiprintf_r+0x44>
 80050be:	4a44      	ldr	r2, [pc, #272]	; (80051d0 <_vfiprintf_r+0x210>)
 80050c0:	1a80      	subs	r0, r0, r2
 80050c2:	fa0b f000 	lsl.w	r0, fp, r0
 80050c6:	4318      	orrs	r0, r3
 80050c8:	9004      	str	r0, [sp, #16]
 80050ca:	4645      	mov	r5, r8
 80050cc:	e7be      	b.n	800504c <_vfiprintf_r+0x8c>
 80050ce:	9a03      	ldr	r2, [sp, #12]
 80050d0:	1d11      	adds	r1, r2, #4
 80050d2:	6812      	ldr	r2, [r2, #0]
 80050d4:	9103      	str	r1, [sp, #12]
 80050d6:	2a00      	cmp	r2, #0
 80050d8:	db01      	blt.n	80050de <_vfiprintf_r+0x11e>
 80050da:	9207      	str	r2, [sp, #28]
 80050dc:	e004      	b.n	80050e8 <_vfiprintf_r+0x128>
 80050de:	4252      	negs	r2, r2
 80050e0:	f043 0302 	orr.w	r3, r3, #2
 80050e4:	9207      	str	r2, [sp, #28]
 80050e6:	9304      	str	r3, [sp, #16]
 80050e8:	f898 3000 	ldrb.w	r3, [r8]
 80050ec:	2b2e      	cmp	r3, #46	; 0x2e
 80050ee:	d10e      	bne.n	800510e <_vfiprintf_r+0x14e>
 80050f0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80050f4:	2b2a      	cmp	r3, #42	; 0x2a
 80050f6:	d138      	bne.n	800516a <_vfiprintf_r+0x1aa>
 80050f8:	9b03      	ldr	r3, [sp, #12]
 80050fa:	1d1a      	adds	r2, r3, #4
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	9203      	str	r2, [sp, #12]
 8005100:	2b00      	cmp	r3, #0
 8005102:	bfb8      	it	lt
 8005104:	f04f 33ff 	movlt.w	r3, #4294967295
 8005108:	f108 0802 	add.w	r8, r8, #2
 800510c:	9305      	str	r3, [sp, #20]
 800510e:	4d33      	ldr	r5, [pc, #204]	; (80051dc <_vfiprintf_r+0x21c>)
 8005110:	f898 1000 	ldrb.w	r1, [r8]
 8005114:	2203      	movs	r2, #3
 8005116:	4628      	mov	r0, r5
 8005118:	f7fb f86a 	bl	80001f0 <memchr>
 800511c:	b140      	cbz	r0, 8005130 <_vfiprintf_r+0x170>
 800511e:	2340      	movs	r3, #64	; 0x40
 8005120:	1b40      	subs	r0, r0, r5
 8005122:	fa03 f000 	lsl.w	r0, r3, r0
 8005126:	9b04      	ldr	r3, [sp, #16]
 8005128:	4303      	orrs	r3, r0
 800512a:	f108 0801 	add.w	r8, r8, #1
 800512e:	9304      	str	r3, [sp, #16]
 8005130:	f898 1000 	ldrb.w	r1, [r8]
 8005134:	482a      	ldr	r0, [pc, #168]	; (80051e0 <_vfiprintf_r+0x220>)
 8005136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800513a:	2206      	movs	r2, #6
 800513c:	f108 0701 	add.w	r7, r8, #1
 8005140:	f7fb f856 	bl	80001f0 <memchr>
 8005144:	2800      	cmp	r0, #0
 8005146:	d037      	beq.n	80051b8 <_vfiprintf_r+0x1f8>
 8005148:	4b26      	ldr	r3, [pc, #152]	; (80051e4 <_vfiprintf_r+0x224>)
 800514a:	bb1b      	cbnz	r3, 8005194 <_vfiprintf_r+0x1d4>
 800514c:	9b03      	ldr	r3, [sp, #12]
 800514e:	3307      	adds	r3, #7
 8005150:	f023 0307 	bic.w	r3, r3, #7
 8005154:	3308      	adds	r3, #8
 8005156:	9303      	str	r3, [sp, #12]
 8005158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800515a:	444b      	add	r3, r9
 800515c:	9309      	str	r3, [sp, #36]	; 0x24
 800515e:	e750      	b.n	8005002 <_vfiprintf_r+0x42>
 8005160:	fb05 3202 	mla	r2, r5, r2, r3
 8005164:	2001      	movs	r0, #1
 8005166:	4688      	mov	r8, r1
 8005168:	e78a      	b.n	8005080 <_vfiprintf_r+0xc0>
 800516a:	2300      	movs	r3, #0
 800516c:	f108 0801 	add.w	r8, r8, #1
 8005170:	9305      	str	r3, [sp, #20]
 8005172:	4619      	mov	r1, r3
 8005174:	250a      	movs	r5, #10
 8005176:	4640      	mov	r0, r8
 8005178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800517c:	3a30      	subs	r2, #48	; 0x30
 800517e:	2a09      	cmp	r2, #9
 8005180:	d903      	bls.n	800518a <_vfiprintf_r+0x1ca>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0c3      	beq.n	800510e <_vfiprintf_r+0x14e>
 8005186:	9105      	str	r1, [sp, #20]
 8005188:	e7c1      	b.n	800510e <_vfiprintf_r+0x14e>
 800518a:	fb05 2101 	mla	r1, r5, r1, r2
 800518e:	2301      	movs	r3, #1
 8005190:	4680      	mov	r8, r0
 8005192:	e7f0      	b.n	8005176 <_vfiprintf_r+0x1b6>
 8005194:	ab03      	add	r3, sp, #12
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	4622      	mov	r2, r4
 800519a:	4b13      	ldr	r3, [pc, #76]	; (80051e8 <_vfiprintf_r+0x228>)
 800519c:	a904      	add	r1, sp, #16
 800519e:	4630      	mov	r0, r6
 80051a0:	f3af 8000 	nop.w
 80051a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80051a8:	4681      	mov	r9, r0
 80051aa:	d1d5      	bne.n	8005158 <_vfiprintf_r+0x198>
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	065b      	lsls	r3, r3, #25
 80051b0:	f53f af7e 	bmi.w	80050b0 <_vfiprintf_r+0xf0>
 80051b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051b6:	e77d      	b.n	80050b4 <_vfiprintf_r+0xf4>
 80051b8:	ab03      	add	r3, sp, #12
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	4622      	mov	r2, r4
 80051be:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <_vfiprintf_r+0x228>)
 80051c0:	a904      	add	r1, sp, #16
 80051c2:	4630      	mov	r0, r6
 80051c4:	f000 f888 	bl	80052d8 <_printf_i>
 80051c8:	e7ec      	b.n	80051a4 <_vfiprintf_r+0x1e4>
 80051ca:	bf00      	nop
 80051cc:	08005784 	.word	0x08005784
 80051d0:	080057c4 	.word	0x080057c4
 80051d4:	080057a4 	.word	0x080057a4
 80051d8:	08005764 	.word	0x08005764
 80051dc:	080057ca 	.word	0x080057ca
 80051e0:	080057ce 	.word	0x080057ce
 80051e4:	00000000 	.word	0x00000000
 80051e8:	08004f9b 	.word	0x08004f9b

080051ec <_printf_common>:
 80051ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f0:	4691      	mov	r9, r2
 80051f2:	461f      	mov	r7, r3
 80051f4:	688a      	ldr	r2, [r1, #8]
 80051f6:	690b      	ldr	r3, [r1, #16]
 80051f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051fc:	4293      	cmp	r3, r2
 80051fe:	bfb8      	it	lt
 8005200:	4613      	movlt	r3, r2
 8005202:	f8c9 3000 	str.w	r3, [r9]
 8005206:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800520a:	4606      	mov	r6, r0
 800520c:	460c      	mov	r4, r1
 800520e:	b112      	cbz	r2, 8005216 <_printf_common+0x2a>
 8005210:	3301      	adds	r3, #1
 8005212:	f8c9 3000 	str.w	r3, [r9]
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	0699      	lsls	r1, r3, #26
 800521a:	bf42      	ittt	mi
 800521c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005220:	3302      	addmi	r3, #2
 8005222:	f8c9 3000 	strmi.w	r3, [r9]
 8005226:	6825      	ldr	r5, [r4, #0]
 8005228:	f015 0506 	ands.w	r5, r5, #6
 800522c:	d107      	bne.n	800523e <_printf_common+0x52>
 800522e:	f104 0a19 	add.w	sl, r4, #25
 8005232:	68e3      	ldr	r3, [r4, #12]
 8005234:	f8d9 2000 	ldr.w	r2, [r9]
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	42ab      	cmp	r3, r5
 800523c:	dc28      	bgt.n	8005290 <_printf_common+0xa4>
 800523e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005242:	6822      	ldr	r2, [r4, #0]
 8005244:	3300      	adds	r3, #0
 8005246:	bf18      	it	ne
 8005248:	2301      	movne	r3, #1
 800524a:	0692      	lsls	r2, r2, #26
 800524c:	d42d      	bmi.n	80052aa <_printf_common+0xbe>
 800524e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005252:	4639      	mov	r1, r7
 8005254:	4630      	mov	r0, r6
 8005256:	47c0      	blx	r8
 8005258:	3001      	adds	r0, #1
 800525a:	d020      	beq.n	800529e <_printf_common+0xb2>
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	68e5      	ldr	r5, [r4, #12]
 8005260:	f8d9 2000 	ldr.w	r2, [r9]
 8005264:	f003 0306 	and.w	r3, r3, #6
 8005268:	2b04      	cmp	r3, #4
 800526a:	bf08      	it	eq
 800526c:	1aad      	subeq	r5, r5, r2
 800526e:	68a3      	ldr	r3, [r4, #8]
 8005270:	6922      	ldr	r2, [r4, #16]
 8005272:	bf0c      	ite	eq
 8005274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005278:	2500      	movne	r5, #0
 800527a:	4293      	cmp	r3, r2
 800527c:	bfc4      	itt	gt
 800527e:	1a9b      	subgt	r3, r3, r2
 8005280:	18ed      	addgt	r5, r5, r3
 8005282:	f04f 0900 	mov.w	r9, #0
 8005286:	341a      	adds	r4, #26
 8005288:	454d      	cmp	r5, r9
 800528a:	d11a      	bne.n	80052c2 <_printf_common+0xd6>
 800528c:	2000      	movs	r0, #0
 800528e:	e008      	b.n	80052a2 <_printf_common+0xb6>
 8005290:	2301      	movs	r3, #1
 8005292:	4652      	mov	r2, sl
 8005294:	4639      	mov	r1, r7
 8005296:	4630      	mov	r0, r6
 8005298:	47c0      	blx	r8
 800529a:	3001      	adds	r0, #1
 800529c:	d103      	bne.n	80052a6 <_printf_common+0xba>
 800529e:	f04f 30ff 	mov.w	r0, #4294967295
 80052a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a6:	3501      	adds	r5, #1
 80052a8:	e7c3      	b.n	8005232 <_printf_common+0x46>
 80052aa:	18e1      	adds	r1, r4, r3
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	2030      	movs	r0, #48	; 0x30
 80052b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052b4:	4422      	add	r2, r4
 80052b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052be:	3302      	adds	r3, #2
 80052c0:	e7c5      	b.n	800524e <_printf_common+0x62>
 80052c2:	2301      	movs	r3, #1
 80052c4:	4622      	mov	r2, r4
 80052c6:	4639      	mov	r1, r7
 80052c8:	4630      	mov	r0, r6
 80052ca:	47c0      	blx	r8
 80052cc:	3001      	adds	r0, #1
 80052ce:	d0e6      	beq.n	800529e <_printf_common+0xb2>
 80052d0:	f109 0901 	add.w	r9, r9, #1
 80052d4:	e7d8      	b.n	8005288 <_printf_common+0x9c>
	...

080052d8 <_printf_i>:
 80052d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80052e0:	460c      	mov	r4, r1
 80052e2:	7e09      	ldrb	r1, [r1, #24]
 80052e4:	b085      	sub	sp, #20
 80052e6:	296e      	cmp	r1, #110	; 0x6e
 80052e8:	4617      	mov	r7, r2
 80052ea:	4606      	mov	r6, r0
 80052ec:	4698      	mov	r8, r3
 80052ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052f0:	f000 80b3 	beq.w	800545a <_printf_i+0x182>
 80052f4:	d822      	bhi.n	800533c <_printf_i+0x64>
 80052f6:	2963      	cmp	r1, #99	; 0x63
 80052f8:	d036      	beq.n	8005368 <_printf_i+0x90>
 80052fa:	d80a      	bhi.n	8005312 <_printf_i+0x3a>
 80052fc:	2900      	cmp	r1, #0
 80052fe:	f000 80b9 	beq.w	8005474 <_printf_i+0x19c>
 8005302:	2958      	cmp	r1, #88	; 0x58
 8005304:	f000 8083 	beq.w	800540e <_printf_i+0x136>
 8005308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800530c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005310:	e032      	b.n	8005378 <_printf_i+0xa0>
 8005312:	2964      	cmp	r1, #100	; 0x64
 8005314:	d001      	beq.n	800531a <_printf_i+0x42>
 8005316:	2969      	cmp	r1, #105	; 0x69
 8005318:	d1f6      	bne.n	8005308 <_printf_i+0x30>
 800531a:	6820      	ldr	r0, [r4, #0]
 800531c:	6813      	ldr	r3, [r2, #0]
 800531e:	0605      	lsls	r5, r0, #24
 8005320:	f103 0104 	add.w	r1, r3, #4
 8005324:	d52a      	bpl.n	800537c <_printf_i+0xa4>
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6011      	str	r1, [r2, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	da03      	bge.n	8005336 <_printf_i+0x5e>
 800532e:	222d      	movs	r2, #45	; 0x2d
 8005330:	425b      	negs	r3, r3
 8005332:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005336:	486f      	ldr	r0, [pc, #444]	; (80054f4 <_printf_i+0x21c>)
 8005338:	220a      	movs	r2, #10
 800533a:	e039      	b.n	80053b0 <_printf_i+0xd8>
 800533c:	2973      	cmp	r1, #115	; 0x73
 800533e:	f000 809d 	beq.w	800547c <_printf_i+0x1a4>
 8005342:	d808      	bhi.n	8005356 <_printf_i+0x7e>
 8005344:	296f      	cmp	r1, #111	; 0x6f
 8005346:	d020      	beq.n	800538a <_printf_i+0xb2>
 8005348:	2970      	cmp	r1, #112	; 0x70
 800534a:	d1dd      	bne.n	8005308 <_printf_i+0x30>
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	f043 0320 	orr.w	r3, r3, #32
 8005352:	6023      	str	r3, [r4, #0]
 8005354:	e003      	b.n	800535e <_printf_i+0x86>
 8005356:	2975      	cmp	r1, #117	; 0x75
 8005358:	d017      	beq.n	800538a <_printf_i+0xb2>
 800535a:	2978      	cmp	r1, #120	; 0x78
 800535c:	d1d4      	bne.n	8005308 <_printf_i+0x30>
 800535e:	2378      	movs	r3, #120	; 0x78
 8005360:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005364:	4864      	ldr	r0, [pc, #400]	; (80054f8 <_printf_i+0x220>)
 8005366:	e055      	b.n	8005414 <_printf_i+0x13c>
 8005368:	6813      	ldr	r3, [r2, #0]
 800536a:	1d19      	adds	r1, r3, #4
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6011      	str	r1, [r2, #0]
 8005370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005374:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005378:	2301      	movs	r3, #1
 800537a:	e08c      	b.n	8005496 <_printf_i+0x1be>
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6011      	str	r1, [r2, #0]
 8005380:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005384:	bf18      	it	ne
 8005386:	b21b      	sxthne	r3, r3
 8005388:	e7cf      	b.n	800532a <_printf_i+0x52>
 800538a:	6813      	ldr	r3, [r2, #0]
 800538c:	6825      	ldr	r5, [r4, #0]
 800538e:	1d18      	adds	r0, r3, #4
 8005390:	6010      	str	r0, [r2, #0]
 8005392:	0628      	lsls	r0, r5, #24
 8005394:	d501      	bpl.n	800539a <_printf_i+0xc2>
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	e002      	b.n	80053a0 <_printf_i+0xc8>
 800539a:	0668      	lsls	r0, r5, #25
 800539c:	d5fb      	bpl.n	8005396 <_printf_i+0xbe>
 800539e:	881b      	ldrh	r3, [r3, #0]
 80053a0:	4854      	ldr	r0, [pc, #336]	; (80054f4 <_printf_i+0x21c>)
 80053a2:	296f      	cmp	r1, #111	; 0x6f
 80053a4:	bf14      	ite	ne
 80053a6:	220a      	movne	r2, #10
 80053a8:	2208      	moveq	r2, #8
 80053aa:	2100      	movs	r1, #0
 80053ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053b0:	6865      	ldr	r5, [r4, #4]
 80053b2:	60a5      	str	r5, [r4, #8]
 80053b4:	2d00      	cmp	r5, #0
 80053b6:	f2c0 8095 	blt.w	80054e4 <_printf_i+0x20c>
 80053ba:	6821      	ldr	r1, [r4, #0]
 80053bc:	f021 0104 	bic.w	r1, r1, #4
 80053c0:	6021      	str	r1, [r4, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d13d      	bne.n	8005442 <_printf_i+0x16a>
 80053c6:	2d00      	cmp	r5, #0
 80053c8:	f040 808e 	bne.w	80054e8 <_printf_i+0x210>
 80053cc:	4665      	mov	r5, ip
 80053ce:	2a08      	cmp	r2, #8
 80053d0:	d10b      	bne.n	80053ea <_printf_i+0x112>
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	07db      	lsls	r3, r3, #31
 80053d6:	d508      	bpl.n	80053ea <_printf_i+0x112>
 80053d8:	6923      	ldr	r3, [r4, #16]
 80053da:	6862      	ldr	r2, [r4, #4]
 80053dc:	429a      	cmp	r2, r3
 80053de:	bfde      	ittt	le
 80053e0:	2330      	movle	r3, #48	; 0x30
 80053e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80053ea:	ebac 0305 	sub.w	r3, ip, r5
 80053ee:	6123      	str	r3, [r4, #16]
 80053f0:	f8cd 8000 	str.w	r8, [sp]
 80053f4:	463b      	mov	r3, r7
 80053f6:	aa03      	add	r2, sp, #12
 80053f8:	4621      	mov	r1, r4
 80053fa:	4630      	mov	r0, r6
 80053fc:	f7ff fef6 	bl	80051ec <_printf_common>
 8005400:	3001      	adds	r0, #1
 8005402:	d14d      	bne.n	80054a0 <_printf_i+0x1c8>
 8005404:	f04f 30ff 	mov.w	r0, #4294967295
 8005408:	b005      	add	sp, #20
 800540a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800540e:	4839      	ldr	r0, [pc, #228]	; (80054f4 <_printf_i+0x21c>)
 8005410:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005414:	6813      	ldr	r3, [r2, #0]
 8005416:	6821      	ldr	r1, [r4, #0]
 8005418:	1d1d      	adds	r5, r3, #4
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6015      	str	r5, [r2, #0]
 800541e:	060a      	lsls	r2, r1, #24
 8005420:	d50b      	bpl.n	800543a <_printf_i+0x162>
 8005422:	07ca      	lsls	r2, r1, #31
 8005424:	bf44      	itt	mi
 8005426:	f041 0120 	orrmi.w	r1, r1, #32
 800542a:	6021      	strmi	r1, [r4, #0]
 800542c:	b91b      	cbnz	r3, 8005436 <_printf_i+0x15e>
 800542e:	6822      	ldr	r2, [r4, #0]
 8005430:	f022 0220 	bic.w	r2, r2, #32
 8005434:	6022      	str	r2, [r4, #0]
 8005436:	2210      	movs	r2, #16
 8005438:	e7b7      	b.n	80053aa <_printf_i+0xd2>
 800543a:	064d      	lsls	r5, r1, #25
 800543c:	bf48      	it	mi
 800543e:	b29b      	uxthmi	r3, r3
 8005440:	e7ef      	b.n	8005422 <_printf_i+0x14a>
 8005442:	4665      	mov	r5, ip
 8005444:	fbb3 f1f2 	udiv	r1, r3, r2
 8005448:	fb02 3311 	mls	r3, r2, r1, r3
 800544c:	5cc3      	ldrb	r3, [r0, r3]
 800544e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005452:	460b      	mov	r3, r1
 8005454:	2900      	cmp	r1, #0
 8005456:	d1f5      	bne.n	8005444 <_printf_i+0x16c>
 8005458:	e7b9      	b.n	80053ce <_printf_i+0xf6>
 800545a:	6813      	ldr	r3, [r2, #0]
 800545c:	6825      	ldr	r5, [r4, #0]
 800545e:	6961      	ldr	r1, [r4, #20]
 8005460:	1d18      	adds	r0, r3, #4
 8005462:	6010      	str	r0, [r2, #0]
 8005464:	0628      	lsls	r0, r5, #24
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	d501      	bpl.n	800546e <_printf_i+0x196>
 800546a:	6019      	str	r1, [r3, #0]
 800546c:	e002      	b.n	8005474 <_printf_i+0x19c>
 800546e:	066a      	lsls	r2, r5, #25
 8005470:	d5fb      	bpl.n	800546a <_printf_i+0x192>
 8005472:	8019      	strh	r1, [r3, #0]
 8005474:	2300      	movs	r3, #0
 8005476:	6123      	str	r3, [r4, #16]
 8005478:	4665      	mov	r5, ip
 800547a:	e7b9      	b.n	80053f0 <_printf_i+0x118>
 800547c:	6813      	ldr	r3, [r2, #0]
 800547e:	1d19      	adds	r1, r3, #4
 8005480:	6011      	str	r1, [r2, #0]
 8005482:	681d      	ldr	r5, [r3, #0]
 8005484:	6862      	ldr	r2, [r4, #4]
 8005486:	2100      	movs	r1, #0
 8005488:	4628      	mov	r0, r5
 800548a:	f7fa feb1 	bl	80001f0 <memchr>
 800548e:	b108      	cbz	r0, 8005494 <_printf_i+0x1bc>
 8005490:	1b40      	subs	r0, r0, r5
 8005492:	6060      	str	r0, [r4, #4]
 8005494:	6863      	ldr	r3, [r4, #4]
 8005496:	6123      	str	r3, [r4, #16]
 8005498:	2300      	movs	r3, #0
 800549a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800549e:	e7a7      	b.n	80053f0 <_printf_i+0x118>
 80054a0:	6923      	ldr	r3, [r4, #16]
 80054a2:	462a      	mov	r2, r5
 80054a4:	4639      	mov	r1, r7
 80054a6:	4630      	mov	r0, r6
 80054a8:	47c0      	blx	r8
 80054aa:	3001      	adds	r0, #1
 80054ac:	d0aa      	beq.n	8005404 <_printf_i+0x12c>
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	079b      	lsls	r3, r3, #30
 80054b2:	d413      	bmi.n	80054dc <_printf_i+0x204>
 80054b4:	68e0      	ldr	r0, [r4, #12]
 80054b6:	9b03      	ldr	r3, [sp, #12]
 80054b8:	4298      	cmp	r0, r3
 80054ba:	bfb8      	it	lt
 80054bc:	4618      	movlt	r0, r3
 80054be:	e7a3      	b.n	8005408 <_printf_i+0x130>
 80054c0:	2301      	movs	r3, #1
 80054c2:	464a      	mov	r2, r9
 80054c4:	4639      	mov	r1, r7
 80054c6:	4630      	mov	r0, r6
 80054c8:	47c0      	blx	r8
 80054ca:	3001      	adds	r0, #1
 80054cc:	d09a      	beq.n	8005404 <_printf_i+0x12c>
 80054ce:	3501      	adds	r5, #1
 80054d0:	68e3      	ldr	r3, [r4, #12]
 80054d2:	9a03      	ldr	r2, [sp, #12]
 80054d4:	1a9b      	subs	r3, r3, r2
 80054d6:	42ab      	cmp	r3, r5
 80054d8:	dcf2      	bgt.n	80054c0 <_printf_i+0x1e8>
 80054da:	e7eb      	b.n	80054b4 <_printf_i+0x1dc>
 80054dc:	2500      	movs	r5, #0
 80054de:	f104 0919 	add.w	r9, r4, #25
 80054e2:	e7f5      	b.n	80054d0 <_printf_i+0x1f8>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1ac      	bne.n	8005442 <_printf_i+0x16a>
 80054e8:	7803      	ldrb	r3, [r0, #0]
 80054ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054f2:	e76c      	b.n	80053ce <_printf_i+0xf6>
 80054f4:	080057d5 	.word	0x080057d5
 80054f8:	080057e6 	.word	0x080057e6

080054fc <_sbrk_r>:
 80054fc:	b538      	push	{r3, r4, r5, lr}
 80054fe:	4c06      	ldr	r4, [pc, #24]	; (8005518 <_sbrk_r+0x1c>)
 8005500:	2300      	movs	r3, #0
 8005502:	4605      	mov	r5, r0
 8005504:	4608      	mov	r0, r1
 8005506:	6023      	str	r3, [r4, #0]
 8005508:	f7fb fa1a 	bl	8000940 <_sbrk>
 800550c:	1c43      	adds	r3, r0, #1
 800550e:	d102      	bne.n	8005516 <_sbrk_r+0x1a>
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	b103      	cbz	r3, 8005516 <_sbrk_r+0x1a>
 8005514:	602b      	str	r3, [r5, #0]
 8005516:	bd38      	pop	{r3, r4, r5, pc}
 8005518:	200049f4 	.word	0x200049f4

0800551c <__sread>:
 800551c:	b510      	push	{r4, lr}
 800551e:	460c      	mov	r4, r1
 8005520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005524:	f000 f896 	bl	8005654 <_read_r>
 8005528:	2800      	cmp	r0, #0
 800552a:	bfab      	itete	ge
 800552c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800552e:	89a3      	ldrhlt	r3, [r4, #12]
 8005530:	181b      	addge	r3, r3, r0
 8005532:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005536:	bfac      	ite	ge
 8005538:	6563      	strge	r3, [r4, #84]	; 0x54
 800553a:	81a3      	strhlt	r3, [r4, #12]
 800553c:	bd10      	pop	{r4, pc}

0800553e <__swrite>:
 800553e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005542:	461f      	mov	r7, r3
 8005544:	898b      	ldrh	r3, [r1, #12]
 8005546:	05db      	lsls	r3, r3, #23
 8005548:	4605      	mov	r5, r0
 800554a:	460c      	mov	r4, r1
 800554c:	4616      	mov	r6, r2
 800554e:	d505      	bpl.n	800555c <__swrite+0x1e>
 8005550:	2302      	movs	r3, #2
 8005552:	2200      	movs	r2, #0
 8005554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005558:	f000 f868 	bl	800562c <_lseek_r>
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005566:	81a3      	strh	r3, [r4, #12]
 8005568:	4632      	mov	r2, r6
 800556a:	463b      	mov	r3, r7
 800556c:	4628      	mov	r0, r5
 800556e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005572:	f000 b817 	b.w	80055a4 <_write_r>

08005576 <__sseek>:
 8005576:	b510      	push	{r4, lr}
 8005578:	460c      	mov	r4, r1
 800557a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800557e:	f000 f855 	bl	800562c <_lseek_r>
 8005582:	1c43      	adds	r3, r0, #1
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	bf15      	itete	ne
 8005588:	6560      	strne	r0, [r4, #84]	; 0x54
 800558a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800558e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005592:	81a3      	strheq	r3, [r4, #12]
 8005594:	bf18      	it	ne
 8005596:	81a3      	strhne	r3, [r4, #12]
 8005598:	bd10      	pop	{r4, pc}

0800559a <__sclose>:
 800559a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800559e:	f000 b813 	b.w	80055c8 <_close_r>
	...

080055a4 <_write_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	4c07      	ldr	r4, [pc, #28]	; (80055c4 <_write_r+0x20>)
 80055a8:	4605      	mov	r5, r0
 80055aa:	4608      	mov	r0, r1
 80055ac:	4611      	mov	r1, r2
 80055ae:	2200      	movs	r2, #0
 80055b0:	6022      	str	r2, [r4, #0]
 80055b2:	461a      	mov	r2, r3
 80055b4:	f7fb f974 	bl	80008a0 <_write>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d102      	bne.n	80055c2 <_write_r+0x1e>
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	b103      	cbz	r3, 80055c2 <_write_r+0x1e>
 80055c0:	602b      	str	r3, [r5, #0]
 80055c2:	bd38      	pop	{r3, r4, r5, pc}
 80055c4:	200049f4 	.word	0x200049f4

080055c8 <_close_r>:
 80055c8:	b538      	push	{r3, r4, r5, lr}
 80055ca:	4c06      	ldr	r4, [pc, #24]	; (80055e4 <_close_r+0x1c>)
 80055cc:	2300      	movs	r3, #0
 80055ce:	4605      	mov	r5, r0
 80055d0:	4608      	mov	r0, r1
 80055d2:	6023      	str	r3, [r4, #0]
 80055d4:	f7fb f980 	bl	80008d8 <_close>
 80055d8:	1c43      	adds	r3, r0, #1
 80055da:	d102      	bne.n	80055e2 <_close_r+0x1a>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	b103      	cbz	r3, 80055e2 <_close_r+0x1a>
 80055e0:	602b      	str	r3, [r5, #0]
 80055e2:	bd38      	pop	{r3, r4, r5, pc}
 80055e4:	200049f4 	.word	0x200049f4

080055e8 <_fstat_r>:
 80055e8:	b538      	push	{r3, r4, r5, lr}
 80055ea:	4c07      	ldr	r4, [pc, #28]	; (8005608 <_fstat_r+0x20>)
 80055ec:	2300      	movs	r3, #0
 80055ee:	4605      	mov	r5, r0
 80055f0:	4608      	mov	r0, r1
 80055f2:	4611      	mov	r1, r2
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	f7fb f97b 	bl	80008f0 <_fstat>
 80055fa:	1c43      	adds	r3, r0, #1
 80055fc:	d102      	bne.n	8005604 <_fstat_r+0x1c>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	b103      	cbz	r3, 8005604 <_fstat_r+0x1c>
 8005602:	602b      	str	r3, [r5, #0]
 8005604:	bd38      	pop	{r3, r4, r5, pc}
 8005606:	bf00      	nop
 8005608:	200049f4 	.word	0x200049f4

0800560c <_isatty_r>:
 800560c:	b538      	push	{r3, r4, r5, lr}
 800560e:	4c06      	ldr	r4, [pc, #24]	; (8005628 <_isatty_r+0x1c>)
 8005610:	2300      	movs	r3, #0
 8005612:	4605      	mov	r5, r0
 8005614:	4608      	mov	r0, r1
 8005616:	6023      	str	r3, [r4, #0]
 8005618:	f7fb f97a 	bl	8000910 <_isatty>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d102      	bne.n	8005626 <_isatty_r+0x1a>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	b103      	cbz	r3, 8005626 <_isatty_r+0x1a>
 8005624:	602b      	str	r3, [r5, #0]
 8005626:	bd38      	pop	{r3, r4, r5, pc}
 8005628:	200049f4 	.word	0x200049f4

0800562c <_lseek_r>:
 800562c:	b538      	push	{r3, r4, r5, lr}
 800562e:	4c07      	ldr	r4, [pc, #28]	; (800564c <_lseek_r+0x20>)
 8005630:	4605      	mov	r5, r0
 8005632:	4608      	mov	r0, r1
 8005634:	4611      	mov	r1, r2
 8005636:	2200      	movs	r2, #0
 8005638:	6022      	str	r2, [r4, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	f7fb f973 	bl	8000926 <_lseek>
 8005640:	1c43      	adds	r3, r0, #1
 8005642:	d102      	bne.n	800564a <_lseek_r+0x1e>
 8005644:	6823      	ldr	r3, [r4, #0]
 8005646:	b103      	cbz	r3, 800564a <_lseek_r+0x1e>
 8005648:	602b      	str	r3, [r5, #0]
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	200049f4 	.word	0x200049f4

08005650 <__malloc_lock>:
 8005650:	4770      	bx	lr

08005652 <__malloc_unlock>:
 8005652:	4770      	bx	lr

08005654 <_read_r>:
 8005654:	b538      	push	{r3, r4, r5, lr}
 8005656:	4c07      	ldr	r4, [pc, #28]	; (8005674 <_read_r+0x20>)
 8005658:	4605      	mov	r5, r0
 800565a:	4608      	mov	r0, r1
 800565c:	4611      	mov	r1, r2
 800565e:	2200      	movs	r2, #0
 8005660:	6022      	str	r2, [r4, #0]
 8005662:	461a      	mov	r2, r3
 8005664:	f7fb f8ff 	bl	8000866 <_read>
 8005668:	1c43      	adds	r3, r0, #1
 800566a:	d102      	bne.n	8005672 <_read_r+0x1e>
 800566c:	6823      	ldr	r3, [r4, #0]
 800566e:	b103      	cbz	r3, 8005672 <_read_r+0x1e>
 8005670:	602b      	str	r3, [r5, #0]
 8005672:	bd38      	pop	{r3, r4, r5, pc}
 8005674:	200049f4 	.word	0x200049f4

08005678 <_init>:
 8005678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800567a:	bf00      	nop
 800567c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800567e:	bc08      	pop	{r3}
 8005680:	469e      	mov	lr, r3
 8005682:	4770      	bx	lr

08005684 <_fini>:
 8005684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005686:	bf00      	nop
 8005688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800568a:	bc08      	pop	{r3}
 800568c:	469e      	mov	lr, r3
 800568e:	4770      	bx	lr
