0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Lucas/Documents/Final Project/Final Project.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sim_1/new/Testbench.v,1494017960,verilog,,,,testbench,,,,,,,,
C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v,1494019427,verilog,,,,ALU;ControlUnit;DataMem;EXEMEM;IDEXE;IFID;INCREMENT_PC;InstMem;MEMWB;MUX32;MUX5;PC;Register;miniCPU,,,,,,,,
