--- a/amd/amdgpu/gmc_v6_0.c.orig	2019-10-04 15:51:23.143947527 -0700
+++ b/amd/amdgpu/gmc_v6_0.c	2019-10-04 16:48:27.939621781 -0700
@@ -874,7 +874,11 @@ static int gmc_v6_0_sw_init(void *handle
 		pci_set_consistent_dma_mask(adev->pdev, DMA_BIT_MASK(32));
 		dev_warn(adev->dev, "amdgpu: No coherent DMA available.\n");
 	}
+#if DRM_VERSION_CODE >= DRM_VERSION(5, 2, 0)
+	adev->need_swiotlb = drm_need_swiotlb(dma_bits);
+#else
 	adev->need_swiotlb = drm_get_max_iomem() > ((u64)1 << dma_bits);
+#endif
 
 	r = gmc_v6_0_init_microcode(adev);
 	if (r) {
