$date
  Sat Apr  9 17:40:29 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 16 ! x[15:0] $end
$var reg 16 " y[15:0] $end
$var reg 16 # output[15:0] $end
$var reg 3 $ select_op[2:0] $end
$scope module uut $end
$var reg 16 % x[15:0] $end
$var reg 16 & y[15:0] $end
$var reg 3 ' select_op[2:0] $end
$var reg 16 ( output[15:0] $end
$var reg 16 ) is_odd[15:0] $end
$var reg 16 * gte[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000010000001 !
b0000000010000001 "
b0000000010000001 #
b010 $
b0000000010000001 %
b0000000010000001 &
b010 '
b0000000010000001 (
b0000000000000001 )
b0000000000000001 *
#25000000
#75000000
