{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679503464849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679503464849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 10:44:24 2023 " "Processing started: Wed Mar 22 10:44:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679503464849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679503464849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679503464849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1679503465074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1679503465075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_logic " "Found entity 1: right_shift_logic" {  } { { "right_shift_logic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_logic " "Found entity 1: left_shift_logic" {  } { { "left_shift_logic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/left_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_arithmetic " "Found entity 1: right_shift_arithmetic" {  } { { "right_shift_arithmetic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_arithmetic " "Found entity 1: left_shift_arithmetic" {  } { { "left_shift_arithmetic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/left_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470140 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_7 " "Found entity 2: display_7" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_not " "Found entity 1: alu_not" {  } { { "alu_not.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "nbit_adder.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/nbit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/andGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/orGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_mux " "Found entity 1: N_mux" {  } { { "N_mux.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/N_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_and_gate " "Found entity 1: n_bit_and_gate" {  } { { "n_bit_and_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_or_gate " "Found entity 1: n_bit_or_gate" {  } { { "n_bit_or_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_xor_gate " "Found entity 1: n_bit_xor_gate" {  } { { "n_bit_xor_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_not_gate " "Found entity 1: n_bit_not_gate" {  } { { "n_bit_not_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679503470149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679503470149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679503470190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(40) " "Verilog HDL assignment warning at alu.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470195 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.sv(49) " "Verilog HDL assignment warning at alu.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470195 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.sv(51) " "Verilog HDL assignment warning at alu.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470195 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(53) " "Verilog HDL assignment warning at alu.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470195 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(54) " "Verilog HDL assignment warning at alu.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470195 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(62) " "Verilog HDL assignment warning at alu.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(70) " "Verilog HDL assignment warning at alu.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(78) " "Verilog HDL assignment warning at alu.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(86) " "Verilog HDL assignment warning at alu.sv(86): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(94) " "Verilog HDL assignment warning at alu.sv(94): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(102) " "Verilog HDL assignment warning at alu.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470196 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(110) " "Verilog HDL assignment warning at alu.sv(110): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470197 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(118) " "Verilog HDL assignment warning at alu.sv(118): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470197 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(126) " "Verilog HDL assignment warning at alu.sv(126): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1679503470197 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_logic right_shift_logic:shift_RL " "Elaborating entity \"right_shift_logic\" for hierarchy \"right_shift_logic:shift_RL\"" {  } { { "alu.sv" "shift_RL" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_mux right_shift_logic:shift_RL\|N_mux:b1\[0\].mx " "Elaborating entity \"N_mux\" for hierarchy \"right_shift_logic:shift_RL\|N_mux:b1\[0\].mx\"" {  } { { "right_shift_logic.sv" "b1\[0\].mx" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt N_mux.sv(6) " "Verilog HDL or VHDL warning at N_mux.sv(6): object \"shamt\" assigned a value but never read" {  } { { "N_mux.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/N_mux.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1679503470217 "|alu|right_shift_logic:shift_RL|N_mux:b1[0].mx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_logic left_shift_logic:shift_LL " "Elaborating entity \"left_shift_logic\" for hierarchy \"left_shift_logic:shift_LL\"" {  } { { "alu.sv" "shift_LL" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_arithmetic right_shift_arithmetic:shift_RA " "Elaborating entity \"right_shift_arithmetic\" for hierarchy \"right_shift_arithmetic:shift_RA\"" {  } { { "alu.sv" "shift_RA" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_arithmetic left_shift_arithmetic:shift_LA " "Elaborating entity \"left_shift_arithmetic\" for hierarchy \"left_shift_arithmetic:shift_LA\"" {  } { { "alu.sv" "shift_LA" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder nbit_adder:_adder " "Elaborating entity \"nbit_adder\" for hierarchy \"nbit_adder:_adder\"" {  } { { "alu.sv" "_adder" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder nbit_adder:_adder\|full_adder:generate_n_bit_adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"nbit_adder:_adder\|full_adder:generate_n_bit_adder\[0\].f\"" {  } { { "nbit_adder.sv" "generate_n_bit_adder\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/nbit_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_not_gate n_bit_not_gate:_not " "Elaborating entity \"n_bit_not_gate\" for hierarchy \"n_bit_not_gate:_not\"" {  } { { "alu.sv" "_not" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_not n_bit_not_gate:_not\|alu_not:generate_n_bit_not\[0\].f " "Elaborating entity \"alu_not\" for hierarchy \"n_bit_not_gate:_not\|alu_not:generate_n_bit_not\[0\].f\"" {  } { { "n_bit_not_gate.sv" "generate_n_bit_not\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_not_gate.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_and_gate n_bit_and_gate:_and " "Elaborating entity \"n_bit_and_gate\" for hierarchy \"n_bit_and_gate:_and\"" {  } { { "alu.sv" "_and" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate n_bit_and_gate:_and\|andGate:generate_n_bit_and\[0\].f " "Elaborating entity \"andGate\" for hierarchy \"n_bit_and_gate:_and\|andGate:generate_n_bit_and\[0\].f\"" {  } { { "n_bit_and_gate.sv" "generate_n_bit_and\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_and_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_or_gate n_bit_or_gate:_or " "Elaborating entity \"n_bit_or_gate\" for hierarchy \"n_bit_or_gate:_or\"" {  } { { "alu.sv" "_or" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate n_bit_or_gate:_or\|orGate:generate_n_bit_or\[0\].f " "Elaborating entity \"orGate\" for hierarchy \"n_bit_or_gate:_or\|orGate:generate_n_bit_or\[0\].f\"" {  } { { "n_bit_or_gate.sv" "generate_n_bit_or\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_or_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_xor_gate n_bit_xor_gate:_xor " "Elaborating entity \"n_bit_xor_gate\" for hierarchy \"n_bit_xor_gate:_xor\"" {  } { { "alu.sv" "_xor" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate n_bit_xor_gate:_xor\|xorGate:generate_n_bit_xor\[0\].f " "Elaborating entity \"xorGate\" for hierarchy \"n_bit_xor_gate:_xor\|xorGate:generate_n_bit_xor\[0\].f\"" {  } { { "n_bit_xor_gate.sv" "generate_n_bit_xor\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_xor_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7 display_7:dis_0 " "Elaborating entity \"display_7\" for hierarchy \"display_7:dis_0\"" {  } { { "alu.sv" "dis_0" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679503470290 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1679503470331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679503470354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 10:44:30 2023 " "Processing ended: Wed Mar 22 10:44:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679503470354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679503470354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679503470354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679503470354 ""}
