==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [LIC 200-101] Checked out feature [xczu9eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-1-i-es1'
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_zynqnet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_util.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_par_convs.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_fpga2015.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_caffe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc_4d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maccell/src/macc.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 391.820 ; gain = 54.391 ; free physical = 364 ; free virtual = 10940
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 391.820 ; gain = 54.391 ; free physical = 356 ; free virtual = 10939
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 519.820 ; gain = 182.391 ; free physical = 334 ; free virtual = 10922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 520.312 ; gain = 182.883 ; free physical = 318 ; free virtual = 10907
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (maccell/src/macc_par_convs.cpp:33) in function 'macc_par_convs' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (maccell/src/macc_par_convs.cpp:44) in function 'macc_par_convs' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (maccell/src/macc_par_convs.cpp:60) in function 'macc_par_convs' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (maccell/src/macc_par_convs.cpp:63) in function 'macc_par_convs' completely.
INFO: [XFORM 203-101] Partitioning array 'B' (maccell/src/macc_par_convs.cpp:16) in dimension 1 with a cyclic factor 27.
INFO: [XFORM 203-11] Balancing expressions in function 'macc_par_convs' (maccell/src/macc_par_convs.cpp:16)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 520.312 ; gain = 182.883 ; free physical = 277 ; free virtual = 10872
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (maccell/src/macc_par_convs.cpp:28:27) in function 'macc_par_convs' : 
                         the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (maccell/src/macc_par_convs.cpp:26:29) in function 'macc_par_convs'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 520.312 ; gain = 182.883 ; free physical = 272 ; free virtual = 10868
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'macc_par_convs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macc_par_convs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_load_4', maccell/src/macc_par_convs.cpp:78) on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 14, Depth: 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.68 seconds; current allocated memory: 114.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 115.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macc_par_convs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_14' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_15' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_16' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_17' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_18' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_19' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_20' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_21' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_22' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_23' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_24' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_25' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/B_26' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'macc_par_convs/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'macc_par_convs' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'macc_par_convs_mul_mul_6ns_17ns_21_1' to 'macc_par_convs_mubkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/A_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/A_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'macc_par_convs/B_26_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'macc_par_convs_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macc_par_convs'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 117.883 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 520.312 ; gain = 182.883 ; free physical = 262 ; free virtual = 10862
INFO: [SYSC 207-301] Generating SystemC RTL for macc_par_convs.
INFO: [VHDL 208-304] Generating VHDL RTL for macc_par_convs.
INFO: [VLOG 209-307] Generating Verilog RTL for macc_par_convs.
INFO: [HLS 200-112] Total elapsed time: 47.14 seconds; peak allocated memory: 117.883 MB.
INFO: [LIC 200-101] Checked in feature [xczu9eg-es1]
