-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmp : IN STD_LOGIC_VECTOR (0 downto 0);
    mul_ln207 : IN STD_LOGIC_VECTOR (13 downto 0);
    empty : IN STD_LOGIC_VECTOR (13 downto 0);
    mul_ln207_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    trunc_ln3 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_13F : STD_LOGIC_VECTOR (8 downto 0) := "100111111";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln201_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal store_forwarded_reg_773 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_read_reg_1441 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_2_reg_1478 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_2_reg_1478_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln201_reg_1485 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_1485_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln207_1_fu_803_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln207_1_reg_1489 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_34_reg_1494 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1494_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_reg_1499 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_reg_1499_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln207_fu_852_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln207_reg_1504 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln203_fu_857_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_1509 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_1509_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_1509_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_1537 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal dilated_fu_1066_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal dilated_reg_1911 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1110_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1154_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1921 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1198_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1926 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1242_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1286_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1330_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1941 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1374_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1946 : STD_LOGIC_VECTOR (0 downto 0);
    signal dilated_1_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter14_stage0 : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln207_1_fu_888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln207_2_fu_906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_3_fu_924_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_6_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_7_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_10_fu_984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_11_fu_1002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln207_12_fu_1020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_82 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_797_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln207_3_fu_817_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln207_3_fu_817_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln207_3_fu_817_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln203_fu_836_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln203_fu_836_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln203_fu_836_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_797_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln207_2_fu_864_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln207_2_fu_864_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln207_2_fu_864_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln207_fu_880_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_2_fu_883_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_3_fu_901_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_4_fu_919_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln207_5_fu_937_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_5_fu_940_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_6_fu_958_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln207_9_fu_976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_7_fu_979_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_8_fu_997_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln207_9_fu_1015_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_1055_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_1033_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1044_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1099_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1077_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1088_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1143_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1121_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1132_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1165_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1176_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1187_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1209_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1220_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1231_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1264_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1275_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1253_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1308_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1319_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1297_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1352_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1363_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1341_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_1_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_4_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_3_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_5_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_2_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_6_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln203_fu_836_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln207_2_fu_864_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln207_3_fu_817_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_condition_1096 : BOOLEAN;
    signal ap_condition_1100 : BOOLEAN;
    signal ap_condition_1106 : BOOLEAN;
    signal ap_condition_1112 : BOOLEAN;
    signal ap_condition_539 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component hls_object_green_classification_urem_9ns_3ns_2_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component hls_object_green_classification_mux_3_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_9ns_3ns_2_13_1_U20 : component hls_object_green_classification_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_sig_allocacmp_x_2,
        din1 => grp_fu_797_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_797_p2);

    mul_9ns_11ns_19_1_1_U21 : component hls_object_green_classification_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln207_3_fu_817_p0,
        din1 => mul_ln207_3_fu_817_p1,
        dout => mul_ln207_3_fu_817_p2);

    mul_9ns_11ns_19_1_1_U22 : component hls_object_green_classification_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln203_fu_836_p0,
        din1 => mul_ln203_fu_836_p1,
        dout => mul_ln203_fu_836_p2);

    mul_9ns_11ns_19_1_1_U23 : component hls_object_green_classification_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln207_2_fu_864_p0,
        din1 => mul_ln207_2_fu_864_p1,
        dout => mul_ln207_2_fu_864_p2);

    mux_3_2_1_1_1_U24 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_2_fu_1033_p5);

    mux_3_2_1_1_1_U25 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_3_fu_1044_p5);

    mux_3_2_1_1_1_U26 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_4_fu_1055_p5);

    mux_3_2_1_1_1_U27 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_4_fu_1055_p5,
        din1 => tmp_2_fu_1033_p5,
        din2 => tmp_3_fu_1044_p5,
        din3 => trunc_ln3,
        dout => dilated_fu_1066_p5);

    mux_3_2_1_1_1_U28 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_6_fu_1077_p5);

    mux_3_2_1_1_1_U29 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_7_fu_1088_p5);

    mux_3_2_1_1_1_U30 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_8_fu_1099_p5);

    mux_3_2_1_1_1_U31 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_8_fu_1099_p5,
        din1 => tmp_6_fu_1077_p5,
        din2 => tmp_7_fu_1088_p5,
        din3 => trunc_ln3,
        dout => tmp_9_fu_1110_p5);

    mux_3_2_1_1_1_U32 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_s_fu_1121_p5);

    mux_3_2_1_1_1_U33 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_1_fu_1132_p5);

    mux_3_2_1_1_1_U34 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_5_fu_1143_p5);

    mux_3_2_1_1_1_U35 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_5_fu_1143_p5,
        din1 => tmp_s_fu_1121_p5,
        din2 => tmp_1_fu_1132_p5,
        din3 => trunc_ln3,
        dout => tmp_10_fu_1154_p5);

    mux_3_2_1_1_1_U36 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_11_fu_1165_p5);

    mux_3_2_1_1_1_U37 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_12_fu_1176_p5);

    mux_3_2_1_1_1_U38 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_13_fu_1187_p5);

    mux_3_2_1_1_1_U39 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_11_fu_1165_p5,
        din1 => tmp_12_fu_1176_p5,
        din2 => tmp_13_fu_1187_p5,
        din3 => trunc_ln3,
        dout => tmp_14_fu_1198_p5);

    mux_3_2_1_1_1_U40 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_15_fu_1209_p5);

    mux_3_2_1_1_1_U41 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_16_fu_1220_p5);

    mux_3_2_1_1_1_U42 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_17_fu_1231_p5);

    mux_3_2_1_1_1_U43 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_15_fu_1209_p5,
        din1 => tmp_16_fu_1220_p5,
        din2 => tmp_17_fu_1231_p5,
        din3 => trunc_ln3,
        dout => tmp_18_fu_1242_p5);

    mux_3_2_1_1_1_U44 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_19_fu_1253_p5);

    mux_3_2_1_1_1_U45 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_20_fu_1264_p5);

    mux_3_2_1_1_1_U46 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_21_fu_1275_p5);

    mux_3_2_1_1_1_U47 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_20_fu_1264_p5,
        din1 => tmp_21_fu_1275_p5,
        din2 => tmp_19_fu_1253_p5,
        din3 => trunc_ln3,
        dout => tmp_22_fu_1286_p5);

    mux_3_2_1_1_1_U48 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_23_fu_1297_p5);

    mux_3_2_1_1_1_U49 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_24_fu_1308_p5);

    mux_3_2_1_1_1_U50 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_25_fu_1319_p5);

    mux_3_2_1_1_1_U51 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_24_fu_1308_p5,
        din1 => tmp_25_fu_1319_p5,
        din2 => tmp_23_fu_1297_p5,
        din3 => trunc_ln3,
        dout => tmp_26_fu_1330_p5);

    mux_3_2_1_1_1_U52 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_27_fu_1341_p5);

    mux_3_2_1_1_1_U53 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_28_fu_1352_p5);

    mux_3_2_1_1_1_U54 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din3 => trunc_ln203_reg_1509_pp0_iter13_reg,
        dout => tmp_29_fu_1363_p5);

    mux_3_2_1_1_1_U55 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_28_fu_1352_p5,
        din1 => tmp_29_fu_1363_p5,
        din2 => tmp_27_fu_1341_p5,
        din3 => trunc_ln3,
        dout => tmp_30_fu_1374_p5);

    flow_control_loop_pipe_sequential_init_U : component hls_object_green_classification_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter14_stage0)) then 
                    ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    store_forwarded_reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (icmp_ln201_reg_1485_pp0_iter14_reg = ap_const_lv1_0))) then 
                store_forwarded_reg_773 <= dilated_1_fu_1419_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                store_forwarded_reg_773 <= tmp;
            end if; 
        end if;
    end process;

    x_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln201_fu_791_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_82 <= add_ln207_1_fu_803_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_82 <= ap_const_lv9_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln201_fu_791_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln207_1_reg_1489 <= add_ln207_1_fu_803_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln201_reg_1485_pp0_iter10_reg = ap_const_lv1_0))) then
                add_ln207_reg_1504 <= add_ln207_fu_852_p2;
                tmp_32_reg_1499 <= mul_ln203_fu_836_p2(18 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln201_reg_1485_pp0_iter10_reg <= icmp_ln201_reg_1485_pp0_iter9_reg;
                icmp_ln201_reg_1485_pp0_iter11_reg <= icmp_ln201_reg_1485_pp0_iter10_reg;
                icmp_ln201_reg_1485_pp0_iter12_reg <= icmp_ln201_reg_1485_pp0_iter11_reg;
                icmp_ln201_reg_1485_pp0_iter13_reg <= icmp_ln201_reg_1485_pp0_iter12_reg;
                icmp_ln201_reg_1485_pp0_iter14_reg <= icmp_ln201_reg_1485_pp0_iter13_reg;
                icmp_ln201_reg_1485_pp0_iter2_reg <= icmp_ln201_reg_1485_pp0_iter1_reg;
                icmp_ln201_reg_1485_pp0_iter3_reg <= icmp_ln201_reg_1485_pp0_iter2_reg;
                icmp_ln201_reg_1485_pp0_iter4_reg <= icmp_ln201_reg_1485_pp0_iter3_reg;
                icmp_ln201_reg_1485_pp0_iter5_reg <= icmp_ln201_reg_1485_pp0_iter4_reg;
                icmp_ln201_reg_1485_pp0_iter6_reg <= icmp_ln201_reg_1485_pp0_iter5_reg;
                icmp_ln201_reg_1485_pp0_iter7_reg <= icmp_ln201_reg_1485_pp0_iter6_reg;
                icmp_ln201_reg_1485_pp0_iter8_reg <= icmp_ln201_reg_1485_pp0_iter7_reg;
                icmp_ln201_reg_1485_pp0_iter9_reg <= icmp_ln201_reg_1485_pp0_iter8_reg;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675_pp0_iter14_reg <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675;
                tmp_32_reg_1499_pp0_iter12_reg <= tmp_32_reg_1499;
                tmp_34_reg_1494_pp0_iter10_reg <= tmp_34_reg_1494_pp0_iter9_reg;
                tmp_34_reg_1494_pp0_iter11_reg <= tmp_34_reg_1494_pp0_iter10_reg;
                tmp_34_reg_1494_pp0_iter12_reg <= tmp_34_reg_1494_pp0_iter11_reg;
                tmp_34_reg_1494_pp0_iter2_reg <= tmp_34_reg_1494;
                tmp_34_reg_1494_pp0_iter3_reg <= tmp_34_reg_1494_pp0_iter2_reg;
                tmp_34_reg_1494_pp0_iter4_reg <= tmp_34_reg_1494_pp0_iter3_reg;
                tmp_34_reg_1494_pp0_iter5_reg <= tmp_34_reg_1494_pp0_iter4_reg;
                tmp_34_reg_1494_pp0_iter6_reg <= tmp_34_reg_1494_pp0_iter5_reg;
                tmp_34_reg_1494_pp0_iter7_reg <= tmp_34_reg_1494_pp0_iter6_reg;
                tmp_34_reg_1494_pp0_iter8_reg <= tmp_34_reg_1494_pp0_iter7_reg;
                tmp_34_reg_1494_pp0_iter9_reg <= tmp_34_reg_1494_pp0_iter8_reg;
                trunc_ln203_reg_1509_pp0_iter13_reg <= trunc_ln203_reg_1509;
                trunc_ln203_reg_1509_pp0_iter14_reg <= trunc_ln203_reg_1509_pp0_iter13_reg;
                x_2_reg_1478_pp0_iter10_reg <= x_2_reg_1478_pp0_iter9_reg;
                x_2_reg_1478_pp0_iter2_reg <= x_2_reg_1478_pp0_iter1_reg;
                x_2_reg_1478_pp0_iter3_reg <= x_2_reg_1478_pp0_iter2_reg;
                x_2_reg_1478_pp0_iter4_reg <= x_2_reg_1478_pp0_iter3_reg;
                x_2_reg_1478_pp0_iter5_reg <= x_2_reg_1478_pp0_iter4_reg;
                x_2_reg_1478_pp0_iter6_reg <= x_2_reg_1478_pp0_iter5_reg;
                x_2_reg_1478_pp0_iter7_reg <= x_2_reg_1478_pp0_iter6_reg;
                x_2_reg_1478_pp0_iter8_reg <= x_2_reg_1478_pp0_iter7_reg;
                x_2_reg_1478_pp0_iter9_reg <= x_2_reg_1478_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln201_reg_1485 <= icmp_ln201_fu_791_p2;
                icmp_ln201_reg_1485_pp0_iter1_reg <= icmp_ln201_reg_1485;
                x_2_reg_1478 <= ap_sig_allocacmp_x_2;
                x_2_reg_1478_pp0_iter1_reg <= x_2_reg_1478;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln201_reg_1485_pp0_iter13_reg = ap_const_lv1_0))) then
                dilated_reg_1911 <= dilated_fu_1066_p5;
                tmp_10_reg_1921 <= tmp_10_fu_1154_p5;
                tmp_14_reg_1926 <= tmp_14_fu_1198_p5;
                tmp_18_reg_1931 <= tmp_18_fu_1242_p5;
                tmp_22_reg_1936 <= tmp_22_fu_1286_p5;
                tmp_26_reg_1941 <= tmp_26_fu_1330_p5;
                tmp_30_reg_1946 <= tmp_30_fu_1374_p5;
                tmp_9_reg_1916 <= tmp_9_fu_1110_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0))) then
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln201_reg_1485_pp0_iter11_reg = ap_const_lv1_0))) then
                tmp_33_reg_1537 <= mul_ln207_2_fu_864_p2(18 downto 11);
                trunc_ln203_reg_1509 <= trunc_ln203_fu_857_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln201_reg_1485 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_34_reg_1494 <= mul_ln207_3_fu_817_p2(18 downto 11);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln207_1_fu_803_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv9_1));
    add_ln207_2_fu_883_p2 <= std_logic_vector(unsigned(mul_ln207) + unsigned(zext_ln207_fu_880_p1));
    add_ln207_3_fu_901_p2 <= std_logic_vector(unsigned(empty) + unsigned(zext_ln207_fu_880_p1));
    add_ln207_4_fu_919_p2 <= std_logic_vector(unsigned(mul_ln207_1) + unsigned(zext_ln207_fu_880_p1));
    add_ln207_5_fu_940_p2 <= std_logic_vector(unsigned(mul_ln207) + unsigned(zext_ln207_5_fu_937_p1));
    add_ln207_6_fu_958_p2 <= std_logic_vector(unsigned(mul_ln207_1) + unsigned(zext_ln207_5_fu_937_p1));
    add_ln207_7_fu_979_p2 <= std_logic_vector(unsigned(mul_ln207) + unsigned(zext_ln207_9_fu_976_p1));
    add_ln207_8_fu_997_p2 <= std_logic_vector(unsigned(empty) + unsigned(zext_ln207_9_fu_976_p1));
    add_ln207_9_fu_1015_p2 <= std_logic_vector(unsigned(mul_ln207_1) + unsigned(zext_ln207_9_fu_976_p1));
    add_ln207_fu_852_p2 <= std_logic_vector(unsigned(x_2_reg_1478_pp0_iter10_reg) + unsigned(ap_const_lv9_1FF));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1096_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509)
    begin
                ap_condition_1096 <= (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0));
    end process;


    ap_condition_1100_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509)
    begin
                ap_condition_1100 <= (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0));
    end process;


    ap_condition_1106_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509)
    begin
                ap_condition_1106 <= (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2));
    end process;


    ap_condition_1112_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509)
    begin
                ap_condition_1112 <= (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1));
    end process;


    ap_condition_539_assign_proc : process(ap_enable_reg_pp0_iter13, icmp_ln201_reg_1485_pp0_iter12_reg, ap_block_pp0_stage0)
    begin
                ap_condition_539 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln201_fu_791_p2)
    begin
        if (((icmp_ln201_fu_791_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter14_stage0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_subdone, icmp_ln201_reg_1485_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (icmp_ln201_reg_1485_pp0_iter13_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter14_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter14_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, x_fu_82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv9_1;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_82;
        end if; 
    end process;

    dilated_1_fu_1419_p2 <= (store_forwarded_reg_773 or or_ln207_6_fu_1413_p2);
    grp_fu_797_p1 <= ap_const_lv9_3(3 - 1 downto 0);
    icmp_ln201_fu_791_p2 <= "1" when (ap_sig_allocacmp_x_2 = ap_const_lv9_13F) else "0";
    mul_ln203_fu_836_p0 <= mul_ln203_fu_836_p00(9 - 1 downto 0);
    mul_ln203_fu_836_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_reg_1478_pp0_iter10_reg),19));
    mul_ln203_fu_836_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul_ln207_2_fu_864_p0 <= mul_ln207_2_fu_864_p00(9 - 1 downto 0);
    mul_ln207_2_fu_864_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_reg_1504),19));
    mul_ln207_2_fu_864_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul_ln207_3_fu_817_p0 <= mul_ln207_3_fu_817_p00(9 - 1 downto 0);
    mul_ln207_3_fu_817_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_1_reg_1489),19));
    mul_ln207_3_fu_817_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    or_ln207_1_fu_1389_p2 <= (tmp_18_reg_1931 or tmp_14_reg_1926);
    or_ln207_2_fu_1393_p2 <= (or_ln207_fu_1385_p2 or or_ln207_1_fu_1389_p2);
    or_ln207_3_fu_1399_p2 <= (tmp_9_reg_1916 or dilated_reg_1911);
    or_ln207_4_fu_1403_p2 <= (tmp_30_reg_1946 or tmp_10_reg_1921);
    or_ln207_5_fu_1407_p2 <= (or_ln207_4_fu_1403_p2 or or_ln207_3_fu_1399_p2);
    or_ln207_6_fu_1413_p2 <= (or_ln207_5_fu_1407_p2 or or_ln207_2_fu_1393_p2);
    or_ln207_fu_1385_p2 <= (tmp_26_reg_1941 or tmp_22_reg_1936);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_49_reg_1659_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 
    = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if ((not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_46_reg_1643_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 
    = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if ((not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_43_reg_1627_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if ((not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1)) and not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_40_reg_1611_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 
    = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_37_reg_1595_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 
    = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_34_reg_1579_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 
    = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if ((not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1)) and not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1100, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_31_reg_1563_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 
    = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) 
    and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1106, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1106)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_28_reg_1547_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0_assign_proc : process(trunc_ln3_read_reg_1441, trunc_ln203_reg_1509, zext_ln207_1_fu_888_p1, zext_ln207_2_fu_906_p1, zext_ln207_3_fu_924_p1, zext_ln207_6_fu_945_p1, zext_ln207_7_fu_963_p1, zext_ln207_10_fu_984_p1, zext_ln207_11_fu_1002_p1, zext_ln207_12_fu_1020_p1, ap_condition_1096, ap_condition_1100, ap_condition_1112, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_539)) then
            if (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_12_fu_1020_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_3_fu_924_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_7_fu_963_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_1) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_11_fu_1002_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_2) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_2_fu_906_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1100)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_10_fu_984_p1(14 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1096)) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_1_fu_888_p1(14 - 1 downto 0);
            elsif (((trunc_ln203_reg_1509 = ap_const_lv2_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0))) then 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln207_6_fu_945_p1(14 - 1 downto 0);
            else 
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_52_reg_1675_pp0_iter14_reg;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, icmp_ln201_reg_1485_pp0_iter12_reg, trunc_ln203_reg_1509)
    begin
        if (((not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and not((trunc_ln203_reg_1509 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln203_reg_1509 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or (not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 
    = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_2) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_0) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) 
    and (trunc_ln203_reg_1509 = ap_const_lv2_1) and (icmp_ln201_reg_1485_pp0_iter12_reg = ap_const_lv1_0) and (trunc_ln3_read_reg_1441 = ap_const_lv2_1)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= dilated_1_fu_1419_p2;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1_assign_proc : process(ap_enable_reg_pp0_iter15, trunc_ln3_read_reg_1441, ap_block_pp0_stage0_11001, trunc_ln203_reg_1509_pp0_iter14_reg)
    begin
        if ((not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_1)) and not((trunc_ln203_reg_1509_pp0_iter14_reg = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_0)) and not((trunc_ln3_read_reg_1441 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln203_fu_857_p1 <= grp_fu_797_p2(2 - 1 downto 0);
    trunc_ln3_read_reg_1441 <= trunc_ln3;
    zext_ln207_10_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_7_fu_979_p2),64));
    zext_ln207_11_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_8_fu_997_p2),64));
    zext_ln207_12_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_9_fu_1015_p2),64));
    zext_ln207_1_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_2_fu_883_p2),64));
    zext_ln207_2_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_3_fu_901_p2),64));
    zext_ln207_3_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_4_fu_919_p2),64));
    zext_ln207_5_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_reg_1537),14));
    zext_ln207_6_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_5_fu_940_p2),64));
    zext_ln207_7_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_6_fu_958_p2),64));
    zext_ln207_9_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_reg_1494_pp0_iter12_reg),14));
    zext_ln207_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_reg_1499_pp0_iter12_reg),14));
end behav;
