module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    input logic id_6,
    input id_7,
    id_8
);
  assign id_1 = 1 & id_2;
  assign id_7 = 1;
  assign id_5[1] = id_7[id_1];
endmodule
