
*** Running vivado
    with args -log cube_root.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cube_root.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cube_root.tcl -notrace
Command: synth_design -top cube_root -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 357.559 ; gain = 100.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cube_root' [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/cube_root.v:1]
	Parameter COUNT_2Y bound to: 5'b00000 
	Parameter COUNT_3Y bound to: 5'b00001 
	Parameter AWAIT_2Y bound to: 5'b00010 
	Parameter AWAIT_3Y bound to: 5'b00011 
	Parameter COUNT_B bound to: 5'b00100 
	Parameter AWAIT_B bound to: 5'b00101 
	Parameter CHECK bound to: 5'b00110 
	Parameter ITERATE bound to: 5'b00111 
	Parameter SUM1 bound to: 5'b01000 
	Parameter AWAIT_SUM1 bound to: 5'b01001 
	Parameter SUM2 bound to: 5'b01010 
	Parameter AWAIT_SUM2 bound to: 5'b01011 
	Parameter SUM3 bound to: 5'b01100 
	Parameter AWAIT_SUM3 bound to: 5'b01101 
	Parameter DIFF bound to: 5'b01110 
	Parameter AWAIT_ITERATE bound to: 5'b01111 
	Parameter AWAIT_DIFF bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/mult.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b01 
	Parameter AWAIT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/mult.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum' [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum' (2#1) [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'diff' [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/diff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'diff' (3#1) [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/diff.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/cube_root.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cube_root' (4#1) [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/sources_1/new/cube_root.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.559 ; gain = 156.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.559 ; gain = 156.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.559 ; gain = 156.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/constrs_1/new/config.xdc]
Finished Parsing XDC File [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/constrs_1/new/config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.srcs/constrs_1/new/config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cube_root_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cube_root_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.145 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.145 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 769.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mult'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cube_root'
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_diff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    WORK |                               01 |                               01
                   AWAIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                COUNT_2Y |                00000000000000001 |                            00000
                COUNT_3Y |                00000000000000010 |                            00001
                 COUNT_B |                00000000000000100 |                            00100
              AWAIT_SUM2 |                00000000000001000 |                            01011
                    SUM2 |                00000000000010000 |                            01010
                   CHECK |                00000000000100000 |                            00110
              AWAIT_DIFF |                00000000001000000 |                            10000
                    DIFF |                00000000010000000 |                            01110
              AWAIT_SUM3 |                00000000100000000 |                            01101
                    SUM3 |                00000001000000000 |                            01100
           AWAIT_ITERATE |                00000010000000000 |                            01111
                 ITERATE |                00000100000000000 |                            00111
              AWAIT_SUM1 |                00001000000000000 |                            01001
                    SUM1 |                00010000000000000 |                            01000
                 AWAIT_B |                00100000000000000 |                            00101
                AWAIT_3Y |                01000000000000000 |                            00011
                AWAIT_2Y |                10000000000000000 |                            00010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cube_root'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  17 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cube_root 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 3     
	  17 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 12    
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module diff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'b_sum_reg[8]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[11]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[12]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[13]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[14]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[15]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[9]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[10]' (FDE) to 'b_sum_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\b_sum_reg[0] )
INFO: [Synth 8-3886] merging instance 'b_sum_reg[1]' (FDE) to 'b_sum_reg[2]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[2]' (FDE) to 'b_sum_reg[3]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[3]' (FDE) to 'b_sum_reg[4]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[4]' (FDE) to 'b_sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[5]' (FDE) to 'b_sum_reg[6]'
INFO: [Synth 8-3886] merging instance 'b_sum_reg[6]' (FDE) to 'b_sum_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_sum_reg[7] )
INFO: [Synth 8-3886] merging instance 'b_diff_reg[11]' (FDE) to 'b_diff_reg[12]'
INFO: [Synth 8-3886] merging instance 'b_diff_reg[12]' (FDE) to 'b_diff_reg[13]'
INFO: [Synth 8-3886] merging instance 'b_diff_reg[13]' (FDE) to 'b_diff_reg[14]'
INFO: [Synth 8-3886] merging instance 'b_diff_reg[14]' (FDE) to 'b_diff_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_diff_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 769.145 ; gain = 512.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 779.020 ; gain = 522.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     8|
|4     |LUT2   |    40|
|5     |LUT3   |    20|
|6     |LUT4   |    19|
|7     |LUT5   |    32|
|8     |LUT6   |    80|
|9     |MUXF7  |     1|
|10    |FDRE   |   196|
|11    |FDSE   |     3|
|12    |IBUF   |    10|
|13    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   433|
|2     |  diff1  |diff   |    58|
|3     |  mult1  |mult   |   131|
|4     |  sum1   |sum    |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 781.031 ; gain = 168.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 781.031 ; gain = 524.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 781.031 ; gain = 528.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arsenii/Desktop/ITMO/Schemota/Vivado/Lab2NEW/Lab2/Lab2.runs/synth_1/cube_root.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cube_root_utilization_synth.rpt -pb cube_root_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 00:27:44 2019...
