#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 19:53:22 2019
# Process ID: 1752
# Current directory: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/top.vds
# Journal file: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 407.266 ; gain = 100.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/user/repos/arty-chisel-brainfxxk/src/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/.Xil/Vivado-1752-DESKTOP-AOQ4M3I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/.Xil/Vivado-1752-DESKTOP-AOQ4M3I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DebugAccessPort' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2748]
INFO: [Synth 8-6157] synthesizing module 'UartTxRx' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:14]
INFO: [Synth 8-6155] done synthesizing module 'UartTxRx' (2#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:14]
INFO: [Synth 8-6157] synthesizing module 'BrainfuckProcessor' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:675]
INFO: [Synth 8-6155] done synthesizing module 'BrainfuckProcessor' (3#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:675]
INFO: [Synth 8-6157] synthesizing module 'UntiChatter' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'UntiChatter' (4#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2304]
INFO: [Synth 8-6157] synthesizing module 'Fifo' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'Fifo' (5#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'DebugAccessPort' (6#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2748]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/user/repos/arty-chisel-brainfxxk/src/top.v:3]
WARNING: [Synth 8-3331] design UartTxRx has unconnected port io_rxReady
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_2
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.977 ; gain = 158.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.977 ; gain = 158.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.977 ; gain = 158.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [c:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [C:/Users/user/repos/arty-chisel-brainfxxk/src/top.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-chisel-brainfxxk/src/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/arty-chisel-brainfxxk/src/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/repos/arty-chisel-brainfxxk/src/generated.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-chisel-brainfxxk/src/generated.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/arty-chisel-brainfxxk/src/generated.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 802.203 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 802.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 802.203 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 802.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_in. (constraint file  c:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_in. (constraint file  c:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rxDurationCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxDurationCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_72" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2131]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2024]
INFO: [Synth 8-5544] ROM "errorCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "errorCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---RAMs : 
	             128K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	              224 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  10 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  13 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UartTxRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module BrainfuckProcessor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	             128K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  10 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  13 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module UntiChatter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module DebugAccessPort 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port io_triLed2[2] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port io_switches_2
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                       | 
+------------+---------------------------+-----------+----------------------+----------------------------------+
|top         | dap/fifoUartToBf/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|top         | dap/bf/instMem_reg        | Implied   | 16 K x 8             | RAM64X1D x 1024  RAM64M x 1024   | 
|top         | dap/bf/stackMem_reg       | Implied   | 1 K x 8              | RAM64X1D x 96  RAM64M x 96       | 
|top         | dap/fifoBfToUart/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|top         | dap/bf/branchStackMem_reg | Implied   | 16 x 14              | RAM32M x 3                       | 
+------------+---------------------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk0/clk_out1' to pin 'clk0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clock_in'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 802.203 ; gain = 495.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 831.020 ; gain = 524.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                       | 
+------------+---------------------------+-----------+----------------------+----------------------------------+
|top         | dap/fifoUartToBf/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|top         | dap/bf/instMem_reg        | Implied   | 16 K x 8             | RAM64X1D x 1024  RAM64M x 1024   | 
|top         | dap/bf/stackMem_reg       | Implied   | 1 K x 8              | RAM64X1D x 96  RAM64M x 96       | 
|top         | dap/fifoBfToUart/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|top         | dap/bf/branchStackMem_reg | Implied   | 16 x 14              | RAM32M x 3                       | 
+------------+---------------------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    18|
|3     |LUT1      |    38|
|4     |LUT2      |    62|
|5     |LUT3      |    83|
|6     |LUT4      |    65|
|7     |LUT5      |    61|
|8     |LUT6      |   990|
|9     |MUXF7     |   274|
|10    |MUXF8     |   131|
|11    |RAM32M    |     7|
|12    |RAM64M    |   580|
|13    |RAM64X1D  |   580|
|14    |FDRE      |   336|
|15    |FDSE      |     7|
|16    |IBUF      |     4|
|17    |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  3255|
|2     |  dap              |DebugAccessPort    |  3230|
|3     |    bf             |BrainfuckProcessor |  2924|
|4     |    chatterProgram |UntiChatter        |    43|
|5     |    chatterRun     |UntiChatter_0      |    41|
|6     |    fifoBfToUart   |Fifo               |    38|
|7     |    fifoUartToBf   |Fifo_1             |    60|
|8     |    uart           |UartTxRx           |   116|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 849.344 ; gain = 543.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 849.344 ; gain = 205.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 849.344 ; gain = 543.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'BrainfuckProcessor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 849.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1167 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 580 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 580 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 849.344 ; gain = 554.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 849.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 19:54:01 2019...
