<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{D78A14FC-2886-3A30-BA86-BE45968FC470}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>X86CommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86;C:\tetsLLVM\llvm\lib\Target\X86;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86;C:\tetsLLVM\llvm\lib\Target\X86;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86;C:\tetsLLVM\llvm\lib\Target\X86;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86;C:\tetsLLVM\llvm\lib\Target\X86;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenAsmWriter1.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenEVEX2VEXTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenEVEX2VEXTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenEVEX2VEXTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenEVEX2VEXTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenEVEX2VEXTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenExegesis.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\489205a043a58b03f063a91e3c36c521\X86GenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/X86 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/X86/X86.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/489205a043a58b03f063a91e3c36c521/X86GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;C:\tetsLLVM\llvm\lib\Target\X86\X86CallingConv.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Instr3DNow.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrAVX512.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrArithmetic.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCMovSetCC.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrControl.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrExtension.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFMA.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFPStack.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrMPX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSGX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSSE.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSVM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrShiftRotate.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrSystem.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrTSX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVMX.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrVecCompiler.td;C:\tetsLLVM\llvm\lib\Target\X86\X86InstrXOP.td;C:\tetsLLVM\llvm\lib\Target\X86\X86PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\X86\X86RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedBroadwell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedHaswell.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSandyBridge.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeClient.td;C:\tetsLLVM\llvm\lib\Target\X86\X86SchedSkylakeServer.td;C:\tetsLLVM\llvm\lib\Target\X86\X86Schedule.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleAtom.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBdVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleBtVer2.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleSLM.td;C:\tetsLLVM\llvm\lib\Target\X86\X86ScheduleZnver1.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\X86\X86.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\3de05f4c49327e29375a23651af4de3f\X86CommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/3de05f4c49327e29375a23651af4de3f/X86CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/3de05f4c49327e29375a23651af4de3f/X86CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/3de05f4c49327e29375a23651af4de3f/X86CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/3de05f4c49327e29375a23651af4de3f/X86CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenEVEX2VEXTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenExegesis.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/X86/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\X86\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\X86\CMakeFiles\X86CommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>