#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a3fa359f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002a3fa626990_0 .net "PC", 31 0, L_000002a3fa6a0b00;  1 drivers
v000002a3fa625130_0 .net "cycles_consumed", 31 0, v000002a3fa6263f0_0;  1 drivers
v000002a3fa6251d0_0 .var "input_clk", 0 0;
v000002a3fa626a30_0 .var "rst", 0 0;
S_000002a3fa43d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002a3fa359f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002a3fa5611d0 .functor NOR 1, v000002a3fa6251d0_0, v000002a3fa60a820_0, C4<0>, C4<0>;
L_000002a3fa561c50 .functor AND 1, v000002a3fa5f0300_0, v000002a3fa5f0b20_0, C4<1>, C4<1>;
L_000002a3fa561b00 .functor AND 1, L_000002a3fa561c50, L_000002a3fa6254f0, C4<1>, C4<1>;
L_000002a3fa560980 .functor AND 1, v000002a3fa5de7c0_0, v000002a3fa5df6c0_0, C4<1>, C4<1>;
L_000002a3fa560b40 .functor AND 1, L_000002a3fa560980, L_000002a3fa625590, C4<1>, C4<1>;
L_000002a3fa560ec0 .functor AND 1, v000002a3fa60a6e0_0, v000002a3fa60a640_0, C4<1>, C4<1>;
L_000002a3fa561470 .functor AND 1, L_000002a3fa560ec0, L_000002a3fa625ef0, C4<1>, C4<1>;
L_000002a3fa560de0 .functor AND 1, v000002a3fa5f0300_0, v000002a3fa5f0b20_0, C4<1>, C4<1>;
L_000002a3fa561320 .functor AND 1, L_000002a3fa560de0, L_000002a3fa625f90, C4<1>, C4<1>;
L_000002a3fa560fa0 .functor AND 1, v000002a3fa5de7c0_0, v000002a3fa5df6c0_0, C4<1>, C4<1>;
L_000002a3fa561ef0 .functor AND 1, L_000002a3fa560fa0, L_000002a3fa626170, C4<1>, C4<1>;
L_000002a3fa561240 .functor AND 1, v000002a3fa60a6e0_0, v000002a3fa60a640_0, C4<1>, C4<1>;
L_000002a3fa5616a0 .functor AND 1, L_000002a3fa561240, L_000002a3fa626b70, C4<1>, C4<1>;
L_000002a3fa628ba0 .functor NOT 1, L_000002a3fa5611d0, C4<0>, C4<0>, C4<0>;
L_000002a3fa627d30 .functor NOT 1, L_000002a3fa5611d0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63c1f0 .functor NOT 1, L_000002a3fa5611d0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63d300 .functor NOT 1, L_000002a3fa5611d0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63d290 .functor NOT 1, L_000002a3fa5611d0, C4<0>, C4<0>, C4<0>;
L_000002a3fa6a0b00 .functor BUFZ 32, v000002a3fa608160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa60d340_0 .net "EX1_ALU_OPER1", 31 0, L_000002a3fa629310;  1 drivers
v000002a3fa60dde0_0 .net "EX1_ALU_OPER2", 31 0, L_000002a3fa63bd20;  1 drivers
v000002a3fa60d840_0 .net "EX1_PC", 31 0, v000002a3fa5ee6e0_0;  1 drivers
v000002a3fa60c120_0 .net "EX1_PFC", 31 0, v000002a3fa5eef00_0;  1 drivers
v000002a3fa60cd00_0 .net "EX1_PFC_to_IF", 31 0, L_000002a3fa6224d0;  1 drivers
v000002a3fa60c080_0 .net "EX1_forward_to_B", 31 0, v000002a3fa5ef7c0_0;  1 drivers
v000002a3fa60de80_0 .net "EX1_is_beq", 0 0, v000002a3fa5ef860_0;  1 drivers
v000002a3fa60db60_0 .net "EX1_is_bne", 0 0, v000002a3fa5f0080_0;  1 drivers
v000002a3fa60ce40_0 .net "EX1_is_jal", 0 0, v000002a3fa5ee320_0;  1 drivers
v000002a3fa60bd60_0 .net "EX1_is_jr", 0 0, v000002a3fa5ee780_0;  1 drivers
v000002a3fa60c760_0 .net "EX1_is_oper2_immed", 0 0, v000002a3fa5eedc0_0;  1 drivers
v000002a3fa60bb80_0 .net "EX1_memread", 0 0, v000002a3fa5ee820_0;  1 drivers
v000002a3fa60cbc0_0 .net "EX1_memwrite", 0 0, v000002a3fa5ef900_0;  1 drivers
v000002a3fa60d8e0_0 .net "EX1_opcode", 11 0, v000002a3fa5eefa0_0;  1 drivers
v000002a3fa60d7a0_0 .net "EX1_predicted", 0 0, v000002a3fa5ef220_0;  1 drivers
v000002a3fa60cf80_0 .net "EX1_rd_ind", 4 0, v000002a3fa5eebe0_0;  1 drivers
v000002a3fa60c300_0 .net "EX1_rd_indzero", 0 0, v000002a3fa5f0120_0;  1 drivers
v000002a3fa60c800_0 .net "EX1_regwrite", 0 0, v000002a3fa5ef040_0;  1 drivers
v000002a3fa60d700_0 .net "EX1_rs1", 31 0, v000002a3fa5ee460_0;  1 drivers
v000002a3fa60d200_0 .net "EX1_rs1_ind", 4 0, v000002a3fa5eeb40_0;  1 drivers
v000002a3fa60d2a0_0 .net "EX1_rs2", 31 0, v000002a3fa5efcc0_0;  1 drivers
v000002a3fa60d980_0 .net "EX1_rs2_ind", 4 0, v000002a3fa5eec80_0;  1 drivers
v000002a3fa60dfc0_0 .net "EX1_rs2_out", 31 0, L_000002a3fa63cb90;  1 drivers
v000002a3fa60bc20_0 .net "EX2_ALU_OPER1", 31 0, v000002a3fa5f04e0_0;  1 drivers
v000002a3fa60cc60_0 .net "EX2_ALU_OPER2", 31 0, v000002a3fa5f0da0_0;  1 drivers
v000002a3fa60c8a0_0 .net "EX2_ALU_OUT", 31 0, L_000002a3fa622610;  1 drivers
v000002a3fa60cda0_0 .net "EX2_PC", 31 0, v000002a3fa5f1340_0;  1 drivers
v000002a3fa60c3a0_0 .net "EX2_PFC_to_IF", 31 0, v000002a3fa5f10c0_0;  1 drivers
v000002a3fa60c1c0_0 .net "EX2_forward_to_B", 31 0, v000002a3fa5f0580_0;  1 drivers
v000002a3fa60da20_0 .net "EX2_is_beq", 0 0, v000002a3fa5f03a0_0;  1 drivers
v000002a3fa60d3e0_0 .net "EX2_is_bne", 0 0, v000002a3fa5f0f80_0;  1 drivers
v000002a3fa60e060_0 .net "EX2_is_jal", 0 0, v000002a3fa5f0620_0;  1 drivers
v000002a3fa60dca0_0 .net "EX2_is_jr", 0 0, v000002a3fa5f0e40_0;  1 drivers
v000002a3fa60df20_0 .net "EX2_is_oper2_immed", 0 0, v000002a3fa5f0a80_0;  1 drivers
v000002a3fa60cee0_0 .net "EX2_memread", 0 0, v000002a3fa5f06c0_0;  1 drivers
v000002a3fa60c440_0 .net "EX2_memwrite", 0 0, v000002a3fa5f1020_0;  1 drivers
v000002a3fa60dd40_0 .net "EX2_opcode", 11 0, v000002a3fa5f17a0_0;  1 drivers
v000002a3fa60e1a0_0 .net "EX2_predicted", 0 0, v000002a3fa5f1520_0;  1 drivers
v000002a3fa60e100_0 .net "EX2_rd_ind", 4 0, v000002a3fa5f08a0_0;  1 drivers
v000002a3fa60be00_0 .net "EX2_rd_indzero", 0 0, v000002a3fa5f0b20_0;  1 drivers
v000002a3fa60c4e0_0 .net "EX2_regwrite", 0 0, v000002a3fa5f0300_0;  1 drivers
v000002a3fa60d480_0 .net "EX2_rs1", 31 0, v000002a3fa5f15c0_0;  1 drivers
v000002a3fa60d020_0 .net "EX2_rs1_ind", 4 0, v000002a3fa5f1160_0;  1 drivers
v000002a3fa60e240_0 .net "EX2_rs2_ind", 4 0, v000002a3fa5f1200_0;  1 drivers
v000002a3fa60e2e0_0 .net "EX2_rs2_out", 31 0, v000002a3fa5f13e0_0;  1 drivers
v000002a3fa60c940_0 .net "ID_INST", 31 0, v000002a3fa5f9e10_0;  1 drivers
v000002a3fa60bcc0_0 .net "ID_PC", 31 0, v000002a3fa5f9eb0_0;  1 drivers
v000002a3fa60dc00_0 .net "ID_PFC_to_EX", 31 0, L_000002a3fa61fd70;  1 drivers
v000002a3fa60bea0_0 .net "ID_PFC_to_IF", 31 0, L_000002a3fa6203b0;  1 drivers
v000002a3fa60bf40_0 .net "ID_forward_to_B", 31 0, L_000002a3fa61ff50;  1 drivers
v000002a3fa60bfe0_0 .net "ID_is_beq", 0 0, L_000002a3fa620450;  1 drivers
v000002a3fa60d0c0_0 .net "ID_is_bne", 0 0, L_000002a3fa620ef0;  1 drivers
v000002a3fa60c9e0_0 .net "ID_is_j", 0 0, L_000002a3fa620f90;  1 drivers
v000002a3fa60c260_0 .net "ID_is_jal", 0 0, L_000002a3fa621ad0;  1 drivers
v000002a3fa60c620_0 .net "ID_is_jr", 0 0, L_000002a3fa621a30;  1 drivers
v000002a3fa60c580_0 .net "ID_is_oper2_immed", 0 0, L_000002a3fa628e40;  1 drivers
v000002a3fa60ca80_0 .net "ID_memread", 0 0, L_000002a3fa61faf0;  1 drivers
v000002a3fa60d160_0 .net "ID_memwrite", 0 0, L_000002a3fa620090;  1 drivers
v000002a3fa60d520_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  1 drivers
v000002a3fa60d5c0_0 .net "ID_predicted", 0 0, v000002a3fa5f2e30_0;  1 drivers
v000002a3fa60e7e0_0 .net "ID_rd_ind", 4 0, v000002a3fa607bc0_0;  1 drivers
v000002a3fa60e920_0 .net "ID_regwrite", 0 0, L_000002a3fa61f5f0;  1 drivers
v000002a3fa60e420_0 .net "ID_rs1", 31 0, v000002a3fa5f86f0_0;  1 drivers
v000002a3fa60e560_0 .net "ID_rs1_ind", 4 0, v000002a3fa608f20_0;  1 drivers
v000002a3fa60e740_0 .net "ID_rs2", 31 0, v000002a3fa5f7f70_0;  1 drivers
v000002a3fa60e880_0 .net "ID_rs2_ind", 4 0, v000002a3fa607080_0;  1 drivers
v000002a3fa60e9c0_0 .net "IF_INST", 31 0, L_000002a3fa6279b0;  1 drivers
v000002a3fa60e600_0 .net "IF_pc", 31 0, v000002a3fa608160_0;  1 drivers
v000002a3fa60ea60_0 .net "MEM_ALU_OUT", 31 0, v000002a3fa5de040_0;  1 drivers
v000002a3fa60e380_0 .net "MEM_Data_mem_out", 31 0, v000002a3fa60ba40_0;  1 drivers
v000002a3fa60e6a0_0 .net "MEM_memread", 0 0, v000002a3fa5dfe40_0;  1 drivers
v000002a3fa60e4c0_0 .net "MEM_memwrite", 0 0, v000002a3fa5df9e0_0;  1 drivers
v000002a3fa6265d0_0 .net "MEM_opcode", 11 0, v000002a3fa5de2c0_0;  1 drivers
v000002a3fa624c30_0 .net "MEM_rd_ind", 4 0, v000002a3fa5ddd20_0;  1 drivers
v000002a3fa624690_0 .net "MEM_rd_indzero", 0 0, v000002a3fa5df6c0_0;  1 drivers
v000002a3fa6256d0_0 .net "MEM_regwrite", 0 0, v000002a3fa5de7c0_0;  1 drivers
v000002a3fa6268f0_0 .net "MEM_rs2", 31 0, v000002a3fa5df580_0;  1 drivers
v000002a3fa626490_0 .net "PC", 31 0, L_000002a3fa6a0b00;  alias, 1 drivers
v000002a3fa6258b0_0 .net "STALL_ID1_FLUSH", 0 0, v000002a3fa5f3e70_0;  1 drivers
v000002a3fa6260d0_0 .net "STALL_ID2_FLUSH", 0 0, v000002a3fa5f3fb0_0;  1 drivers
v000002a3fa626710_0 .net "STALL_IF_FLUSH", 0 0, v000002a3fa5f5630_0;  1 drivers
v000002a3fa6267b0_0 .net "WB_ALU_OUT", 31 0, v000002a3fa60a000_0;  1 drivers
v000002a3fa624ff0_0 .net "WB_Data_mem_out", 31 0, v000002a3fa60a0a0_0;  1 drivers
v000002a3fa624a50_0 .net "WB_memread", 0 0, v000002a3fa60a1e0_0;  1 drivers
v000002a3fa624d70_0 .net "WB_rd_ind", 4 0, v000002a3fa60a500_0;  1 drivers
v000002a3fa6247d0_0 .net "WB_rd_indzero", 0 0, v000002a3fa60a640_0;  1 drivers
v000002a3fa626670_0 .net "WB_regwrite", 0 0, v000002a3fa60a6e0_0;  1 drivers
v000002a3fa625770_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  1 drivers
v000002a3fa625630_0 .net *"_ivl_1", 0 0, L_000002a3fa561c50;  1 drivers
v000002a3fa626210_0 .net *"_ivl_13", 0 0, L_000002a3fa560ec0;  1 drivers
v000002a3fa6245f0_0 .net *"_ivl_14", 0 0, L_000002a3fa625ef0;  1 drivers
v000002a3fa626850_0 .net *"_ivl_19", 0 0, L_000002a3fa560de0;  1 drivers
v000002a3fa624870_0 .net *"_ivl_2", 0 0, L_000002a3fa6254f0;  1 drivers
v000002a3fa625090_0 .net *"_ivl_20", 0 0, L_000002a3fa625f90;  1 drivers
v000002a3fa625310_0 .net *"_ivl_25", 0 0, L_000002a3fa560fa0;  1 drivers
v000002a3fa626530_0 .net *"_ivl_26", 0 0, L_000002a3fa626170;  1 drivers
v000002a3fa625b30_0 .net *"_ivl_31", 0 0, L_000002a3fa561240;  1 drivers
v000002a3fa624b90_0 .net *"_ivl_32", 0 0, L_000002a3fa626b70;  1 drivers
v000002a3fa6262b0_0 .net *"_ivl_40", 31 0, L_000002a3fa620130;  1 drivers
L_000002a3fa640c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa625a90_0 .net *"_ivl_43", 26 0, L_000002a3fa640c58;  1 drivers
L_000002a3fa640ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa625450_0 .net/2u *"_ivl_44", 31 0, L_000002a3fa640ca0;  1 drivers
v000002a3fa624cd0_0 .net *"_ivl_52", 31 0, L_000002a3fa691bb0;  1 drivers
L_000002a3fa640d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa624730_0 .net *"_ivl_55", 26 0, L_000002a3fa640d30;  1 drivers
L_000002a3fa640d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa626030_0 .net/2u *"_ivl_56", 31 0, L_000002a3fa640d78;  1 drivers
v000002a3fa6253b0_0 .net *"_ivl_7", 0 0, L_000002a3fa560980;  1 drivers
v000002a3fa625950_0 .net *"_ivl_8", 0 0, L_000002a3fa625590;  1 drivers
v000002a3fa624550_0 .net "alu_selA", 1 0, L_000002a3fa626ad0;  1 drivers
v000002a3fa624910_0 .net "alu_selB", 1 0, L_000002a3fa626f30;  1 drivers
v000002a3fa625bd0_0 .net "clk", 0 0, L_000002a3fa5611d0;  1 drivers
v000002a3fa6263f0_0 .var "cycles_consumed", 31 0;
v000002a3fa625db0_0 .net "exhaz", 0 0, L_000002a3fa560b40;  1 drivers
v000002a3fa625810_0 .net "exhaz2", 0 0, L_000002a3fa561ef0;  1 drivers
v000002a3fa6249b0_0 .net "hlt", 0 0, v000002a3fa60a820_0;  1 drivers
v000002a3fa6259f0_0 .net "idhaz", 0 0, L_000002a3fa561b00;  1 drivers
v000002a3fa625c70_0 .net "idhaz2", 0 0, L_000002a3fa561320;  1 drivers
v000002a3fa626c10_0 .net "if_id_write", 0 0, v000002a3fa5f6710_0;  1 drivers
v000002a3fa624e10_0 .net "input_clk", 0 0, v000002a3fa6251d0_0;  1 drivers
v000002a3fa626cb0_0 .net "is_branch_and_taken", 0 0, L_000002a3fa628190;  1 drivers
v000002a3fa624af0_0 .net "memhaz", 0 0, L_000002a3fa561470;  1 drivers
v000002a3fa625270_0 .net "memhaz2", 0 0, L_000002a3fa5616a0;  1 drivers
v000002a3fa625d10_0 .net "pc_src", 2 0, L_000002a3fa621b70;  1 drivers
v000002a3fa626350_0 .net "pc_write", 0 0, v000002a3fa5f6ad0_0;  1 drivers
v000002a3fa624eb0_0 .net "rst", 0 0, v000002a3fa626a30_0;  1 drivers
v000002a3fa625e50_0 .net "store_rs2_forward", 1 0, L_000002a3fa626df0;  1 drivers
v000002a3fa624f50_0 .net "wdata_to_reg_file", 31 0, L_000002a3fa63d1b0;  1 drivers
E_000002a3fa57b290/0 .event negedge, v000002a3fa5f2750_0;
E_000002a3fa57b290/1 .event posedge, v000002a3fa5dfa80_0;
E_000002a3fa57b290 .event/or E_000002a3fa57b290/0, E_000002a3fa57b290/1;
L_000002a3fa6254f0 .cmp/eq 5, v000002a3fa5f08a0_0, v000002a3fa5eeb40_0;
L_000002a3fa625590 .cmp/eq 5, v000002a3fa5ddd20_0, v000002a3fa5eeb40_0;
L_000002a3fa625ef0 .cmp/eq 5, v000002a3fa60a500_0, v000002a3fa5eeb40_0;
L_000002a3fa625f90 .cmp/eq 5, v000002a3fa5f08a0_0, v000002a3fa5eec80_0;
L_000002a3fa626170 .cmp/eq 5, v000002a3fa5ddd20_0, v000002a3fa5eec80_0;
L_000002a3fa626b70 .cmp/eq 5, v000002a3fa60a500_0, v000002a3fa5eec80_0;
L_000002a3fa620130 .concat [ 5 27 0 0], v000002a3fa607bc0_0, L_000002a3fa640c58;
L_000002a3fa620270 .cmp/ne 32, L_000002a3fa620130, L_000002a3fa640ca0;
L_000002a3fa691bb0 .concat [ 5 27 0 0], v000002a3fa5f08a0_0, L_000002a3fa640d30;
L_000002a3fa691110 .cmp/ne 32, L_000002a3fa691bb0, L_000002a3fa640d78;
S_000002a3fa43d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002a3fa5622e0 .functor NOT 1, L_000002a3fa560b40, C4<0>, C4<0>, C4<0>;
L_000002a3fa560ad0 .functor AND 1, L_000002a3fa561470, L_000002a3fa5622e0, C4<1>, C4<1>;
L_000002a3fa560bb0 .functor OR 1, L_000002a3fa561b00, L_000002a3fa560ad0, C4<0>, C4<0>;
L_000002a3fa560f30 .functor OR 1, L_000002a3fa561b00, L_000002a3fa560b40, C4<0>, C4<0>;
v000002a3fa5868e0_0 .net *"_ivl_12", 0 0, L_000002a3fa560f30;  1 drivers
v000002a3fa587100_0 .net *"_ivl_2", 0 0, L_000002a3fa5622e0;  1 drivers
v000002a3fa5871a0_0 .net *"_ivl_5", 0 0, L_000002a3fa560ad0;  1 drivers
v000002a3fa586980_0 .net *"_ivl_7", 0 0, L_000002a3fa560bb0;  1 drivers
v000002a3fa586a20_0 .net "alu_selA", 1 0, L_000002a3fa626ad0;  alias, 1 drivers
v000002a3fa5874c0_0 .net "exhaz", 0 0, L_000002a3fa560b40;  alias, 1 drivers
v000002a3fa588320_0 .net "idhaz", 0 0, L_000002a3fa561b00;  alias, 1 drivers
v000002a3fa586ac0_0 .net "memhaz", 0 0, L_000002a3fa561470;  alias, 1 drivers
L_000002a3fa626ad0 .concat8 [ 1 1 0 0], L_000002a3fa560bb0, L_000002a3fa560f30;
S_000002a3fa4369c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002a3fa562190 .functor NOT 1, L_000002a3fa561ef0, C4<0>, C4<0>, C4<0>;
L_000002a3fa561710 .functor AND 1, L_000002a3fa5616a0, L_000002a3fa562190, C4<1>, C4<1>;
L_000002a3fa560750 .functor OR 1, L_000002a3fa561320, L_000002a3fa561710, C4<0>, C4<0>;
L_000002a3fa561cc0 .functor NOT 1, v000002a3fa5eedc0_0, C4<0>, C4<0>, C4<0>;
L_000002a3fa561f60 .functor AND 1, L_000002a3fa560750, L_000002a3fa561cc0, C4<1>, C4<1>;
L_000002a3fa561d30 .functor OR 1, L_000002a3fa561320, L_000002a3fa561ef0, C4<0>, C4<0>;
L_000002a3fa562200 .functor NOT 1, v000002a3fa5eedc0_0, C4<0>, C4<0>, C4<0>;
L_000002a3fa562270 .functor AND 1, L_000002a3fa561d30, L_000002a3fa562200, C4<1>, C4<1>;
v000002a3fa5883c0_0 .net "EX1_is_oper2_immed", 0 0, v000002a3fa5eedc0_0;  alias, 1 drivers
v000002a3fa588460_0 .net *"_ivl_11", 0 0, L_000002a3fa561f60;  1 drivers
v000002a3fa586b60_0 .net *"_ivl_16", 0 0, L_000002a3fa561d30;  1 drivers
v000002a3fa587560_0 .net *"_ivl_17", 0 0, L_000002a3fa562200;  1 drivers
v000002a3fa587ce0_0 .net *"_ivl_2", 0 0, L_000002a3fa562190;  1 drivers
v000002a3fa5876a0_0 .net *"_ivl_20", 0 0, L_000002a3fa562270;  1 drivers
v000002a3fa586e80_0 .net *"_ivl_5", 0 0, L_000002a3fa561710;  1 drivers
v000002a3fa588000_0 .net *"_ivl_7", 0 0, L_000002a3fa560750;  1 drivers
v000002a3fa5880a0_0 .net *"_ivl_8", 0 0, L_000002a3fa561cc0;  1 drivers
v000002a3fa587740_0 .net "alu_selB", 1 0, L_000002a3fa626f30;  alias, 1 drivers
v000002a3fa5877e0_0 .net "exhaz", 0 0, L_000002a3fa561ef0;  alias, 1 drivers
v000002a3fa587880_0 .net "idhaz", 0 0, L_000002a3fa561320;  alias, 1 drivers
v000002a3fa587e20_0 .net "memhaz", 0 0, L_000002a3fa5616a0;  alias, 1 drivers
L_000002a3fa626f30 .concat8 [ 1 1 0 0], L_000002a3fa561f60, L_000002a3fa562270;
S_000002a3fa436b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002a3fa562580 .functor NOT 1, L_000002a3fa561ef0, C4<0>, C4<0>, C4<0>;
L_000002a3fa5624a0 .functor AND 1, L_000002a3fa5616a0, L_000002a3fa562580, C4<1>, C4<1>;
L_000002a3fa5625f0 .functor OR 1, L_000002a3fa561320, L_000002a3fa5624a0, C4<0>, C4<0>;
L_000002a3fa562510 .functor OR 1, L_000002a3fa561320, L_000002a3fa561ef0, C4<0>, C4<0>;
v000002a3fa587ec0_0 .net *"_ivl_12", 0 0, L_000002a3fa562510;  1 drivers
v000002a3fa588500_0 .net *"_ivl_2", 0 0, L_000002a3fa562580;  1 drivers
v000002a3fa587920_0 .net *"_ivl_5", 0 0, L_000002a3fa5624a0;  1 drivers
v000002a3fa586ca0_0 .net *"_ivl_7", 0 0, L_000002a3fa5625f0;  1 drivers
v000002a3fa586c00_0 .net "exhaz", 0 0, L_000002a3fa561ef0;  alias, 1 drivers
v000002a3fa586f20_0 .net "idhaz", 0 0, L_000002a3fa561320;  alias, 1 drivers
v000002a3fa503b60_0 .net "memhaz", 0 0, L_000002a3fa5616a0;  alias, 1 drivers
v000002a3fa502ee0_0 .net "store_rs2_forward", 1 0, L_000002a3fa626df0;  alias, 1 drivers
L_000002a3fa626df0 .concat8 [ 1 1 0 0], L_000002a3fa5625f0, L_000002a3fa562510;
S_000002a3fa349aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002a3fa502c60_0 .net "EX_ALU_OUT", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa501e00_0 .net "EX_memread", 0 0, v000002a3fa5f06c0_0;  alias, 1 drivers
v000002a3fa4dee60_0 .net "EX_memwrite", 0 0, v000002a3fa5f1020_0;  alias, 1 drivers
v000002a3fa4ddec0_0 .net "EX_opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
v000002a3fa5de680_0 .net "EX_rd_ind", 4 0, v000002a3fa5f08a0_0;  alias, 1 drivers
v000002a3fa5dfb20_0 .net "EX_rd_indzero", 0 0, L_000002a3fa691110;  1 drivers
v000002a3fa5df1c0_0 .net "EX_regwrite", 0 0, v000002a3fa5f0300_0;  alias, 1 drivers
v000002a3fa5de220_0 .net "EX_rs2_out", 31 0, v000002a3fa5f13e0_0;  alias, 1 drivers
v000002a3fa5de040_0 .var "MEM_ALU_OUT", 31 0;
v000002a3fa5dfe40_0 .var "MEM_memread", 0 0;
v000002a3fa5df9e0_0 .var "MEM_memwrite", 0 0;
v000002a3fa5de2c0_0 .var "MEM_opcode", 11 0;
v000002a3fa5ddd20_0 .var "MEM_rd_ind", 4 0;
v000002a3fa5df6c0_0 .var "MEM_rd_indzero", 0 0;
v000002a3fa5de7c0_0 .var "MEM_regwrite", 0 0;
v000002a3fa5df580_0 .var "MEM_rs2", 31 0;
v000002a3fa5de900_0 .net "clk", 0 0, L_000002a3fa63d300;  1 drivers
v000002a3fa5dfa80_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57ad10 .event posedge, v000002a3fa5dfa80_0, v000002a3fa5de900_0;
S_000002a3fa349c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002a3fa331490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa3314c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa331500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa331538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa331570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa3315a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa3315e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa331618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa331650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa331688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa3316c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa3316f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa331730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa331768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa3317a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa3317d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa331810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa331848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa331880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa3318b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa3318f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa331928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa331960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa331998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa3319d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a3fa63c5e0 .functor XOR 1, L_000002a3fa63c420, v000002a3fa5f1520_0, C4<0>, C4<0>;
L_000002a3fa63c650 .functor NOT 1, L_000002a3fa63c5e0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63d220 .functor OR 1, v000002a3fa626a30_0, L_000002a3fa63c650, C4<0>, C4<0>;
L_000002a3fa63d0d0 .functor NOT 1, L_000002a3fa63d220, C4<0>, C4<0>, C4<0>;
v000002a3fa5e38b0_0 .net "ALU_OP", 3 0, v000002a3fa5e3d10_0;  1 drivers
v000002a3fa5e4d50_0 .net "BranchDecision", 0 0, L_000002a3fa63c420;  1 drivers
v000002a3fa5e52f0_0 .net "CF", 0 0, v000002a3fa5e2690_0;  1 drivers
v000002a3fa5e51b0_0 .net "EX_opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
v000002a3fa5e5570_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  alias, 1 drivers
v000002a3fa5e4ad0_0 .net "ZF", 0 0, L_000002a3fa63cce0;  1 drivers
L_000002a3fa640ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a3fa5e4f30_0 .net/2u *"_ivl_0", 31 0, L_000002a3fa640ce8;  1 drivers
v000002a3fa5e5250_0 .net *"_ivl_11", 0 0, L_000002a3fa63d220;  1 drivers
v000002a3fa5e4490_0 .net *"_ivl_2", 31 0, L_000002a3fa622570;  1 drivers
v000002a3fa5e4e90_0 .net *"_ivl_6", 0 0, L_000002a3fa63c5e0;  1 drivers
v000002a3fa5e5070_0 .net *"_ivl_8", 0 0, L_000002a3fa63c650;  1 drivers
v000002a3fa5e4fd0_0 .net "alu_out", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa5e5390_0 .net "alu_outw", 31 0, v000002a3fa5e36d0_0;  1 drivers
v000002a3fa5e47b0_0 .net "is_beq", 0 0, v000002a3fa5f03a0_0;  alias, 1 drivers
v000002a3fa5e4cb0_0 .net "is_bne", 0 0, v000002a3fa5f0f80_0;  alias, 1 drivers
v000002a3fa5e5750_0 .net "is_jal", 0 0, v000002a3fa5f0620_0;  alias, 1 drivers
v000002a3fa5e5110_0 .net "oper1", 31 0, v000002a3fa5f04e0_0;  alias, 1 drivers
v000002a3fa5e4850_0 .net "oper2", 31 0, v000002a3fa5f0da0_0;  alias, 1 drivers
v000002a3fa5e5430_0 .net "pc", 31 0, v000002a3fa5f1340_0;  alias, 1 drivers
v000002a3fa5e4530_0 .net "predicted", 0 0, v000002a3fa5f1520_0;  alias, 1 drivers
v000002a3fa5e54d0_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
L_000002a3fa622570 .arith/sum 32, v000002a3fa5f1340_0, L_000002a3fa640ce8;
L_000002a3fa622610 .functor MUXZ 32, v000002a3fa5e36d0_0, L_000002a3fa622570, v000002a3fa5f0620_0, C4<>;
S_000002a3fa390140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002a3fa349c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002a3fa63c030 .functor AND 1, v000002a3fa5f03a0_0, L_000002a3fa63c570, C4<1>, C4<1>;
L_000002a3fa63c260 .functor NOT 1, L_000002a3fa63c570, C4<0>, C4<0>, C4<0>;
L_000002a3fa63c340 .functor AND 1, v000002a3fa5f0f80_0, L_000002a3fa63c260, C4<1>, C4<1>;
L_000002a3fa63c420 .functor OR 1, L_000002a3fa63c030, L_000002a3fa63c340, C4<0>, C4<0>;
v000002a3fa5e2190_0 .net "BranchDecision", 0 0, L_000002a3fa63c420;  alias, 1 drivers
v000002a3fa5e2e10_0 .net *"_ivl_2", 0 0, L_000002a3fa63c260;  1 drivers
v000002a3fa5e3810_0 .net "is_beq", 0 0, v000002a3fa5f03a0_0;  alias, 1 drivers
v000002a3fa5e40d0_0 .net "is_beq_taken", 0 0, L_000002a3fa63c030;  1 drivers
v000002a3fa5e22d0_0 .net "is_bne", 0 0, v000002a3fa5f0f80_0;  alias, 1 drivers
v000002a3fa5e3090_0 .net "is_bne_taken", 0 0, L_000002a3fa63c340;  1 drivers
v000002a3fa5e2550_0 .net "is_eq", 0 0, L_000002a3fa63c570;  1 drivers
v000002a3fa5e4350_0 .net "oper1", 31 0, v000002a3fa5f04e0_0;  alias, 1 drivers
v000002a3fa5e25f0_0 .net "oper2", 31 0, v000002a3fa5f0da0_0;  alias, 1 drivers
S_000002a3fa3902d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002a3fa390140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002a3fa63c730 .functor XOR 1, L_000002a3fa622cf0, L_000002a3fa622750, C4<0>, C4<0>;
L_000002a3fa63b5b0 .functor XOR 1, L_000002a3fa623a10, L_000002a3fa623790, C4<0>, C4<0>;
L_000002a3fa63b620 .functor XOR 1, L_000002a3fa622890, L_000002a3fa623830, C4<0>, C4<0>;
L_000002a3fa63c960 .functor XOR 1, L_000002a3fa6229d0, L_000002a3fa622a70, C4<0>, C4<0>;
L_000002a3fa63b690 .functor XOR 1, L_000002a3fa622b10, L_000002a3fa6233d0, C4<0>, C4<0>;
L_000002a3fa63c3b0 .functor XOR 1, L_000002a3fa623470, L_000002a3fa623970, C4<0>, C4<0>;
L_000002a3fa63c2d0 .functor XOR 1, L_000002a3fa696890, L_000002a3fa696750, C4<0>, C4<0>;
L_000002a3fa63cdc0 .functor XOR 1, L_000002a3fa695530, L_000002a3fa696110, C4<0>, C4<0>;
L_000002a3fa63ce30 .functor XOR 1, L_000002a3fa696ed0, L_000002a3fa695cb0, C4<0>, C4<0>;
L_000002a3fa63bfc0 .functor XOR 1, L_000002a3fa6971f0, L_000002a3fa6952b0, C4<0>, C4<0>;
L_000002a3fa63be70 .functor XOR 1, L_000002a3fa6969d0, L_000002a3fa695490, C4<0>, C4<0>;
L_000002a3fa63c7a0 .functor XOR 1, L_000002a3fa695670, L_000002a3fa696d90, C4<0>, C4<0>;
L_000002a3fa63cea0 .functor XOR 1, L_000002a3fa696f70, L_000002a3fa696250, C4<0>, C4<0>;
L_000002a3fa63baf0 .functor XOR 1, L_000002a3fa695710, L_000002a3fa695030, C4<0>, C4<0>;
L_000002a3fa63b850 .functor XOR 1, L_000002a3fa696c50, L_000002a3fa697330, C4<0>, C4<0>;
L_000002a3fa63b700 .functor XOR 1, L_000002a3fa6962f0, L_000002a3fa697290, C4<0>, C4<0>;
L_000002a3fa63bc40 .functor XOR 1, L_000002a3fa6953f0, L_000002a3fa6957b0, C4<0>, C4<0>;
L_000002a3fa63cf10 .functor XOR 1, L_000002a3fa697010, L_000002a3fa696430, C4<0>, C4<0>;
L_000002a3fa63b9a0 .functor XOR 1, L_000002a3fa6975b0, L_000002a3fa695350, C4<0>, C4<0>;
L_000002a3fa63c810 .functor XOR 1, L_000002a3fa696070, L_000002a3fa695c10, C4<0>, C4<0>;
L_000002a3fa63c880 .functor XOR 1, L_000002a3fa696610, L_000002a3fa696bb0, C4<0>, C4<0>;
L_000002a3fa63ba10 .functor XOR 1, L_000002a3fa695f30, L_000002a3fa695d50, C4<0>, C4<0>;
L_000002a3fa63bf50 .functor XOR 1, L_000002a3fa6955d0, L_000002a3fa695ad0, C4<0>, C4<0>;
L_000002a3fa63c490 .functor XOR 1, L_000002a3fa696930, L_000002a3fa696a70, C4<0>, C4<0>;
L_000002a3fa63cf80 .functor XOR 1, L_000002a3fa695850, L_000002a3fa6970b0, C4<0>, C4<0>;
L_000002a3fa63bb60 .functor XOR 1, L_000002a3fa6973d0, L_000002a3fa6961b0, C4<0>, C4<0>;
L_000002a3fa63b3f0 .functor XOR 1, L_000002a3fa6958f0, L_000002a3fa6976f0, C4<0>, C4<0>;
L_000002a3fa63bbd0 .functor XOR 1, L_000002a3fa695b70, L_000002a3fa696390, C4<0>, C4<0>;
L_000002a3fa63bcb0 .functor XOR 1, L_000002a3fa697470, L_000002a3fa697510, C4<0>, C4<0>;
L_000002a3fa63bee0 .functor XOR 1, L_000002a3fa696e30, L_000002a3fa695990, C4<0>, C4<0>;
L_000002a3fa63b460 .functor XOR 1, L_000002a3fa6967f0, L_000002a3fa695e90, C4<0>, C4<0>;
L_000002a3fa63c9d0 .functor XOR 1, L_000002a3fa6964d0, L_000002a3fa696b10, C4<0>, C4<0>;
L_000002a3fa63c570/0/0 .functor OR 1, L_000002a3fa697650, L_000002a3fa695a30, L_000002a3fa695210, L_000002a3fa696570;
L_000002a3fa63c570/0/4 .functor OR 1, L_000002a3fa6966b0, L_000002a3fa696cf0, L_000002a3fa694f90, L_000002a3fa695df0;
L_000002a3fa63c570/0/8 .functor OR 1, L_000002a3fa695fd0, L_000002a3fa6950d0, L_000002a3fa695170, L_000002a3fa697b50;
L_000002a3fa63c570/0/12 .functor OR 1, L_000002a3fa697bf0, L_000002a3fa6978d0, L_000002a3fa697d30, L_000002a3fa697c90;
L_000002a3fa63c570/0/16 .functor OR 1, L_000002a3fa697a10, L_000002a3fa697830, L_000002a3fa697ab0, L_000002a3fa697790;
L_000002a3fa63c570/0/20 .functor OR 1, L_000002a3fa697970, L_000002a3fa697dd0, L_000002a3fa697e70, L_000002a3fa6920b0;
L_000002a3fa63c570/0/24 .functor OR 1, L_000002a3fa68ff90, L_000002a3fa690210, L_000002a3fa691610, L_000002a3fa690030;
L_000002a3fa63c570/0/28 .functor OR 1, L_000002a3fa6917f0, L_000002a3fa6911b0, L_000002a3fa690350, L_000002a3fa691570;
L_000002a3fa63c570/1/0 .functor OR 1, L_000002a3fa63c570/0/0, L_000002a3fa63c570/0/4, L_000002a3fa63c570/0/8, L_000002a3fa63c570/0/12;
L_000002a3fa63c570/1/4 .functor OR 1, L_000002a3fa63c570/0/16, L_000002a3fa63c570/0/20, L_000002a3fa63c570/0/24, L_000002a3fa63c570/0/28;
L_000002a3fa63c570 .functor NOR 1, L_000002a3fa63c570/1/0, L_000002a3fa63c570/1/4, C4<0>, C4<0>;
v000002a3fa5de860_0 .net *"_ivl_0", 0 0, L_000002a3fa63c730;  1 drivers
v000002a3fa5def40_0 .net *"_ivl_101", 0 0, L_000002a3fa6957b0;  1 drivers
v000002a3fa5de0e0_0 .net *"_ivl_102", 0 0, L_000002a3fa63cf10;  1 drivers
v000002a3fa5e0020_0 .net *"_ivl_105", 0 0, L_000002a3fa697010;  1 drivers
v000002a3fa5de9a0_0 .net *"_ivl_107", 0 0, L_000002a3fa696430;  1 drivers
v000002a3fa5df760_0 .net *"_ivl_108", 0 0, L_000002a3fa63b9a0;  1 drivers
v000002a3fa5de720_0 .net *"_ivl_11", 0 0, L_000002a3fa623790;  1 drivers
v000002a3fa5dea40_0 .net *"_ivl_111", 0 0, L_000002a3fa6975b0;  1 drivers
v000002a3fa5df080_0 .net *"_ivl_113", 0 0, L_000002a3fa695350;  1 drivers
v000002a3fa5df940_0 .net *"_ivl_114", 0 0, L_000002a3fa63c810;  1 drivers
v000002a3fa5dddc0_0 .net *"_ivl_117", 0 0, L_000002a3fa696070;  1 drivers
v000002a3fa5de540_0 .net *"_ivl_119", 0 0, L_000002a3fa695c10;  1 drivers
v000002a3fa5de180_0 .net *"_ivl_12", 0 0, L_000002a3fa63b620;  1 drivers
v000002a3fa5dee00_0 .net *"_ivl_120", 0 0, L_000002a3fa63c880;  1 drivers
v000002a3fa5df800_0 .net *"_ivl_123", 0 0, L_000002a3fa696610;  1 drivers
v000002a3fa5ddfa0_0 .net *"_ivl_125", 0 0, L_000002a3fa696bb0;  1 drivers
v000002a3fa5ddc80_0 .net *"_ivl_126", 0 0, L_000002a3fa63ba10;  1 drivers
v000002a3fa5deae0_0 .net *"_ivl_129", 0 0, L_000002a3fa695f30;  1 drivers
v000002a3fa5dfee0_0 .net *"_ivl_131", 0 0, L_000002a3fa695d50;  1 drivers
v000002a3fa5e0200_0 .net *"_ivl_132", 0 0, L_000002a3fa63bf50;  1 drivers
v000002a3fa5ded60_0 .net *"_ivl_135", 0 0, L_000002a3fa6955d0;  1 drivers
v000002a3fa5dfbc0_0 .net *"_ivl_137", 0 0, L_000002a3fa695ad0;  1 drivers
v000002a3fa5de360_0 .net *"_ivl_138", 0 0, L_000002a3fa63c490;  1 drivers
v000002a3fa5df8a0_0 .net *"_ivl_141", 0 0, L_000002a3fa696930;  1 drivers
v000002a3fa5de400_0 .net *"_ivl_143", 0 0, L_000002a3fa696a70;  1 drivers
v000002a3fa5e02a0_0 .net *"_ivl_144", 0 0, L_000002a3fa63cf80;  1 drivers
v000002a3fa5dfc60_0 .net *"_ivl_147", 0 0, L_000002a3fa695850;  1 drivers
v000002a3fa5de4a0_0 .net *"_ivl_149", 0 0, L_000002a3fa6970b0;  1 drivers
v000002a3fa5de5e0_0 .net *"_ivl_15", 0 0, L_000002a3fa622890;  1 drivers
v000002a3fa5ddbe0_0 .net *"_ivl_150", 0 0, L_000002a3fa63bb60;  1 drivers
v000002a3fa5dfd00_0 .net *"_ivl_153", 0 0, L_000002a3fa6973d0;  1 drivers
v000002a3fa5dde60_0 .net *"_ivl_155", 0 0, L_000002a3fa6961b0;  1 drivers
v000002a3fa5dfda0_0 .net *"_ivl_156", 0 0, L_000002a3fa63b3f0;  1 drivers
v000002a3fa5dff80_0 .net *"_ivl_159", 0 0, L_000002a3fa6958f0;  1 drivers
v000002a3fa5e00c0_0 .net *"_ivl_161", 0 0, L_000002a3fa6976f0;  1 drivers
v000002a3fa5deb80_0 .net *"_ivl_162", 0 0, L_000002a3fa63bbd0;  1 drivers
v000002a3fa5deea0_0 .net *"_ivl_165", 0 0, L_000002a3fa695b70;  1 drivers
v000002a3fa5e0160_0 .net *"_ivl_167", 0 0, L_000002a3fa696390;  1 drivers
v000002a3fa5ddf00_0 .net *"_ivl_168", 0 0, L_000002a3fa63bcb0;  1 drivers
v000002a3fa5dec20_0 .net *"_ivl_17", 0 0, L_000002a3fa623830;  1 drivers
v000002a3fa5df620_0 .net *"_ivl_171", 0 0, L_000002a3fa697470;  1 drivers
v000002a3fa5df3a0_0 .net *"_ivl_173", 0 0, L_000002a3fa697510;  1 drivers
v000002a3fa5decc0_0 .net *"_ivl_174", 0 0, L_000002a3fa63bee0;  1 drivers
v000002a3fa5df120_0 .net *"_ivl_177", 0 0, L_000002a3fa696e30;  1 drivers
v000002a3fa5df440_0 .net *"_ivl_179", 0 0, L_000002a3fa695990;  1 drivers
v000002a3fa5df260_0 .net *"_ivl_18", 0 0, L_000002a3fa63c960;  1 drivers
v000002a3fa5df300_0 .net *"_ivl_180", 0 0, L_000002a3fa63b460;  1 drivers
v000002a3fa5df4e0_0 .net *"_ivl_183", 0 0, L_000002a3fa6967f0;  1 drivers
v000002a3fa5e0340_0 .net *"_ivl_185", 0 0, L_000002a3fa695e90;  1 drivers
v000002a3fa5e1560_0 .net *"_ivl_186", 0 0, L_000002a3fa63c9d0;  1 drivers
v000002a3fa5e1a60_0 .net *"_ivl_190", 0 0, L_000002a3fa6964d0;  1 drivers
v000002a3fa5e0de0_0 .net *"_ivl_192", 0 0, L_000002a3fa696b10;  1 drivers
v000002a3fa5e0e80_0 .net *"_ivl_194", 0 0, L_000002a3fa697650;  1 drivers
v000002a3fa5e0840_0 .net *"_ivl_196", 0 0, L_000002a3fa695a30;  1 drivers
v000002a3fa5e1740_0 .net *"_ivl_198", 0 0, L_000002a3fa695210;  1 drivers
v000002a3fa5e03e0_0 .net *"_ivl_200", 0 0, L_000002a3fa696570;  1 drivers
v000002a3fa5e0ac0_0 .net *"_ivl_202", 0 0, L_000002a3fa6966b0;  1 drivers
v000002a3fa5e05c0_0 .net *"_ivl_204", 0 0, L_000002a3fa696cf0;  1 drivers
v000002a3fa5e0f20_0 .net *"_ivl_206", 0 0, L_000002a3fa694f90;  1 drivers
v000002a3fa5e0c00_0 .net *"_ivl_208", 0 0, L_000002a3fa695df0;  1 drivers
v000002a3fa5e0fc0_0 .net *"_ivl_21", 0 0, L_000002a3fa6229d0;  1 drivers
v000002a3fa5e17e0_0 .net *"_ivl_210", 0 0, L_000002a3fa695fd0;  1 drivers
v000002a3fa5e0660_0 .net *"_ivl_212", 0 0, L_000002a3fa6950d0;  1 drivers
v000002a3fa5e0ca0_0 .net *"_ivl_214", 0 0, L_000002a3fa695170;  1 drivers
v000002a3fa5e0520_0 .net *"_ivl_216", 0 0, L_000002a3fa697b50;  1 drivers
v000002a3fa5e0700_0 .net *"_ivl_218", 0 0, L_000002a3fa697bf0;  1 drivers
v000002a3fa5e08e0_0 .net *"_ivl_220", 0 0, L_000002a3fa6978d0;  1 drivers
v000002a3fa5e1880_0 .net *"_ivl_222", 0 0, L_000002a3fa697d30;  1 drivers
v000002a3fa5e0b60_0 .net *"_ivl_224", 0 0, L_000002a3fa697c90;  1 drivers
v000002a3fa5e0480_0 .net *"_ivl_226", 0 0, L_000002a3fa697a10;  1 drivers
v000002a3fa5e1060_0 .net *"_ivl_228", 0 0, L_000002a3fa697830;  1 drivers
v000002a3fa5e0980_0 .net *"_ivl_23", 0 0, L_000002a3fa622a70;  1 drivers
v000002a3fa5e0a20_0 .net *"_ivl_230", 0 0, L_000002a3fa697ab0;  1 drivers
v000002a3fa5e0d40_0 .net *"_ivl_232", 0 0, L_000002a3fa697790;  1 drivers
v000002a3fa5e07a0_0 .net *"_ivl_234", 0 0, L_000002a3fa697970;  1 drivers
v000002a3fa5e1100_0 .net *"_ivl_236", 0 0, L_000002a3fa697dd0;  1 drivers
v000002a3fa5e11a0_0 .net *"_ivl_238", 0 0, L_000002a3fa697e70;  1 drivers
v000002a3fa5e1920_0 .net *"_ivl_24", 0 0, L_000002a3fa63b690;  1 drivers
v000002a3fa5e1600_0 .net *"_ivl_240", 0 0, L_000002a3fa6920b0;  1 drivers
v000002a3fa5e1240_0 .net *"_ivl_242", 0 0, L_000002a3fa68ff90;  1 drivers
v000002a3fa5e12e0_0 .net *"_ivl_244", 0 0, L_000002a3fa690210;  1 drivers
v000002a3fa5e1420_0 .net *"_ivl_246", 0 0, L_000002a3fa691610;  1 drivers
v000002a3fa5e1380_0 .net *"_ivl_248", 0 0, L_000002a3fa690030;  1 drivers
v000002a3fa5e14c0_0 .net *"_ivl_250", 0 0, L_000002a3fa6917f0;  1 drivers
v000002a3fa5e16a0_0 .net *"_ivl_252", 0 0, L_000002a3fa6911b0;  1 drivers
v000002a3fa5e19c0_0 .net *"_ivl_254", 0 0, L_000002a3fa690350;  1 drivers
v000002a3fa502800_0 .net *"_ivl_256", 0 0, L_000002a3fa691570;  1 drivers
v000002a3fa5e2d70_0 .net *"_ivl_27", 0 0, L_000002a3fa622b10;  1 drivers
v000002a3fa5e2eb0_0 .net *"_ivl_29", 0 0, L_000002a3fa6233d0;  1 drivers
v000002a3fa5e2370_0 .net *"_ivl_3", 0 0, L_000002a3fa622cf0;  1 drivers
v000002a3fa5e3db0_0 .net *"_ivl_30", 0 0, L_000002a3fa63c3b0;  1 drivers
v000002a3fa5e1bf0_0 .net *"_ivl_33", 0 0, L_000002a3fa623470;  1 drivers
v000002a3fa5e2730_0 .net *"_ivl_35", 0 0, L_000002a3fa623970;  1 drivers
v000002a3fa5e1e70_0 .net *"_ivl_36", 0 0, L_000002a3fa63c2d0;  1 drivers
v000002a3fa5e2cd0_0 .net *"_ivl_39", 0 0, L_000002a3fa696890;  1 drivers
v000002a3fa5e2910_0 .net *"_ivl_41", 0 0, L_000002a3fa696750;  1 drivers
v000002a3fa5e2f50_0 .net *"_ivl_42", 0 0, L_000002a3fa63cdc0;  1 drivers
v000002a3fa5e3e50_0 .net *"_ivl_45", 0 0, L_000002a3fa695530;  1 drivers
v000002a3fa5e1f10_0 .net *"_ivl_47", 0 0, L_000002a3fa696110;  1 drivers
v000002a3fa5e29b0_0 .net *"_ivl_48", 0 0, L_000002a3fa63ce30;  1 drivers
v000002a3fa5e1c90_0 .net *"_ivl_5", 0 0, L_000002a3fa622750;  1 drivers
v000002a3fa5e2230_0 .net *"_ivl_51", 0 0, L_000002a3fa696ed0;  1 drivers
v000002a3fa5e2050_0 .net *"_ivl_53", 0 0, L_000002a3fa695cb0;  1 drivers
v000002a3fa5e4170_0 .net *"_ivl_54", 0 0, L_000002a3fa63bfc0;  1 drivers
v000002a3fa5e39f0_0 .net *"_ivl_57", 0 0, L_000002a3fa6971f0;  1 drivers
v000002a3fa5e2a50_0 .net *"_ivl_59", 0 0, L_000002a3fa6952b0;  1 drivers
v000002a3fa5e4210_0 .net *"_ivl_6", 0 0, L_000002a3fa63b5b0;  1 drivers
v000002a3fa5e2410_0 .net *"_ivl_60", 0 0, L_000002a3fa63be70;  1 drivers
v000002a3fa5e3590_0 .net *"_ivl_63", 0 0, L_000002a3fa6969d0;  1 drivers
v000002a3fa5e2af0_0 .net *"_ivl_65", 0 0, L_000002a3fa695490;  1 drivers
v000002a3fa5e3a90_0 .net *"_ivl_66", 0 0, L_000002a3fa63c7a0;  1 drivers
v000002a3fa5e3ef0_0 .net *"_ivl_69", 0 0, L_000002a3fa695670;  1 drivers
v000002a3fa5e3f90_0 .net *"_ivl_71", 0 0, L_000002a3fa696d90;  1 drivers
v000002a3fa5e3950_0 .net *"_ivl_72", 0 0, L_000002a3fa63cea0;  1 drivers
v000002a3fa5e3770_0 .net *"_ivl_75", 0 0, L_000002a3fa696f70;  1 drivers
v000002a3fa5e42b0_0 .net *"_ivl_77", 0 0, L_000002a3fa696250;  1 drivers
v000002a3fa5e1fb0_0 .net *"_ivl_78", 0 0, L_000002a3fa63baf0;  1 drivers
v000002a3fa5e4030_0 .net *"_ivl_81", 0 0, L_000002a3fa695710;  1 drivers
v000002a3fa5e2ff0_0 .net *"_ivl_83", 0 0, L_000002a3fa695030;  1 drivers
v000002a3fa5e3450_0 .net *"_ivl_84", 0 0, L_000002a3fa63b850;  1 drivers
v000002a3fa5e31d0_0 .net *"_ivl_87", 0 0, L_000002a3fa696c50;  1 drivers
v000002a3fa5e3130_0 .net *"_ivl_89", 0 0, L_000002a3fa697330;  1 drivers
v000002a3fa5e20f0_0 .net *"_ivl_9", 0 0, L_000002a3fa623a10;  1 drivers
v000002a3fa5e3270_0 .net *"_ivl_90", 0 0, L_000002a3fa63b700;  1 drivers
v000002a3fa5e34f0_0 .net *"_ivl_93", 0 0, L_000002a3fa6962f0;  1 drivers
v000002a3fa5e3630_0 .net *"_ivl_95", 0 0, L_000002a3fa697290;  1 drivers
v000002a3fa5e1d30_0 .net *"_ivl_96", 0 0, L_000002a3fa63bc40;  1 drivers
v000002a3fa5e1dd0_0 .net *"_ivl_99", 0 0, L_000002a3fa6953f0;  1 drivers
v000002a3fa5e2c30_0 .net "a", 31 0, v000002a3fa5f04e0_0;  alias, 1 drivers
v000002a3fa5e24b0_0 .net "b", 31 0, v000002a3fa5f0da0_0;  alias, 1 drivers
v000002a3fa5e3b30_0 .net "out", 0 0, L_000002a3fa63c570;  alias, 1 drivers
v000002a3fa5e2b90_0 .net "temp", 31 0, L_000002a3fa697150;  1 drivers
L_000002a3fa622cf0 .part v000002a3fa5f04e0_0, 0, 1;
L_000002a3fa622750 .part v000002a3fa5f0da0_0, 0, 1;
L_000002a3fa623a10 .part v000002a3fa5f04e0_0, 1, 1;
L_000002a3fa623790 .part v000002a3fa5f0da0_0, 1, 1;
L_000002a3fa622890 .part v000002a3fa5f04e0_0, 2, 1;
L_000002a3fa623830 .part v000002a3fa5f0da0_0, 2, 1;
L_000002a3fa6229d0 .part v000002a3fa5f04e0_0, 3, 1;
L_000002a3fa622a70 .part v000002a3fa5f0da0_0, 3, 1;
L_000002a3fa622b10 .part v000002a3fa5f04e0_0, 4, 1;
L_000002a3fa6233d0 .part v000002a3fa5f0da0_0, 4, 1;
L_000002a3fa623470 .part v000002a3fa5f04e0_0, 5, 1;
L_000002a3fa623970 .part v000002a3fa5f0da0_0, 5, 1;
L_000002a3fa696890 .part v000002a3fa5f04e0_0, 6, 1;
L_000002a3fa696750 .part v000002a3fa5f0da0_0, 6, 1;
L_000002a3fa695530 .part v000002a3fa5f04e0_0, 7, 1;
L_000002a3fa696110 .part v000002a3fa5f0da0_0, 7, 1;
L_000002a3fa696ed0 .part v000002a3fa5f04e0_0, 8, 1;
L_000002a3fa695cb0 .part v000002a3fa5f0da0_0, 8, 1;
L_000002a3fa6971f0 .part v000002a3fa5f04e0_0, 9, 1;
L_000002a3fa6952b0 .part v000002a3fa5f0da0_0, 9, 1;
L_000002a3fa6969d0 .part v000002a3fa5f04e0_0, 10, 1;
L_000002a3fa695490 .part v000002a3fa5f0da0_0, 10, 1;
L_000002a3fa695670 .part v000002a3fa5f04e0_0, 11, 1;
L_000002a3fa696d90 .part v000002a3fa5f0da0_0, 11, 1;
L_000002a3fa696f70 .part v000002a3fa5f04e0_0, 12, 1;
L_000002a3fa696250 .part v000002a3fa5f0da0_0, 12, 1;
L_000002a3fa695710 .part v000002a3fa5f04e0_0, 13, 1;
L_000002a3fa695030 .part v000002a3fa5f0da0_0, 13, 1;
L_000002a3fa696c50 .part v000002a3fa5f04e0_0, 14, 1;
L_000002a3fa697330 .part v000002a3fa5f0da0_0, 14, 1;
L_000002a3fa6962f0 .part v000002a3fa5f04e0_0, 15, 1;
L_000002a3fa697290 .part v000002a3fa5f0da0_0, 15, 1;
L_000002a3fa6953f0 .part v000002a3fa5f04e0_0, 16, 1;
L_000002a3fa6957b0 .part v000002a3fa5f0da0_0, 16, 1;
L_000002a3fa697010 .part v000002a3fa5f04e0_0, 17, 1;
L_000002a3fa696430 .part v000002a3fa5f0da0_0, 17, 1;
L_000002a3fa6975b0 .part v000002a3fa5f04e0_0, 18, 1;
L_000002a3fa695350 .part v000002a3fa5f0da0_0, 18, 1;
L_000002a3fa696070 .part v000002a3fa5f04e0_0, 19, 1;
L_000002a3fa695c10 .part v000002a3fa5f0da0_0, 19, 1;
L_000002a3fa696610 .part v000002a3fa5f04e0_0, 20, 1;
L_000002a3fa696bb0 .part v000002a3fa5f0da0_0, 20, 1;
L_000002a3fa695f30 .part v000002a3fa5f04e0_0, 21, 1;
L_000002a3fa695d50 .part v000002a3fa5f0da0_0, 21, 1;
L_000002a3fa6955d0 .part v000002a3fa5f04e0_0, 22, 1;
L_000002a3fa695ad0 .part v000002a3fa5f0da0_0, 22, 1;
L_000002a3fa696930 .part v000002a3fa5f04e0_0, 23, 1;
L_000002a3fa696a70 .part v000002a3fa5f0da0_0, 23, 1;
L_000002a3fa695850 .part v000002a3fa5f04e0_0, 24, 1;
L_000002a3fa6970b0 .part v000002a3fa5f0da0_0, 24, 1;
L_000002a3fa6973d0 .part v000002a3fa5f04e0_0, 25, 1;
L_000002a3fa6961b0 .part v000002a3fa5f0da0_0, 25, 1;
L_000002a3fa6958f0 .part v000002a3fa5f04e0_0, 26, 1;
L_000002a3fa6976f0 .part v000002a3fa5f0da0_0, 26, 1;
L_000002a3fa695b70 .part v000002a3fa5f04e0_0, 27, 1;
L_000002a3fa696390 .part v000002a3fa5f0da0_0, 27, 1;
L_000002a3fa697470 .part v000002a3fa5f04e0_0, 28, 1;
L_000002a3fa697510 .part v000002a3fa5f0da0_0, 28, 1;
L_000002a3fa696e30 .part v000002a3fa5f04e0_0, 29, 1;
L_000002a3fa695990 .part v000002a3fa5f0da0_0, 29, 1;
L_000002a3fa6967f0 .part v000002a3fa5f04e0_0, 30, 1;
L_000002a3fa695e90 .part v000002a3fa5f0da0_0, 30, 1;
LS_000002a3fa697150_0_0 .concat8 [ 1 1 1 1], L_000002a3fa63c730, L_000002a3fa63b5b0, L_000002a3fa63b620, L_000002a3fa63c960;
LS_000002a3fa697150_0_4 .concat8 [ 1 1 1 1], L_000002a3fa63b690, L_000002a3fa63c3b0, L_000002a3fa63c2d0, L_000002a3fa63cdc0;
LS_000002a3fa697150_0_8 .concat8 [ 1 1 1 1], L_000002a3fa63ce30, L_000002a3fa63bfc0, L_000002a3fa63be70, L_000002a3fa63c7a0;
LS_000002a3fa697150_0_12 .concat8 [ 1 1 1 1], L_000002a3fa63cea0, L_000002a3fa63baf0, L_000002a3fa63b850, L_000002a3fa63b700;
LS_000002a3fa697150_0_16 .concat8 [ 1 1 1 1], L_000002a3fa63bc40, L_000002a3fa63cf10, L_000002a3fa63b9a0, L_000002a3fa63c810;
LS_000002a3fa697150_0_20 .concat8 [ 1 1 1 1], L_000002a3fa63c880, L_000002a3fa63ba10, L_000002a3fa63bf50, L_000002a3fa63c490;
LS_000002a3fa697150_0_24 .concat8 [ 1 1 1 1], L_000002a3fa63cf80, L_000002a3fa63bb60, L_000002a3fa63b3f0, L_000002a3fa63bbd0;
LS_000002a3fa697150_0_28 .concat8 [ 1 1 1 1], L_000002a3fa63bcb0, L_000002a3fa63bee0, L_000002a3fa63b460, L_000002a3fa63c9d0;
LS_000002a3fa697150_1_0 .concat8 [ 4 4 4 4], LS_000002a3fa697150_0_0, LS_000002a3fa697150_0_4, LS_000002a3fa697150_0_8, LS_000002a3fa697150_0_12;
LS_000002a3fa697150_1_4 .concat8 [ 4 4 4 4], LS_000002a3fa697150_0_16, LS_000002a3fa697150_0_20, LS_000002a3fa697150_0_24, LS_000002a3fa697150_0_28;
L_000002a3fa697150 .concat8 [ 16 16 0 0], LS_000002a3fa697150_1_0, LS_000002a3fa697150_1_4;
L_000002a3fa6964d0 .part v000002a3fa5f04e0_0, 31, 1;
L_000002a3fa696b10 .part v000002a3fa5f0da0_0, 31, 1;
L_000002a3fa697650 .part L_000002a3fa697150, 0, 1;
L_000002a3fa695a30 .part L_000002a3fa697150, 1, 1;
L_000002a3fa695210 .part L_000002a3fa697150, 2, 1;
L_000002a3fa696570 .part L_000002a3fa697150, 3, 1;
L_000002a3fa6966b0 .part L_000002a3fa697150, 4, 1;
L_000002a3fa696cf0 .part L_000002a3fa697150, 5, 1;
L_000002a3fa694f90 .part L_000002a3fa697150, 6, 1;
L_000002a3fa695df0 .part L_000002a3fa697150, 7, 1;
L_000002a3fa695fd0 .part L_000002a3fa697150, 8, 1;
L_000002a3fa6950d0 .part L_000002a3fa697150, 9, 1;
L_000002a3fa695170 .part L_000002a3fa697150, 10, 1;
L_000002a3fa697b50 .part L_000002a3fa697150, 11, 1;
L_000002a3fa697bf0 .part L_000002a3fa697150, 12, 1;
L_000002a3fa6978d0 .part L_000002a3fa697150, 13, 1;
L_000002a3fa697d30 .part L_000002a3fa697150, 14, 1;
L_000002a3fa697c90 .part L_000002a3fa697150, 15, 1;
L_000002a3fa697a10 .part L_000002a3fa697150, 16, 1;
L_000002a3fa697830 .part L_000002a3fa697150, 17, 1;
L_000002a3fa697ab0 .part L_000002a3fa697150, 18, 1;
L_000002a3fa697790 .part L_000002a3fa697150, 19, 1;
L_000002a3fa697970 .part L_000002a3fa697150, 20, 1;
L_000002a3fa697dd0 .part L_000002a3fa697150, 21, 1;
L_000002a3fa697e70 .part L_000002a3fa697150, 22, 1;
L_000002a3fa6920b0 .part L_000002a3fa697150, 23, 1;
L_000002a3fa68ff90 .part L_000002a3fa697150, 24, 1;
L_000002a3fa690210 .part L_000002a3fa697150, 25, 1;
L_000002a3fa691610 .part L_000002a3fa697150, 26, 1;
L_000002a3fa690030 .part L_000002a3fa697150, 27, 1;
L_000002a3fa6917f0 .part L_000002a3fa697150, 28, 1;
L_000002a3fa6911b0 .part L_000002a3fa697150, 29, 1;
L_000002a3fa690350 .part L_000002a3fa697150, 30, 1;
L_000002a3fa691570 .part L_000002a3fa697150, 31, 1;
S_000002a3fa348200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002a3fa349c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002a3fa57b2d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002a3fa63cce0 .functor NOT 1, L_000002a3fa622bb0, C4<0>, C4<0>, C4<0>;
v000002a3fa5e3c70_0 .net "A", 31 0, v000002a3fa5f04e0_0;  alias, 1 drivers
v000002a3fa5e3310_0 .net "ALUOP", 3 0, v000002a3fa5e3d10_0;  alias, 1 drivers
v000002a3fa5e33b0_0 .net "B", 31 0, v000002a3fa5f0da0_0;  alias, 1 drivers
v000002a3fa5e2690_0 .var "CF", 0 0;
v000002a3fa5e3bd0_0 .net "ZF", 0 0, L_000002a3fa63cce0;  alias, 1 drivers
v000002a3fa5e27d0_0 .net *"_ivl_1", 0 0, L_000002a3fa622bb0;  1 drivers
v000002a3fa5e36d0_0 .var "res", 31 0;
E_000002a3fa57b750 .event anyedge, v000002a3fa5e3310_0, v000002a3fa5e2c30_0, v000002a3fa5e24b0_0, v000002a3fa5e2690_0;
L_000002a3fa622bb0 .reduce/or v000002a3fa5e36d0_0;
S_000002a3fa348390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002a3fa349c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002a3fa5e63b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5e63e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5e6420 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5e6458 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5e6490 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5e64c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5e6500 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5e6538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5e6570 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5e65a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5e65e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5e6618 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5e6650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5e6688 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5e66c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5e66f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5e6730 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5e6768 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5e67a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5e67d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5e6810 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5e6848 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5e6880 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5e68b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5e68f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5e3d10_0 .var "ALU_OP", 3 0;
v000002a3fa5e2870_0 .net "opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
E_000002a3fa57a850 .event anyedge, v000002a3fa4ddec0_0;
S_000002a3fa38d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002a3fa5eee60_0 .net "EX1_forward_to_B", 31 0, v000002a3fa5ef7c0_0;  alias, 1 drivers
v000002a3fa5eea00_0 .net "EX_PFC", 31 0, v000002a3fa5eef00_0;  alias, 1 drivers
v000002a3fa5ede20_0 .net "EX_PFC_to_IF", 31 0, L_000002a3fa6224d0;  alias, 1 drivers
v000002a3fa5efc20_0 .net "alu_selA", 1 0, L_000002a3fa626ad0;  alias, 1 drivers
v000002a3fa5ee000_0 .net "alu_selB", 1 0, L_000002a3fa626f30;  alias, 1 drivers
v000002a3fa5ee960_0 .net "ex_haz", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa5ee280_0 .net "id_haz", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa5efae0_0 .net "is_jr", 0 0, v000002a3fa5ee780_0;  alias, 1 drivers
v000002a3fa5effe0_0 .net "mem_haz", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa5efa40_0 .net "oper1", 31 0, L_000002a3fa629310;  alias, 1 drivers
v000002a3fa5ee1e0_0 .net "oper2", 31 0, L_000002a3fa63bd20;  alias, 1 drivers
v000002a3fa5ee0a0_0 .net "pc", 31 0, v000002a3fa5ee6e0_0;  alias, 1 drivers
v000002a3fa5ed9c0_0 .net "rs1", 31 0, v000002a3fa5ee460_0;  alias, 1 drivers
v000002a3fa5efb80_0 .net "rs2_in", 31 0, v000002a3fa5efcc0_0;  alias, 1 drivers
v000002a3fa5eda60_0 .net "rs2_out", 31 0, L_000002a3fa63cb90;  alias, 1 drivers
v000002a3fa5ef680_0 .net "store_rs2_forward", 1 0, L_000002a3fa626df0;  alias, 1 drivers
L_000002a3fa6224d0 .functor MUXZ 32, v000002a3fa5eef00_0, L_000002a3fa629310, v000002a3fa5ee780_0, C4<>;
S_000002a3fa38da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002a3fa38d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a3fa57a910 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a3fa628b30 .functor NOT 1, L_000002a3fa622f70, C4<0>, C4<0>, C4<0>;
L_000002a3fa628580 .functor NOT 1, L_000002a3fa622d90, C4<0>, C4<0>, C4<0>;
L_000002a3fa628eb0 .functor NOT 1, L_000002a3fa6244b0, C4<0>, C4<0>, C4<0>;
L_000002a3fa628f90 .functor NOT 1, L_000002a3fa623650, C4<0>, C4<0>, C4<0>;
L_000002a3fa6286d0 .functor AND 32, L_000002a3fa627e80, v000002a3fa5ee460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa629070 .functor AND 32, L_000002a3fa628660, L_000002a3fa63d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa6287b0 .functor OR 32, L_000002a3fa6286d0, L_000002a3fa629070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa629000 .functor AND 32, L_000002a3fa628f20, v000002a3fa5de040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa6290e0 .functor OR 32, L_000002a3fa6287b0, L_000002a3fa629000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa6291c0 .functor AND 32, L_000002a3fa628740, L_000002a3fa622610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa629310 .functor OR 32, L_000002a3fa6290e0, L_000002a3fa6291c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa5e45d0_0 .net *"_ivl_1", 0 0, L_000002a3fa622f70;  1 drivers
v000002a3fa5e4670_0 .net *"_ivl_13", 0 0, L_000002a3fa6244b0;  1 drivers
v000002a3fa5e4710_0 .net *"_ivl_14", 0 0, L_000002a3fa628eb0;  1 drivers
v000002a3fa5e4990_0 .net *"_ivl_19", 0 0, L_000002a3fa623fb0;  1 drivers
v000002a3fa5e4a30_0 .net *"_ivl_2", 0 0, L_000002a3fa628b30;  1 drivers
v000002a3fa5eb780_0 .net *"_ivl_23", 0 0, L_000002a3fa624190;  1 drivers
v000002a3fa5eae20_0 .net *"_ivl_27", 0 0, L_000002a3fa623650;  1 drivers
v000002a3fa5ea560_0 .net *"_ivl_28", 0 0, L_000002a3fa628f90;  1 drivers
v000002a3fa5eaf60_0 .net *"_ivl_33", 0 0, L_000002a3fa623e70;  1 drivers
v000002a3fa5eb000_0 .net *"_ivl_37", 0 0, L_000002a3fa623d30;  1 drivers
v000002a3fa5eb500_0 .net *"_ivl_40", 31 0, L_000002a3fa6286d0;  1 drivers
v000002a3fa5ea420_0 .net *"_ivl_42", 31 0, L_000002a3fa629070;  1 drivers
v000002a3fa5ea2e0_0 .net *"_ivl_44", 31 0, L_000002a3fa6287b0;  1 drivers
v000002a3fa5eb1e0_0 .net *"_ivl_46", 31 0, L_000002a3fa629000;  1 drivers
v000002a3fa5ea4c0_0 .net *"_ivl_48", 31 0, L_000002a3fa6290e0;  1 drivers
v000002a3fa5ea740_0 .net *"_ivl_50", 31 0, L_000002a3fa6291c0;  1 drivers
v000002a3fa5eb280_0 .net *"_ivl_7", 0 0, L_000002a3fa622d90;  1 drivers
v000002a3fa5ea240_0 .net *"_ivl_8", 0 0, L_000002a3fa628580;  1 drivers
v000002a3fa5ea1a0_0 .net "ina", 31 0, v000002a3fa5ee460_0;  alias, 1 drivers
v000002a3fa5eace0_0 .net "inb", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa5ea880_0 .net "inc", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa5eb460_0 .net "ind", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa5ea600_0 .net "out", 31 0, L_000002a3fa629310;  alias, 1 drivers
v000002a3fa5ea920_0 .net "s0", 31 0, L_000002a3fa627e80;  1 drivers
v000002a3fa5ea6a0_0 .net "s1", 31 0, L_000002a3fa628660;  1 drivers
v000002a3fa5eaec0_0 .net "s2", 31 0, L_000002a3fa628f20;  1 drivers
v000002a3fa5eb320_0 .net "s3", 31 0, L_000002a3fa628740;  1 drivers
v000002a3fa5ea7e0_0 .net "sel", 1 0, L_000002a3fa626ad0;  alias, 1 drivers
L_000002a3fa622f70 .part L_000002a3fa626ad0, 1, 1;
LS_000002a3fa623dd0_0_0 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_4 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_8 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_12 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_16 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_20 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_24 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_0_28 .concat [ 1 1 1 1], L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30, L_000002a3fa628b30;
LS_000002a3fa623dd0_1_0 .concat [ 4 4 4 4], LS_000002a3fa623dd0_0_0, LS_000002a3fa623dd0_0_4, LS_000002a3fa623dd0_0_8, LS_000002a3fa623dd0_0_12;
LS_000002a3fa623dd0_1_4 .concat [ 4 4 4 4], LS_000002a3fa623dd0_0_16, LS_000002a3fa623dd0_0_20, LS_000002a3fa623dd0_0_24, LS_000002a3fa623dd0_0_28;
L_000002a3fa623dd0 .concat [ 16 16 0 0], LS_000002a3fa623dd0_1_0, LS_000002a3fa623dd0_1_4;
L_000002a3fa622d90 .part L_000002a3fa626ad0, 0, 1;
LS_000002a3fa623ab0_0_0 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_4 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_8 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_12 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_16 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_20 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_24 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_0_28 .concat [ 1 1 1 1], L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580, L_000002a3fa628580;
LS_000002a3fa623ab0_1_0 .concat [ 4 4 4 4], LS_000002a3fa623ab0_0_0, LS_000002a3fa623ab0_0_4, LS_000002a3fa623ab0_0_8, LS_000002a3fa623ab0_0_12;
LS_000002a3fa623ab0_1_4 .concat [ 4 4 4 4], LS_000002a3fa623ab0_0_16, LS_000002a3fa623ab0_0_20, LS_000002a3fa623ab0_0_24, LS_000002a3fa623ab0_0_28;
L_000002a3fa623ab0 .concat [ 16 16 0 0], LS_000002a3fa623ab0_1_0, LS_000002a3fa623ab0_1_4;
L_000002a3fa6244b0 .part L_000002a3fa626ad0, 1, 1;
LS_000002a3fa6231f0_0_0 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_4 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_8 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_12 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_16 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_20 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_24 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_0_28 .concat [ 1 1 1 1], L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0, L_000002a3fa628eb0;
LS_000002a3fa6231f0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6231f0_0_0, LS_000002a3fa6231f0_0_4, LS_000002a3fa6231f0_0_8, LS_000002a3fa6231f0_0_12;
LS_000002a3fa6231f0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6231f0_0_16, LS_000002a3fa6231f0_0_20, LS_000002a3fa6231f0_0_24, LS_000002a3fa6231f0_0_28;
L_000002a3fa6231f0 .concat [ 16 16 0 0], LS_000002a3fa6231f0_1_0, LS_000002a3fa6231f0_1_4;
L_000002a3fa623fb0 .part L_000002a3fa626ad0, 0, 1;
LS_000002a3fa621df0_0_0 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_4 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_8 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_12 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_16 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_20 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_24 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_0_28 .concat [ 1 1 1 1], L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0, L_000002a3fa623fb0;
LS_000002a3fa621df0_1_0 .concat [ 4 4 4 4], LS_000002a3fa621df0_0_0, LS_000002a3fa621df0_0_4, LS_000002a3fa621df0_0_8, LS_000002a3fa621df0_0_12;
LS_000002a3fa621df0_1_4 .concat [ 4 4 4 4], LS_000002a3fa621df0_0_16, LS_000002a3fa621df0_0_20, LS_000002a3fa621df0_0_24, LS_000002a3fa621df0_0_28;
L_000002a3fa621df0 .concat [ 16 16 0 0], LS_000002a3fa621df0_1_0, LS_000002a3fa621df0_1_4;
L_000002a3fa624190 .part L_000002a3fa626ad0, 1, 1;
LS_000002a3fa622930_0_0 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_4 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_8 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_12 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_16 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_20 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_24 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_0_28 .concat [ 1 1 1 1], L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190, L_000002a3fa624190;
LS_000002a3fa622930_1_0 .concat [ 4 4 4 4], LS_000002a3fa622930_0_0, LS_000002a3fa622930_0_4, LS_000002a3fa622930_0_8, LS_000002a3fa622930_0_12;
LS_000002a3fa622930_1_4 .concat [ 4 4 4 4], LS_000002a3fa622930_0_16, LS_000002a3fa622930_0_20, LS_000002a3fa622930_0_24, LS_000002a3fa622930_0_28;
L_000002a3fa622930 .concat [ 16 16 0 0], LS_000002a3fa622930_1_0, LS_000002a3fa622930_1_4;
L_000002a3fa623650 .part L_000002a3fa626ad0, 0, 1;
LS_000002a3fa623b50_0_0 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_4 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_8 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_12 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_16 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_20 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_24 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_0_28 .concat [ 1 1 1 1], L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90, L_000002a3fa628f90;
LS_000002a3fa623b50_1_0 .concat [ 4 4 4 4], LS_000002a3fa623b50_0_0, LS_000002a3fa623b50_0_4, LS_000002a3fa623b50_0_8, LS_000002a3fa623b50_0_12;
LS_000002a3fa623b50_1_4 .concat [ 4 4 4 4], LS_000002a3fa623b50_0_16, LS_000002a3fa623b50_0_20, LS_000002a3fa623b50_0_24, LS_000002a3fa623b50_0_28;
L_000002a3fa623b50 .concat [ 16 16 0 0], LS_000002a3fa623b50_1_0, LS_000002a3fa623b50_1_4;
L_000002a3fa623e70 .part L_000002a3fa626ad0, 1, 1;
LS_000002a3fa623c90_0_0 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_4 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_8 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_12 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_16 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_20 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_24 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_0_28 .concat [ 1 1 1 1], L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70, L_000002a3fa623e70;
LS_000002a3fa623c90_1_0 .concat [ 4 4 4 4], LS_000002a3fa623c90_0_0, LS_000002a3fa623c90_0_4, LS_000002a3fa623c90_0_8, LS_000002a3fa623c90_0_12;
LS_000002a3fa623c90_1_4 .concat [ 4 4 4 4], LS_000002a3fa623c90_0_16, LS_000002a3fa623c90_0_20, LS_000002a3fa623c90_0_24, LS_000002a3fa623c90_0_28;
L_000002a3fa623c90 .concat [ 16 16 0 0], LS_000002a3fa623c90_1_0, LS_000002a3fa623c90_1_4;
L_000002a3fa623d30 .part L_000002a3fa626ad0, 0, 1;
LS_000002a3fa6230b0_0_0 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_4 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_8 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_12 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_16 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_20 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_24 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_0_28 .concat [ 1 1 1 1], L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30, L_000002a3fa623d30;
LS_000002a3fa6230b0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6230b0_0_0, LS_000002a3fa6230b0_0_4, LS_000002a3fa6230b0_0_8, LS_000002a3fa6230b0_0_12;
LS_000002a3fa6230b0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6230b0_0_16, LS_000002a3fa6230b0_0_20, LS_000002a3fa6230b0_0_24, LS_000002a3fa6230b0_0_28;
L_000002a3fa6230b0 .concat [ 16 16 0 0], LS_000002a3fa6230b0_1_0, LS_000002a3fa6230b0_1_4;
S_000002a3fa380940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a3fa38da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa627e80 .functor AND 32, L_000002a3fa623dd0, L_000002a3fa623ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e48f0_0 .net "in1", 31 0, L_000002a3fa623dd0;  1 drivers
v000002a3fa5e4b70_0 .net "in2", 31 0, L_000002a3fa623ab0;  1 drivers
v000002a3fa5e4c10_0 .net "out", 31 0, L_000002a3fa627e80;  alias, 1 drivers
S_000002a3fa380ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a3fa38da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa628660 .functor AND 32, L_000002a3fa6231f0, L_000002a3fa621df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e4df0_0 .net "in1", 31 0, L_000002a3fa6231f0;  1 drivers
v000002a3fa5e5610_0 .net "in2", 31 0, L_000002a3fa621df0;  1 drivers
v000002a3fa5e56b0_0 .net "out", 31 0, L_000002a3fa628660;  alias, 1 drivers
S_000002a3fa32c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a3fa38da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa628f20 .functor AND 32, L_000002a3fa622930, L_000002a3fa623b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e57f0_0 .net "in1", 31 0, L_000002a3fa622930;  1 drivers
v000002a3fa5e5890_0 .net "in2", 31 0, L_000002a3fa623b50;  1 drivers
v000002a3fa5e5930_0 .net "out", 31 0, L_000002a3fa628f20;  alias, 1 drivers
S_000002a3fa5e7790 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a3fa38da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa628740 .functor AND 32, L_000002a3fa623c90, L_000002a3fa6230b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e59d0_0 .net "in1", 31 0, L_000002a3fa623c90;  1 drivers
v000002a3fa5e5a70_0 .net "in2", 31 0, L_000002a3fa6230b0;  1 drivers
v000002a3fa5e43f0_0 .net "out", 31 0, L_000002a3fa628740;  alias, 1 drivers
S_000002a3fa5e7600 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002a3fa38d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a3fa57b790 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a3fa629380 .functor NOT 1, L_000002a3fa621e90, C4<0>, C4<0>, C4<0>;
L_000002a3fa6293f0 .functor NOT 1, L_000002a3fa6236f0, C4<0>, C4<0>, C4<0>;
L_000002a3fa629460 .functor NOT 1, L_000002a3fa624050, C4<0>, C4<0>, C4<0>;
L_000002a3fa561b70 .functor NOT 1, L_000002a3fa623bf0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63cab0 .functor AND 32, L_000002a3fa6292a0, v000002a3fa5ef7c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63c500 .functor AND 32, L_000002a3fa629230, L_000002a3fa63d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63bd90 .functor OR 32, L_000002a3fa63cab0, L_000002a3fa63c500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa63b930 .functor AND 32, L_000002a3fa629150, v000002a3fa5de040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63cc00 .functor OR 32, L_000002a3fa63bd90, L_000002a3fa63b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa63b770 .functor AND 32, L_000002a3fa63cd50, L_000002a3fa622610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63bd20 .functor OR 32, L_000002a3fa63cc00, L_000002a3fa63b770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa5eb6e0_0 .net *"_ivl_1", 0 0, L_000002a3fa621e90;  1 drivers
v000002a3fa5eb820_0 .net *"_ivl_13", 0 0, L_000002a3fa624050;  1 drivers
v000002a3fa5e9b60_0 .net *"_ivl_14", 0 0, L_000002a3fa629460;  1 drivers
v000002a3fa5e9660_0 .net *"_ivl_19", 0 0, L_000002a3fa623f10;  1 drivers
v000002a3fa5e9520_0 .net *"_ivl_2", 0 0, L_000002a3fa629380;  1 drivers
v000002a3fa5e79a0_0 .net *"_ivl_23", 0 0, L_000002a3fa6240f0;  1 drivers
v000002a3fa5e84e0_0 .net *"_ivl_27", 0 0, L_000002a3fa623bf0;  1 drivers
v000002a3fa5e7c20_0 .net *"_ivl_28", 0 0, L_000002a3fa561b70;  1 drivers
v000002a3fa5e8a80_0 .net *"_ivl_33", 0 0, L_000002a3fa6235b0;  1 drivers
v000002a3fa5e9c00_0 .net *"_ivl_37", 0 0, L_000002a3fa621f30;  1 drivers
v000002a3fa5e7a40_0 .net *"_ivl_40", 31 0, L_000002a3fa63cab0;  1 drivers
v000002a3fa5e8080_0 .net *"_ivl_42", 31 0, L_000002a3fa63c500;  1 drivers
v000002a3fa5e8440_0 .net *"_ivl_44", 31 0, L_000002a3fa63bd90;  1 drivers
v000002a3fa5e8e40_0 .net *"_ivl_46", 31 0, L_000002a3fa63b930;  1 drivers
v000002a3fa5e8760_0 .net *"_ivl_48", 31 0, L_000002a3fa63cc00;  1 drivers
v000002a3fa5e9fc0_0 .net *"_ivl_50", 31 0, L_000002a3fa63b770;  1 drivers
v000002a3fa5e81c0_0 .net *"_ivl_7", 0 0, L_000002a3fa6236f0;  1 drivers
v000002a3fa5e8da0_0 .net *"_ivl_8", 0 0, L_000002a3fa6293f0;  1 drivers
v000002a3fa5e8c60_0 .net "ina", 31 0, v000002a3fa5ef7c0_0;  alias, 1 drivers
v000002a3fa5e9700_0 .net "inb", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa5e8b20_0 .net "inc", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa5e8bc0_0 .net "ind", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa5e7d60_0 .net "out", 31 0, L_000002a3fa63bd20;  alias, 1 drivers
v000002a3fa5e8f80_0 .net "s0", 31 0, L_000002a3fa6292a0;  1 drivers
v000002a3fa5ea060_0 .net "s1", 31 0, L_000002a3fa629230;  1 drivers
v000002a3fa5e7cc0_0 .net "s2", 31 0, L_000002a3fa629150;  1 drivers
v000002a3fa5e9ca0_0 .net "s3", 31 0, L_000002a3fa63cd50;  1 drivers
v000002a3fa5e8d00_0 .net "sel", 1 0, L_000002a3fa626f30;  alias, 1 drivers
L_000002a3fa621e90 .part L_000002a3fa626f30, 1, 1;
LS_000002a3fa623150_0_0 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_4 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_8 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_12 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_16 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_20 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_24 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_0_28 .concat [ 1 1 1 1], L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380, L_000002a3fa629380;
LS_000002a3fa623150_1_0 .concat [ 4 4 4 4], LS_000002a3fa623150_0_0, LS_000002a3fa623150_0_4, LS_000002a3fa623150_0_8, LS_000002a3fa623150_0_12;
LS_000002a3fa623150_1_4 .concat [ 4 4 4 4], LS_000002a3fa623150_0_16, LS_000002a3fa623150_0_20, LS_000002a3fa623150_0_24, LS_000002a3fa623150_0_28;
L_000002a3fa623150 .concat [ 16 16 0 0], LS_000002a3fa623150_1_0, LS_000002a3fa623150_1_4;
L_000002a3fa6236f0 .part L_000002a3fa626f30, 0, 1;
LS_000002a3fa6238d0_0_0 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_4 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_8 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_12 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_16 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_20 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_24 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_0_28 .concat [ 1 1 1 1], L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0, L_000002a3fa6293f0;
LS_000002a3fa6238d0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6238d0_0_0, LS_000002a3fa6238d0_0_4, LS_000002a3fa6238d0_0_8, LS_000002a3fa6238d0_0_12;
LS_000002a3fa6238d0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6238d0_0_16, LS_000002a3fa6238d0_0_20, LS_000002a3fa6238d0_0_24, LS_000002a3fa6238d0_0_28;
L_000002a3fa6238d0 .concat [ 16 16 0 0], LS_000002a3fa6238d0_1_0, LS_000002a3fa6238d0_1_4;
L_000002a3fa624050 .part L_000002a3fa626f30, 1, 1;
LS_000002a3fa623510_0_0 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_4 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_8 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_12 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_16 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_20 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_24 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_0_28 .concat [ 1 1 1 1], L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460, L_000002a3fa629460;
LS_000002a3fa623510_1_0 .concat [ 4 4 4 4], LS_000002a3fa623510_0_0, LS_000002a3fa623510_0_4, LS_000002a3fa623510_0_8, LS_000002a3fa623510_0_12;
LS_000002a3fa623510_1_4 .concat [ 4 4 4 4], LS_000002a3fa623510_0_16, LS_000002a3fa623510_0_20, LS_000002a3fa623510_0_24, LS_000002a3fa623510_0_28;
L_000002a3fa623510 .concat [ 16 16 0 0], LS_000002a3fa623510_1_0, LS_000002a3fa623510_1_4;
L_000002a3fa623f10 .part L_000002a3fa626f30, 0, 1;
LS_000002a3fa624370_0_0 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_4 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_8 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_12 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_16 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_20 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_24 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_0_28 .concat [ 1 1 1 1], L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10, L_000002a3fa623f10;
LS_000002a3fa624370_1_0 .concat [ 4 4 4 4], LS_000002a3fa624370_0_0, LS_000002a3fa624370_0_4, LS_000002a3fa624370_0_8, LS_000002a3fa624370_0_12;
LS_000002a3fa624370_1_4 .concat [ 4 4 4 4], LS_000002a3fa624370_0_16, LS_000002a3fa624370_0_20, LS_000002a3fa624370_0_24, LS_000002a3fa624370_0_28;
L_000002a3fa624370 .concat [ 16 16 0 0], LS_000002a3fa624370_1_0, LS_000002a3fa624370_1_4;
L_000002a3fa6240f0 .part L_000002a3fa626f30, 1, 1;
LS_000002a3fa624230_0_0 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_4 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_8 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_12 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_16 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_20 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_24 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_0_28 .concat [ 1 1 1 1], L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0, L_000002a3fa6240f0;
LS_000002a3fa624230_1_0 .concat [ 4 4 4 4], LS_000002a3fa624230_0_0, LS_000002a3fa624230_0_4, LS_000002a3fa624230_0_8, LS_000002a3fa624230_0_12;
LS_000002a3fa624230_1_4 .concat [ 4 4 4 4], LS_000002a3fa624230_0_16, LS_000002a3fa624230_0_20, LS_000002a3fa624230_0_24, LS_000002a3fa624230_0_28;
L_000002a3fa624230 .concat [ 16 16 0 0], LS_000002a3fa624230_1_0, LS_000002a3fa624230_1_4;
L_000002a3fa623bf0 .part L_000002a3fa626f30, 0, 1;
LS_000002a3fa623010_0_0 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_4 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_8 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_12 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_16 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_20 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_24 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_0_28 .concat [ 1 1 1 1], L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70, L_000002a3fa561b70;
LS_000002a3fa623010_1_0 .concat [ 4 4 4 4], LS_000002a3fa623010_0_0, LS_000002a3fa623010_0_4, LS_000002a3fa623010_0_8, LS_000002a3fa623010_0_12;
LS_000002a3fa623010_1_4 .concat [ 4 4 4 4], LS_000002a3fa623010_0_16, LS_000002a3fa623010_0_20, LS_000002a3fa623010_0_24, LS_000002a3fa623010_0_28;
L_000002a3fa623010 .concat [ 16 16 0 0], LS_000002a3fa623010_1_0, LS_000002a3fa623010_1_4;
L_000002a3fa6235b0 .part L_000002a3fa626f30, 1, 1;
LS_000002a3fa622110_0_0 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_4 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_8 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_12 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_16 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_20 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_24 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_0_28 .concat [ 1 1 1 1], L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0, L_000002a3fa6235b0;
LS_000002a3fa622110_1_0 .concat [ 4 4 4 4], LS_000002a3fa622110_0_0, LS_000002a3fa622110_0_4, LS_000002a3fa622110_0_8, LS_000002a3fa622110_0_12;
LS_000002a3fa622110_1_4 .concat [ 4 4 4 4], LS_000002a3fa622110_0_16, LS_000002a3fa622110_0_20, LS_000002a3fa622110_0_24, LS_000002a3fa622110_0_28;
L_000002a3fa622110 .concat [ 16 16 0 0], LS_000002a3fa622110_1_0, LS_000002a3fa622110_1_4;
L_000002a3fa621f30 .part L_000002a3fa626f30, 0, 1;
LS_000002a3fa6242d0_0_0 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_4 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_8 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_12 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_16 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_20 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_24 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_0_28 .concat [ 1 1 1 1], L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30, L_000002a3fa621f30;
LS_000002a3fa6242d0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6242d0_0_0, LS_000002a3fa6242d0_0_4, LS_000002a3fa6242d0_0_8, LS_000002a3fa6242d0_0_12;
LS_000002a3fa6242d0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6242d0_0_16, LS_000002a3fa6242d0_0_20, LS_000002a3fa6242d0_0_24, LS_000002a3fa6242d0_0_28;
L_000002a3fa6242d0 .concat [ 16 16 0 0], LS_000002a3fa6242d0_1_0, LS_000002a3fa6242d0_1_4;
S_000002a3fa5e7470 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a3fa5e7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa6292a0 .functor AND 32, L_000002a3fa623150, L_000002a3fa6238d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5ea9c0_0 .net "in1", 31 0, L_000002a3fa623150;  1 drivers
v000002a3fa5eaa60_0 .net "in2", 31 0, L_000002a3fa6238d0;  1 drivers
v000002a3fa5eab00_0 .net "out", 31 0, L_000002a3fa6292a0;  alias, 1 drivers
S_000002a3fa5e6b10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a3fa5e7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa629230 .functor AND 32, L_000002a3fa623510, L_000002a3fa624370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5eaba0_0 .net "in1", 31 0, L_000002a3fa623510;  1 drivers
v000002a3fa5ea380_0 .net "in2", 31 0, L_000002a3fa624370;  1 drivers
v000002a3fa5eac40_0 .net "out", 31 0, L_000002a3fa629230;  alias, 1 drivers
S_000002a3fa5e6ca0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a3fa5e7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa629150 .functor AND 32, L_000002a3fa624230, L_000002a3fa623010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5eb0a0_0 .net "in1", 31 0, L_000002a3fa624230;  1 drivers
v000002a3fa5eb140_0 .net "in2", 31 0, L_000002a3fa623010;  1 drivers
v000002a3fa5ead80_0 .net "out", 31 0, L_000002a3fa629150;  alias, 1 drivers
S_000002a3fa5e6e30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a3fa5e7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa63cd50 .functor AND 32, L_000002a3fa622110, L_000002a3fa6242d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5eb5a0_0 .net "in1", 31 0, L_000002a3fa622110;  1 drivers
v000002a3fa5eb640_0 .net "in2", 31 0, L_000002a3fa6242d0;  1 drivers
v000002a3fa5eb3c0_0 .net "out", 31 0, L_000002a3fa63cd50;  alias, 1 drivers
S_000002a3fa5e6fc0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002a3fa38d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a3fa57b450 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a3fa63be00 .functor NOT 1, L_000002a3fa621fd0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63b8c0 .functor NOT 1, L_000002a3fa622c50, C4<0>, C4<0>, C4<0>;
L_000002a3fa63c6c0 .functor NOT 1, L_000002a3fa622430, C4<0>, C4<0>, C4<0>;
L_000002a3fa63b7e0 .functor NOT 1, L_000002a3fa6226b0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63ca40 .functor AND 32, L_000002a3fa63c180, v000002a3fa5efcc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63b540 .functor AND 32, L_000002a3fa63ba80, L_000002a3fa63d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63c110 .functor OR 32, L_000002a3fa63ca40, L_000002a3fa63b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa63b4d0 .functor AND 32, L_000002a3fa63c0a0, v000002a3fa5de040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63cc70 .functor OR 32, L_000002a3fa63c110, L_000002a3fa63b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa63c8f0 .functor AND 32, L_000002a3fa63cb20, L_000002a3fa622610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63cb90 .functor OR 32, L_000002a3fa63cc70, L_000002a3fa63c8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa5e7f40_0 .net *"_ivl_1", 0 0, L_000002a3fa621fd0;  1 drivers
v000002a3fa5ea100_0 .net *"_ivl_13", 0 0, L_000002a3fa622430;  1 drivers
v000002a3fa5e88a0_0 .net *"_ivl_14", 0 0, L_000002a3fa63c6c0;  1 drivers
v000002a3fa5e8300_0 .net *"_ivl_19", 0 0, L_000002a3fa623290;  1 drivers
v000002a3fa5e9160_0 .net *"_ivl_2", 0 0, L_000002a3fa63be00;  1 drivers
v000002a3fa5e8580_0 .net *"_ivl_23", 0 0, L_000002a3fa6221b0;  1 drivers
v000002a3fa5e89e0_0 .net *"_ivl_27", 0 0, L_000002a3fa6226b0;  1 drivers
v000002a3fa5e93e0_0 .net *"_ivl_28", 0 0, L_000002a3fa63b7e0;  1 drivers
v000002a3fa5e9200_0 .net *"_ivl_33", 0 0, L_000002a3fa6222f0;  1 drivers
v000002a3fa5e83a0_0 .net *"_ivl_37", 0 0, L_000002a3fa623330;  1 drivers
v000002a3fa5e9de0_0 .net *"_ivl_40", 31 0, L_000002a3fa63ca40;  1 drivers
v000002a3fa5e92a0_0 .net *"_ivl_42", 31 0, L_000002a3fa63b540;  1 drivers
v000002a3fa5e8620_0 .net *"_ivl_44", 31 0, L_000002a3fa63c110;  1 drivers
v000002a3fa5e9a20_0 .net *"_ivl_46", 31 0, L_000002a3fa63b4d0;  1 drivers
v000002a3fa5e9340_0 .net *"_ivl_48", 31 0, L_000002a3fa63cc70;  1 drivers
v000002a3fa5e86c0_0 .net *"_ivl_50", 31 0, L_000002a3fa63c8f0;  1 drivers
v000002a3fa5e95c0_0 .net *"_ivl_7", 0 0, L_000002a3fa622c50;  1 drivers
v000002a3fa5e8800_0 .net *"_ivl_8", 0 0, L_000002a3fa63b8c0;  1 drivers
v000002a3fa5e9480_0 .net "ina", 31 0, v000002a3fa5efcc0_0;  alias, 1 drivers
v000002a3fa5e9840_0 .net "inb", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa5e8940_0 .net "inc", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa5e98e0_0 .net "ind", 31 0, L_000002a3fa622610;  alias, 1 drivers
v000002a3fa5e9980_0 .net "out", 31 0, L_000002a3fa63cb90;  alias, 1 drivers
v000002a3fa5e9ac0_0 .net "s0", 31 0, L_000002a3fa63c180;  1 drivers
v000002a3fa5e9e80_0 .net "s1", 31 0, L_000002a3fa63ba80;  1 drivers
v000002a3fa5e9f20_0 .net "s2", 31 0, L_000002a3fa63c0a0;  1 drivers
v000002a3fa5eeaa0_0 .net "s3", 31 0, L_000002a3fa63cb20;  1 drivers
v000002a3fa5eed20_0 .net "sel", 1 0, L_000002a3fa626df0;  alias, 1 drivers
L_000002a3fa621fd0 .part L_000002a3fa626df0, 1, 1;
LS_000002a3fa622e30_0_0 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_4 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_8 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_12 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_16 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_20 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_24 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_0_28 .concat [ 1 1 1 1], L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00, L_000002a3fa63be00;
LS_000002a3fa622e30_1_0 .concat [ 4 4 4 4], LS_000002a3fa622e30_0_0, LS_000002a3fa622e30_0_4, LS_000002a3fa622e30_0_8, LS_000002a3fa622e30_0_12;
LS_000002a3fa622e30_1_4 .concat [ 4 4 4 4], LS_000002a3fa622e30_0_16, LS_000002a3fa622e30_0_20, LS_000002a3fa622e30_0_24, LS_000002a3fa622e30_0_28;
L_000002a3fa622e30 .concat [ 16 16 0 0], LS_000002a3fa622e30_1_0, LS_000002a3fa622e30_1_4;
L_000002a3fa622c50 .part L_000002a3fa626df0, 0, 1;
LS_000002a3fa624410_0_0 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_4 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_8 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_12 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_16 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_20 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_24 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_0_28 .concat [ 1 1 1 1], L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0, L_000002a3fa63b8c0;
LS_000002a3fa624410_1_0 .concat [ 4 4 4 4], LS_000002a3fa624410_0_0, LS_000002a3fa624410_0_4, LS_000002a3fa624410_0_8, LS_000002a3fa624410_0_12;
LS_000002a3fa624410_1_4 .concat [ 4 4 4 4], LS_000002a3fa624410_0_16, LS_000002a3fa624410_0_20, LS_000002a3fa624410_0_24, LS_000002a3fa624410_0_28;
L_000002a3fa624410 .concat [ 16 16 0 0], LS_000002a3fa624410_1_0, LS_000002a3fa624410_1_4;
L_000002a3fa622430 .part L_000002a3fa626df0, 1, 1;
LS_000002a3fa622070_0_0 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_4 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_8 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_12 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_16 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_20 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_24 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_0_28 .concat [ 1 1 1 1], L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0, L_000002a3fa63c6c0;
LS_000002a3fa622070_1_0 .concat [ 4 4 4 4], LS_000002a3fa622070_0_0, LS_000002a3fa622070_0_4, LS_000002a3fa622070_0_8, LS_000002a3fa622070_0_12;
LS_000002a3fa622070_1_4 .concat [ 4 4 4 4], LS_000002a3fa622070_0_16, LS_000002a3fa622070_0_20, LS_000002a3fa622070_0_24, LS_000002a3fa622070_0_28;
L_000002a3fa622070 .concat [ 16 16 0 0], LS_000002a3fa622070_1_0, LS_000002a3fa622070_1_4;
L_000002a3fa623290 .part L_000002a3fa626df0, 0, 1;
LS_000002a3fa622ed0_0_0 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_4 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_8 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_12 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_16 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_20 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_24 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_0_28 .concat [ 1 1 1 1], L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290, L_000002a3fa623290;
LS_000002a3fa622ed0_1_0 .concat [ 4 4 4 4], LS_000002a3fa622ed0_0_0, LS_000002a3fa622ed0_0_4, LS_000002a3fa622ed0_0_8, LS_000002a3fa622ed0_0_12;
LS_000002a3fa622ed0_1_4 .concat [ 4 4 4 4], LS_000002a3fa622ed0_0_16, LS_000002a3fa622ed0_0_20, LS_000002a3fa622ed0_0_24, LS_000002a3fa622ed0_0_28;
L_000002a3fa622ed0 .concat [ 16 16 0 0], LS_000002a3fa622ed0_1_0, LS_000002a3fa622ed0_1_4;
L_000002a3fa6221b0 .part L_000002a3fa626df0, 1, 1;
LS_000002a3fa622250_0_0 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_4 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_8 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_12 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_16 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_20 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_24 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_0_28 .concat [ 1 1 1 1], L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0, L_000002a3fa6221b0;
LS_000002a3fa622250_1_0 .concat [ 4 4 4 4], LS_000002a3fa622250_0_0, LS_000002a3fa622250_0_4, LS_000002a3fa622250_0_8, LS_000002a3fa622250_0_12;
LS_000002a3fa622250_1_4 .concat [ 4 4 4 4], LS_000002a3fa622250_0_16, LS_000002a3fa622250_0_20, LS_000002a3fa622250_0_24, LS_000002a3fa622250_0_28;
L_000002a3fa622250 .concat [ 16 16 0 0], LS_000002a3fa622250_1_0, LS_000002a3fa622250_1_4;
L_000002a3fa6226b0 .part L_000002a3fa626df0, 0, 1;
LS_000002a3fa621d50_0_0 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_4 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_8 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_12 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_16 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_20 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_24 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_0_28 .concat [ 1 1 1 1], L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0, L_000002a3fa63b7e0;
LS_000002a3fa621d50_1_0 .concat [ 4 4 4 4], LS_000002a3fa621d50_0_0, LS_000002a3fa621d50_0_4, LS_000002a3fa621d50_0_8, LS_000002a3fa621d50_0_12;
LS_000002a3fa621d50_1_4 .concat [ 4 4 4 4], LS_000002a3fa621d50_0_16, LS_000002a3fa621d50_0_20, LS_000002a3fa621d50_0_24, LS_000002a3fa621d50_0_28;
L_000002a3fa621d50 .concat [ 16 16 0 0], LS_000002a3fa621d50_1_0, LS_000002a3fa621d50_1_4;
L_000002a3fa6222f0 .part L_000002a3fa626df0, 1, 1;
LS_000002a3fa622390_0_0 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_4 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_8 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_12 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_16 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_20 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_24 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_0_28 .concat [ 1 1 1 1], L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0, L_000002a3fa6222f0;
LS_000002a3fa622390_1_0 .concat [ 4 4 4 4], LS_000002a3fa622390_0_0, LS_000002a3fa622390_0_4, LS_000002a3fa622390_0_8, LS_000002a3fa622390_0_12;
LS_000002a3fa622390_1_4 .concat [ 4 4 4 4], LS_000002a3fa622390_0_16, LS_000002a3fa622390_0_20, LS_000002a3fa622390_0_24, LS_000002a3fa622390_0_28;
L_000002a3fa622390 .concat [ 16 16 0 0], LS_000002a3fa622390_1_0, LS_000002a3fa622390_1_4;
L_000002a3fa623330 .part L_000002a3fa626df0, 0, 1;
LS_000002a3fa6227f0_0_0 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_4 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_8 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_12 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_16 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_20 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_24 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_0_28 .concat [ 1 1 1 1], L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330, L_000002a3fa623330;
LS_000002a3fa6227f0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6227f0_0_0, LS_000002a3fa6227f0_0_4, LS_000002a3fa6227f0_0_8, LS_000002a3fa6227f0_0_12;
LS_000002a3fa6227f0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6227f0_0_16, LS_000002a3fa6227f0_0_20, LS_000002a3fa6227f0_0_24, LS_000002a3fa6227f0_0_28;
L_000002a3fa6227f0 .concat [ 16 16 0 0], LS_000002a3fa6227f0_1_0, LS_000002a3fa6227f0_1_4;
S_000002a3fa5e7150 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a3fa5e6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa63c180 .functor AND 32, L_000002a3fa622e30, L_000002a3fa624410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e7ae0_0 .net "in1", 31 0, L_000002a3fa622e30;  1 drivers
v000002a3fa5e7b80_0 .net "in2", 31 0, L_000002a3fa624410;  1 drivers
v000002a3fa5e8ee0_0 .net "out", 31 0, L_000002a3fa63c180;  alias, 1 drivers
S_000002a3fa5e6980 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a3fa5e6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa63ba80 .functor AND 32, L_000002a3fa622070, L_000002a3fa622ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e7ea0_0 .net "in1", 31 0, L_000002a3fa622070;  1 drivers
v000002a3fa5e9020_0 .net "in2", 31 0, L_000002a3fa622ed0;  1 drivers
v000002a3fa5e97a0_0 .net "out", 31 0, L_000002a3fa63ba80;  alias, 1 drivers
S_000002a3fa5e72e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a3fa5e6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa63c0a0 .functor AND 32, L_000002a3fa622250, L_000002a3fa621d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e8120_0 .net "in1", 31 0, L_000002a3fa622250;  1 drivers
v000002a3fa5e90c0_0 .net "in2", 31 0, L_000002a3fa621d50;  1 drivers
v000002a3fa5e7fe0_0 .net "out", 31 0, L_000002a3fa63c0a0;  alias, 1 drivers
S_000002a3fa5ed2a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a3fa5e6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a3fa63cb20 .functor AND 32, L_000002a3fa622390, L_000002a3fa6227f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a3fa5e9d40_0 .net "in1", 31 0, L_000002a3fa622390;  1 drivers
v000002a3fa5e8260_0 .net "in2", 31 0, L_000002a3fa6227f0;  1 drivers
v000002a3fa5e7e00_0 .net "out", 31 0, L_000002a3fa63cb20;  alias, 1 drivers
S_000002a3fa5ecc60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002a3fa5f1970 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5f19a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5f19e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5f1a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5f1a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5f1a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5f1ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5f1af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5f1b30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5f1b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5f1ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5f1bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5f1c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5f1c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5f1c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5f1cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5f1cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5f1d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5f1d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5f1d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5f1dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5f1e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5f1e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5f1e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5f1eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5ee6e0_0 .var "EX1_PC", 31 0;
v000002a3fa5eef00_0 .var "EX1_PFC", 31 0;
v000002a3fa5ef7c0_0 .var "EX1_forward_to_B", 31 0;
v000002a3fa5ef860_0 .var "EX1_is_beq", 0 0;
v000002a3fa5f0080_0 .var "EX1_is_bne", 0 0;
v000002a3fa5ee320_0 .var "EX1_is_jal", 0 0;
v000002a3fa5ee780_0 .var "EX1_is_jr", 0 0;
v000002a3fa5eedc0_0 .var "EX1_is_oper2_immed", 0 0;
v000002a3fa5ee820_0 .var "EX1_memread", 0 0;
v000002a3fa5ef900_0 .var "EX1_memwrite", 0 0;
v000002a3fa5eefa0_0 .var "EX1_opcode", 11 0;
v000002a3fa5ef220_0 .var "EX1_predicted", 0 0;
v000002a3fa5eebe0_0 .var "EX1_rd_ind", 4 0;
v000002a3fa5f0120_0 .var "EX1_rd_indzero", 0 0;
v000002a3fa5ef040_0 .var "EX1_regwrite", 0 0;
v000002a3fa5ee460_0 .var "EX1_rs1", 31 0;
v000002a3fa5eeb40_0 .var "EX1_rs1_ind", 4 0;
v000002a3fa5efcc0_0 .var "EX1_rs2", 31 0;
v000002a3fa5eec80_0 .var "EX1_rs2_ind", 4 0;
v000002a3fa5ef2c0_0 .net "FLUSH", 0 0, v000002a3fa5f3e70_0;  alias, 1 drivers
v000002a3fa5edec0_0 .net "ID_PC", 31 0, v000002a3fa5f9eb0_0;  alias, 1 drivers
v000002a3fa5edce0_0 .net "ID_PFC_to_EX", 31 0, L_000002a3fa61fd70;  alias, 1 drivers
v000002a3fa5ef720_0 .net "ID_forward_to_B", 31 0, L_000002a3fa61ff50;  alias, 1 drivers
v000002a3fa5edf60_0 .net "ID_is_beq", 0 0, L_000002a3fa620450;  alias, 1 drivers
v000002a3fa5efe00_0 .net "ID_is_bne", 0 0, L_000002a3fa620ef0;  alias, 1 drivers
v000002a3fa5ef360_0 .net "ID_is_jal", 0 0, L_000002a3fa621ad0;  alias, 1 drivers
v000002a3fa5ef9a0_0 .net "ID_is_jr", 0 0, L_000002a3fa621a30;  alias, 1 drivers
v000002a3fa5ef0e0_0 .net "ID_is_oper2_immed", 0 0, L_000002a3fa628e40;  alias, 1 drivers
v000002a3fa5edb00_0 .net "ID_memread", 0 0, L_000002a3fa61faf0;  alias, 1 drivers
v000002a3fa5ee500_0 .net "ID_memwrite", 0 0, L_000002a3fa620090;  alias, 1 drivers
v000002a3fa5edba0_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
v000002a3fa5ee3c0_0 .net "ID_predicted", 0 0, v000002a3fa5f2e30_0;  alias, 1 drivers
v000002a3fa5ee5a0_0 .net "ID_rd_ind", 4 0, v000002a3fa607bc0_0;  alias, 1 drivers
v000002a3fa5efd60_0 .net "ID_rd_indzero", 0 0, L_000002a3fa620270;  1 drivers
v000002a3fa5ee8c0_0 .net "ID_regwrite", 0 0, L_000002a3fa61f5f0;  alias, 1 drivers
v000002a3fa5efea0_0 .net "ID_rs1", 31 0, v000002a3fa5f86f0_0;  alias, 1 drivers
v000002a3fa5ef180_0 .net "ID_rs1_ind", 4 0, v000002a3fa608f20_0;  alias, 1 drivers
v000002a3fa5eff40_0 .net "ID_rs2", 31 0, v000002a3fa5f7f70_0;  alias, 1 drivers
v000002a3fa5ef400_0 .net "ID_rs2_ind", 4 0, v000002a3fa607080_0;  alias, 1 drivers
v000002a3fa5ef5e0_0 .net "clk", 0 0, L_000002a3fa627d30;  1 drivers
v000002a3fa5edd80_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57b0d0 .event posedge, v000002a3fa5dfa80_0, v000002a3fa5ef5e0_0;
S_000002a3fa5ed430 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002a3fa5f1ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5f1f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5f1f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5f1f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5f1fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5f2008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5f2040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5f2078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5f20b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5f20e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5f2120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5f2158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5f2190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5f21c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5f2200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5f2238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5f2270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5f22a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5f22e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5f2318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5f2350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5f2388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5f23c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5f23f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5f2430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5ef4a0_0 .net "EX1_ALU_OPER1", 31 0, L_000002a3fa629310;  alias, 1 drivers
v000002a3fa5ef540_0 .net "EX1_ALU_OPER2", 31 0, L_000002a3fa63bd20;  alias, 1 drivers
v000002a3fa5edc40_0 .net "EX1_PC", 31 0, v000002a3fa5ee6e0_0;  alias, 1 drivers
v000002a3fa5ee140_0 .net "EX1_PFC_to_IF", 31 0, L_000002a3fa6224d0;  alias, 1 drivers
v000002a3fa5ee640_0 .net "EX1_forward_to_B", 31 0, v000002a3fa5ef7c0_0;  alias, 1 drivers
v000002a3fa5f0260_0 .net "EX1_is_beq", 0 0, v000002a3fa5ef860_0;  alias, 1 drivers
v000002a3fa5f1840_0 .net "EX1_is_bne", 0 0, v000002a3fa5f0080_0;  alias, 1 drivers
v000002a3fa5f0c60_0 .net "EX1_is_jal", 0 0, v000002a3fa5ee320_0;  alias, 1 drivers
v000002a3fa5f0ee0_0 .net "EX1_is_jr", 0 0, v000002a3fa5ee780_0;  alias, 1 drivers
v000002a3fa5f01c0_0 .net "EX1_is_oper2_immed", 0 0, v000002a3fa5eedc0_0;  alias, 1 drivers
v000002a3fa5f0940_0 .net "EX1_memread", 0 0, v000002a3fa5ee820_0;  alias, 1 drivers
v000002a3fa5f12a0_0 .net "EX1_memwrite", 0 0, v000002a3fa5ef900_0;  alias, 1 drivers
v000002a3fa5f0bc0_0 .net "EX1_opcode", 11 0, v000002a3fa5eefa0_0;  alias, 1 drivers
v000002a3fa5f0d00_0 .net "EX1_predicted", 0 0, v000002a3fa5ef220_0;  alias, 1 drivers
v000002a3fa5f1660_0 .net "EX1_rd_ind", 4 0, v000002a3fa5eebe0_0;  alias, 1 drivers
v000002a3fa5f1480_0 .net "EX1_rd_indzero", 0 0, v000002a3fa5f0120_0;  alias, 1 drivers
v000002a3fa5f0760_0 .net "EX1_regwrite", 0 0, v000002a3fa5ef040_0;  alias, 1 drivers
v000002a3fa5f1700_0 .net "EX1_rs1", 31 0, v000002a3fa5ee460_0;  alias, 1 drivers
v000002a3fa5f0440_0 .net "EX1_rs1_ind", 4 0, v000002a3fa5eeb40_0;  alias, 1 drivers
v000002a3fa5f0800_0 .net "EX1_rs2_ind", 4 0, v000002a3fa5eec80_0;  alias, 1 drivers
v000002a3fa5f09e0_0 .net "EX1_rs2_out", 31 0, L_000002a3fa63cb90;  alias, 1 drivers
v000002a3fa5f04e0_0 .var "EX2_ALU_OPER1", 31 0;
v000002a3fa5f0da0_0 .var "EX2_ALU_OPER2", 31 0;
v000002a3fa5f1340_0 .var "EX2_PC", 31 0;
v000002a3fa5f10c0_0 .var "EX2_PFC_to_IF", 31 0;
v000002a3fa5f0580_0 .var "EX2_forward_to_B", 31 0;
v000002a3fa5f03a0_0 .var "EX2_is_beq", 0 0;
v000002a3fa5f0f80_0 .var "EX2_is_bne", 0 0;
v000002a3fa5f0620_0 .var "EX2_is_jal", 0 0;
v000002a3fa5f0e40_0 .var "EX2_is_jr", 0 0;
v000002a3fa5f0a80_0 .var "EX2_is_oper2_immed", 0 0;
v000002a3fa5f06c0_0 .var "EX2_memread", 0 0;
v000002a3fa5f1020_0 .var "EX2_memwrite", 0 0;
v000002a3fa5f17a0_0 .var "EX2_opcode", 11 0;
v000002a3fa5f1520_0 .var "EX2_predicted", 0 0;
v000002a3fa5f08a0_0 .var "EX2_rd_ind", 4 0;
v000002a3fa5f0b20_0 .var "EX2_rd_indzero", 0 0;
v000002a3fa5f0300_0 .var "EX2_regwrite", 0 0;
v000002a3fa5f15c0_0 .var "EX2_rs1", 31 0;
v000002a3fa5f1160_0 .var "EX2_rs1_ind", 4 0;
v000002a3fa5f1200_0 .var "EX2_rs2_ind", 4 0;
v000002a3fa5f13e0_0 .var "EX2_rs2_out", 31 0;
v000002a3fa5f2bb0_0 .net "FLUSH", 0 0, v000002a3fa5f3fb0_0;  alias, 1 drivers
v000002a3fa5f2570_0 .net "clk", 0 0, L_000002a3fa63c1f0;  1 drivers
v000002a3fa5f2a70_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57b610 .event posedge, v000002a3fa5dfa80_0, v000002a3fa5f2570_0;
S_000002a3fa5ecdf0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002a3fa5fa480 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5fa4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5fa4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5fa528 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5fa560 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5fa598 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5fa5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5fa608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5fa640 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5fa678 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5fa6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5fa6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5fa720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5fa758 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5fa790 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5fa7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5fa800 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5fa838 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5fa870 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5fa8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5fa8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5fa918 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5fa950 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5fa988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5fa9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a3fa627da0 .functor OR 1, L_000002a3fa620450, L_000002a3fa620ef0, C4<0>, C4<0>;
L_000002a3fa628190 .functor AND 1, L_000002a3fa627da0, L_000002a3fa628970, C4<1>, C4<1>;
L_000002a3fa627fd0 .functor OR 1, L_000002a3fa620450, L_000002a3fa620ef0, C4<0>, C4<0>;
L_000002a3fa628200 .functor AND 1, L_000002a3fa627fd0, L_000002a3fa628970, C4<1>, C4<1>;
L_000002a3fa627a20 .functor OR 1, L_000002a3fa620450, L_000002a3fa620ef0, C4<0>, C4<0>;
L_000002a3fa627710 .functor AND 1, L_000002a3fa627a20, v000002a3fa5f2e30_0, C4<1>, C4<1>;
v000002a3fa5f7750_0 .net "EX1_memread", 0 0, v000002a3fa5ee820_0;  alias, 1 drivers
v000002a3fa5f8650_0 .net "EX1_opcode", 11 0, v000002a3fa5eefa0_0;  alias, 1 drivers
v000002a3fa5f8830_0 .net "EX1_rd_ind", 4 0, v000002a3fa5eebe0_0;  alias, 1 drivers
v000002a3fa5f7c50_0 .net "EX1_rd_indzero", 0 0, v000002a3fa5f0120_0;  alias, 1 drivers
v000002a3fa5f8970_0 .net "EX2_memread", 0 0, v000002a3fa5f06c0_0;  alias, 1 drivers
v000002a3fa5f9690_0 .net "EX2_opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
v000002a3fa5f8fb0_0 .net "EX2_rd_ind", 4 0, v000002a3fa5f08a0_0;  alias, 1 drivers
v000002a3fa5f8010_0 .net "EX2_rd_indzero", 0 0, v000002a3fa5f0b20_0;  alias, 1 drivers
v000002a3fa5f9550_0 .net "ID_EX1_flush", 0 0, v000002a3fa5f3e70_0;  alias, 1 drivers
v000002a3fa5f7cf0_0 .net "ID_EX2_flush", 0 0, v000002a3fa5f3fb0_0;  alias, 1 drivers
v000002a3fa5f77f0_0 .net "ID_is_beq", 0 0, L_000002a3fa620450;  alias, 1 drivers
v000002a3fa5f95f0_0 .net "ID_is_bne", 0 0, L_000002a3fa620ef0;  alias, 1 drivers
v000002a3fa5f85b0_0 .net "ID_is_j", 0 0, L_000002a3fa620f90;  alias, 1 drivers
v000002a3fa5f9190_0 .net "ID_is_jal", 0 0, L_000002a3fa621ad0;  alias, 1 drivers
v000002a3fa5f7570_0 .net "ID_is_jr", 0 0, L_000002a3fa621a30;  alias, 1 drivers
v000002a3fa5f9730_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
v000002a3fa5f7890_0 .net "ID_rs1_ind", 4 0, v000002a3fa608f20_0;  alias, 1 drivers
v000002a3fa5f7930_0 .net "ID_rs2_ind", 4 0, v000002a3fa607080_0;  alias, 1 drivers
v000002a3fa5f8a10_0 .net "IF_ID_flush", 0 0, v000002a3fa5f5630_0;  alias, 1 drivers
v000002a3fa5f79d0_0 .net "IF_ID_write", 0 0, v000002a3fa5f6710_0;  alias, 1 drivers
v000002a3fa5f8510_0 .net "PC_src", 2 0, L_000002a3fa621b70;  alias, 1 drivers
v000002a3fa5f9230_0 .net "PFC_to_EX", 31 0, L_000002a3fa61fd70;  alias, 1 drivers
v000002a3fa5f8ab0_0 .net "PFC_to_IF", 31 0, L_000002a3fa6203b0;  alias, 1 drivers
v000002a3fa5f83d0_0 .net "WB_rd_ind", 4 0, v000002a3fa60a500_0;  alias, 1 drivers
v000002a3fa5f7bb0_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  alias, 1 drivers
v000002a3fa5f92d0_0 .net *"_ivl_11", 0 0, L_000002a3fa628200;  1 drivers
v000002a3fa5f9af0_0 .net *"_ivl_13", 9 0, L_000002a3fa621710;  1 drivers
v000002a3fa5f7d90_0 .net *"_ivl_15", 9 0, L_000002a3fa620db0;  1 drivers
v000002a3fa5f8e70_0 .net *"_ivl_16", 9 0, L_000002a3fa620310;  1 drivers
v000002a3fa5f74d0_0 .net *"_ivl_19", 9 0, L_000002a3fa61fcd0;  1 drivers
v000002a3fa5f7a70_0 .net *"_ivl_20", 9 0, L_000002a3fa6217b0;  1 drivers
v000002a3fa5f7b10_0 .net *"_ivl_25", 0 0, L_000002a3fa627a20;  1 drivers
v000002a3fa5f9050_0 .net *"_ivl_27", 0 0, L_000002a3fa627710;  1 drivers
v000002a3fa5f8bf0_0 .net *"_ivl_29", 9 0, L_000002a3fa620c70;  1 drivers
v000002a3fa5f9b90_0 .net *"_ivl_3", 0 0, L_000002a3fa627da0;  1 drivers
L_000002a3fa6401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f90f0_0 .net/2u *"_ivl_30", 9 0, L_000002a3fa6401f0;  1 drivers
v000002a3fa5f9c30_0 .net *"_ivl_32", 9 0, L_000002a3fa620e50;  1 drivers
v000002a3fa5f7e30_0 .net *"_ivl_35", 9 0, L_000002a3fa61f730;  1 drivers
v000002a3fa5f97d0_0 .net *"_ivl_37", 9 0, L_000002a3fa621490;  1 drivers
v000002a3fa5f9370_0 .net *"_ivl_38", 9 0, L_000002a3fa620630;  1 drivers
v000002a3fa5f9410_0 .net *"_ivl_40", 9 0, L_000002a3fa620a90;  1 drivers
L_000002a3fa640238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f7ed0_0 .net/2s *"_ivl_45", 21 0, L_000002a3fa640238;  1 drivers
L_000002a3fa640280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f80b0_0 .net/2s *"_ivl_50", 21 0, L_000002a3fa640280;  1 drivers
v000002a3fa5f94b0_0 .net *"_ivl_9", 0 0, L_000002a3fa627fd0;  1 drivers
v000002a3fa5f81f0_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa5f9870_0 .net "forward_to_B", 31 0, L_000002a3fa61ff50;  alias, 1 drivers
v000002a3fa5f8290_0 .net "imm", 31 0, v000002a3fa5f62b0_0;  1 drivers
v000002a3fa5f8330_0 .net "inst", 31 0, v000002a3fa5f9e10_0;  alias, 1 drivers
v000002a3fa5f9910_0 .net "is_branch_and_taken", 0 0, L_000002a3fa628190;  alias, 1 drivers
v000002a3fa5f8470_0 .net "is_oper2_immed", 0 0, L_000002a3fa628e40;  alias, 1 drivers
v000002a3fa5f99b0_0 .net "mem_read", 0 0, L_000002a3fa61faf0;  alias, 1 drivers
v000002a3fa5f9a50_0 .net "mem_write", 0 0, L_000002a3fa620090;  alias, 1 drivers
v000002a3fa5fa310_0 .net "pc", 31 0, v000002a3fa5f9eb0_0;  alias, 1 drivers
v000002a3fa5fa130_0 .net "pc_write", 0 0, v000002a3fa5f6ad0_0;  alias, 1 drivers
v000002a3fa5fa1d0_0 .net "predicted", 0 0, L_000002a3fa628970;  1 drivers
v000002a3fa5f9f50_0 .net "predicted_to_EX", 0 0, v000002a3fa5f2e30_0;  alias, 1 drivers
v000002a3fa5fa3b0_0 .net "reg_write", 0 0, L_000002a3fa61f5f0;  alias, 1 drivers
v000002a3fa5f9ff0_0 .net "reg_write_from_wb", 0 0, v000002a3fa60a6e0_0;  alias, 1 drivers
v000002a3fa5fa090_0 .net "rs1", 31 0, v000002a3fa5f86f0_0;  alias, 1 drivers
v000002a3fa5f9cd0_0 .net "rs2", 31 0, v000002a3fa5f7f70_0;  alias, 1 drivers
v000002a3fa5fa270_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
v000002a3fa5f9d70_0 .net "wr_reg_data", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
L_000002a3fa61ff50 .functor MUXZ 32, v000002a3fa5f7f70_0, v000002a3fa5f62b0_0, L_000002a3fa628e40, C4<>;
L_000002a3fa621710 .part v000002a3fa5f9eb0_0, 0, 10;
L_000002a3fa620db0 .part v000002a3fa5f9e10_0, 0, 10;
L_000002a3fa620310 .arith/sum 10, L_000002a3fa621710, L_000002a3fa620db0;
L_000002a3fa61fcd0 .part v000002a3fa5f9e10_0, 0, 10;
L_000002a3fa6217b0 .functor MUXZ 10, L_000002a3fa61fcd0, L_000002a3fa620310, L_000002a3fa628200, C4<>;
L_000002a3fa620c70 .part v000002a3fa5f9eb0_0, 0, 10;
L_000002a3fa620e50 .arith/sum 10, L_000002a3fa620c70, L_000002a3fa6401f0;
L_000002a3fa61f730 .part v000002a3fa5f9eb0_0, 0, 10;
L_000002a3fa621490 .part v000002a3fa5f9e10_0, 0, 10;
L_000002a3fa620630 .arith/sum 10, L_000002a3fa61f730, L_000002a3fa621490;
L_000002a3fa620a90 .functor MUXZ 10, L_000002a3fa620630, L_000002a3fa620e50, L_000002a3fa627710, C4<>;
L_000002a3fa6203b0 .concat8 [ 10 22 0 0], L_000002a3fa6217b0, L_000002a3fa640238;
L_000002a3fa61fd70 .concat8 [ 10 22 0 0], L_000002a3fa620a90, L_000002a3fa640280;
S_000002a3fa5ec7b0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002a3fa5ecdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002a3fa5faa00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5faa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5faa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5faaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5faae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5fab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5fab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5fab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5fabc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5fabf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5fac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5fac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5faca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5facd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5fad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5fad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5fad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5fadb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5fadf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5fae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5fae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5fae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5faed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5faf08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5faf40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a3fa628c10 .functor OR 1, L_000002a3fa628970, L_000002a3fa6201d0, C4<0>, C4<0>;
L_000002a3fa628d60 .functor OR 1, L_000002a3fa628c10, L_000002a3fa621170, C4<0>, C4<0>;
v000002a3fa5f36f0_0 .net "EX1_opcode", 11 0, v000002a3fa5eefa0_0;  alias, 1 drivers
v000002a3fa5f4190_0 .net "EX2_opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
v000002a3fa5f4550_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
v000002a3fa5f3330_0 .net "PC_src", 2 0, L_000002a3fa621b70;  alias, 1 drivers
v000002a3fa5f3790_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  alias, 1 drivers
L_000002a3fa6403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f2c50_0 .net/2u *"_ivl_0", 2 0, L_000002a3fa6403e8;  1 drivers
v000002a3fa5f31f0_0 .net *"_ivl_10", 0 0, L_000002a3fa61f870;  1 drivers
L_000002a3fa640508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f33d0_0 .net/2u *"_ivl_12", 2 0, L_000002a3fa640508;  1 drivers
L_000002a3fa640550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f2ed0_0 .net/2u *"_ivl_14", 11 0, L_000002a3fa640550;  1 drivers
v000002a3fa5f3470_0 .net *"_ivl_16", 0 0, L_000002a3fa6201d0;  1 drivers
v000002a3fa5f3830_0 .net *"_ivl_19", 0 0, L_000002a3fa628c10;  1 drivers
L_000002a3fa640430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f42d0_0 .net/2u *"_ivl_2", 11 0, L_000002a3fa640430;  1 drivers
L_000002a3fa640598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f4af0_0 .net/2u *"_ivl_20", 11 0, L_000002a3fa640598;  1 drivers
v000002a3fa5f45f0_0 .net *"_ivl_22", 0 0, L_000002a3fa621170;  1 drivers
v000002a3fa5f2890_0 .net *"_ivl_25", 0 0, L_000002a3fa628d60;  1 drivers
L_000002a3fa6405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f3a10_0 .net/2u *"_ivl_26", 2 0, L_000002a3fa6405e0;  1 drivers
L_000002a3fa640628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f24d0_0 .net/2u *"_ivl_28", 2 0, L_000002a3fa640628;  1 drivers
v000002a3fa5f2f70_0 .net *"_ivl_30", 2 0, L_000002a3fa6218f0;  1 drivers
v000002a3fa5f4690_0 .net *"_ivl_32", 2 0, L_000002a3fa6212b0;  1 drivers
v000002a3fa5f38d0_0 .net *"_ivl_34", 2 0, L_000002a3fa6208b0;  1 drivers
v000002a3fa5f4b90_0 .net *"_ivl_4", 0 0, L_000002a3fa620770;  1 drivers
L_000002a3fa640478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f4370_0 .net/2u *"_ivl_6", 2 0, L_000002a3fa640478;  1 drivers
L_000002a3fa6404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f3ab0_0 .net/2u *"_ivl_8", 11 0, L_000002a3fa6404c0;  1 drivers
v000002a3fa5f49b0_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa5f3b50_0 .net "predicted", 0 0, L_000002a3fa628970;  alias, 1 drivers
v000002a3fa5f2930_0 .net "predicted_to_EX", 0 0, v000002a3fa5f2e30_0;  alias, 1 drivers
v000002a3fa5f3bf0_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
v000002a3fa5f4730_0 .net "state", 1 0, v000002a3fa5f35b0_0;  1 drivers
L_000002a3fa620770 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640430;
L_000002a3fa61f870 .cmp/eq 12, v000002a3fa5eefa0_0, L_000002a3fa6404c0;
L_000002a3fa6201d0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640550;
L_000002a3fa621170 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640598;
L_000002a3fa6218f0 .functor MUXZ 3, L_000002a3fa640628, L_000002a3fa6405e0, L_000002a3fa628d60, C4<>;
L_000002a3fa6212b0 .functor MUXZ 3, L_000002a3fa6218f0, L_000002a3fa640508, L_000002a3fa61f870, C4<>;
L_000002a3fa6208b0 .functor MUXZ 3, L_000002a3fa6212b0, L_000002a3fa640478, L_000002a3fa620770, C4<>;
L_000002a3fa621b70 .functor MUXZ 3, L_000002a3fa6208b0, L_000002a3fa6403e8, L_000002a3fa63d0d0, C4<>;
S_000002a3fa5ecf80 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002a3fa5ec7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002a3fa5faf80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5fafb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5faff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5fb028 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5fb060 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5fb098 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5fb0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5fb108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5fb140 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5fb178 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5fb1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5fb1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5fb220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5fb258 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5fb290 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5fb2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5fb300 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5fb338 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5fb370 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5fb3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5fb3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5fb418 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5fb450 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5fb488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5fb4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a3fa627b00 .functor OR 1, L_000002a3fa61f7d0, L_000002a3fa61fe10, C4<0>, C4<0>;
L_000002a3fa628270 .functor OR 1, L_000002a3fa621c10, L_000002a3fa621850, C4<0>, C4<0>;
L_000002a3fa6282e0 .functor AND 1, L_000002a3fa627b00, L_000002a3fa628270, C4<1>, C4<1>;
L_000002a3fa628040 .functor NOT 1, L_000002a3fa6282e0, C4<0>, C4<0>, C4<0>;
L_000002a3fa628dd0 .functor OR 1, v000002a3fa626a30_0, L_000002a3fa628040, C4<0>, C4<0>;
L_000002a3fa628970 .functor NOT 1, L_000002a3fa628dd0, C4<0>, C4<0>, C4<0>;
v000002a3fa5f4a50_0 .net "EX_opcode", 11 0, v000002a3fa5f17a0_0;  alias, 1 drivers
v000002a3fa5f2b10_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
v000002a3fa5f2610_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  alias, 1 drivers
L_000002a3fa6402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f27f0_0 .net/2u *"_ivl_0", 11 0, L_000002a3fa6402c8;  1 drivers
L_000002a3fa640358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f47d0_0 .net/2u *"_ivl_10", 1 0, L_000002a3fa640358;  1 drivers
v000002a3fa5f3510_0 .net *"_ivl_12", 0 0, L_000002a3fa621c10;  1 drivers
L_000002a3fa6403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f3d30_0 .net/2u *"_ivl_14", 1 0, L_000002a3fa6403a0;  1 drivers
v000002a3fa5f3650_0 .net *"_ivl_16", 0 0, L_000002a3fa621850;  1 drivers
v000002a3fa5f30b0_0 .net *"_ivl_19", 0 0, L_000002a3fa628270;  1 drivers
v000002a3fa5f2cf0_0 .net *"_ivl_2", 0 0, L_000002a3fa61f7d0;  1 drivers
v000002a3fa5f29d0_0 .net *"_ivl_21", 0 0, L_000002a3fa6282e0;  1 drivers
v000002a3fa5f4910_0 .net *"_ivl_22", 0 0, L_000002a3fa628040;  1 drivers
v000002a3fa5f3150_0 .net *"_ivl_25", 0 0, L_000002a3fa628dd0;  1 drivers
L_000002a3fa640310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f3f10_0 .net/2u *"_ivl_4", 11 0, L_000002a3fa640310;  1 drivers
v000002a3fa5f26b0_0 .net *"_ivl_6", 0 0, L_000002a3fa61fe10;  1 drivers
v000002a3fa5f3010_0 .net *"_ivl_9", 0 0, L_000002a3fa627b00;  1 drivers
v000002a3fa5f2750_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa5f2d90_0 .net "predicted", 0 0, L_000002a3fa628970;  alias, 1 drivers
v000002a3fa5f2e30_0 .var "predicted_to_EX", 0 0;
v000002a3fa5f3970_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
v000002a3fa5f35b0_0 .var "state", 1 0;
E_000002a3fa57ab50 .event posedge, v000002a3fa5f2750_0, v000002a3fa5dfa80_0;
L_000002a3fa61f7d0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6402c8;
L_000002a3fa61fe10 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640310;
L_000002a3fa621c10 .cmp/eq 2, v000002a3fa5f35b0_0, L_000002a3fa640358;
L_000002a3fa621850 .cmp/eq 2, v000002a3fa5f35b0_0, L_000002a3fa6403a0;
S_000002a3fa5ebcc0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002a3fa5ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002a3fa5fd510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5fd548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5fd580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5fd5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5fd5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5fd628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5fd660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5fd698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5fd6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5fd708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5fd740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5fd778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5fd7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5fd7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5fd820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5fd858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5fd890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5fd8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5fd900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5fd938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5fd970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5fd9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5fd9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5fda18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5fda50 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5f4410_0 .net "EX1_memread", 0 0, v000002a3fa5ee820_0;  alias, 1 drivers
v000002a3fa5f4c30_0 .net "EX1_rd_ind", 4 0, v000002a3fa5eebe0_0;  alias, 1 drivers
v000002a3fa5f3c90_0 .net "EX1_rd_indzero", 0 0, v000002a3fa5f0120_0;  alias, 1 drivers
v000002a3fa5f4870_0 .net "EX2_memread", 0 0, v000002a3fa5f06c0_0;  alias, 1 drivers
v000002a3fa5f3dd0_0 .net "EX2_rd_ind", 4 0, v000002a3fa5f08a0_0;  alias, 1 drivers
v000002a3fa5f44b0_0 .net "EX2_rd_indzero", 0 0, v000002a3fa5f0b20_0;  alias, 1 drivers
v000002a3fa5f3e70_0 .var "ID_EX1_flush", 0 0;
v000002a3fa5f3fb0_0 .var "ID_EX2_flush", 0 0;
v000002a3fa5f4050_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
v000002a3fa5f40f0_0 .net "ID_rs1_ind", 4 0, v000002a3fa608f20_0;  alias, 1 drivers
v000002a3fa5f4230_0 .net "ID_rs2_ind", 4 0, v000002a3fa607080_0;  alias, 1 drivers
v000002a3fa5f6710_0 .var "IF_ID_Write", 0 0;
v000002a3fa5f5630_0 .var "IF_ID_flush", 0 0;
v000002a3fa5f6ad0_0 .var "PC_Write", 0 0;
v000002a3fa5f5090_0 .net "Wrong_prediction", 0 0, L_000002a3fa63d0d0;  alias, 1 drivers
E_000002a3fa57ab90/0 .event anyedge, v000002a3fa5e5570_0, v000002a3fa5ee820_0, v000002a3fa5f0120_0, v000002a3fa5ef180_0;
E_000002a3fa57ab90/1 .event anyedge, v000002a3fa5eebe0_0, v000002a3fa5ef400_0, v000002a3fa501e00_0, v000002a3fa5f0b20_0;
E_000002a3fa57ab90/2 .event anyedge, v000002a3fa5de680_0, v000002a3fa5edba0_0;
E_000002a3fa57ab90 .event/or E_000002a3fa57ab90/0, E_000002a3fa57ab90/1, E_000002a3fa57ab90/2;
S_000002a3fa5eb9a0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002a3fa5ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002a3fa5fda90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa5fdac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa5fdb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa5fdb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa5fdb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa5fdba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa5fdbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa5fdc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa5fdc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa5fdc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa5fdcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa5fdcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa5fdd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa5fdd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa5fdda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa5fddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa5fde10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa5fde48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa5fde80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa5fdeb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa5fdef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa5fdf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa5fdf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa5fdf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa5fdfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a3fa628a50 .functor OR 1, L_000002a3fa61feb0, L_000002a3fa620950, C4<0>, C4<0>;
L_000002a3fa628350 .functor OR 1, L_000002a3fa628a50, L_000002a3fa621cb0, C4<0>, C4<0>;
L_000002a3fa627cc0 .functor OR 1, L_000002a3fa628350, L_000002a3fa620b30, C4<0>, C4<0>;
L_000002a3fa6285f0 .functor OR 1, L_000002a3fa627cc0, L_000002a3fa6213f0, C4<0>, C4<0>;
L_000002a3fa6276a0 .functor OR 1, L_000002a3fa6285f0, L_000002a3fa61f9b0, C4<0>, C4<0>;
L_000002a3fa628ac0 .functor OR 1, L_000002a3fa6276a0, L_000002a3fa621530, C4<0>, C4<0>;
L_000002a3fa627780 .functor OR 1, L_000002a3fa628ac0, L_000002a3fa621990, C4<0>, C4<0>;
L_000002a3fa628e40 .functor OR 1, L_000002a3fa627780, L_000002a3fa621210, C4<0>, C4<0>;
L_000002a3fa627be0 .functor OR 1, L_000002a3fa61f550, L_000002a3fa621030, C4<0>, C4<0>;
L_000002a3fa627b70 .functor OR 1, L_000002a3fa627be0, L_000002a3fa6210d0, C4<0>, C4<0>;
L_000002a3fa628430 .functor OR 1, L_000002a3fa627b70, L_000002a3fa61fb90, C4<0>, C4<0>;
L_000002a3fa6284a0 .functor OR 1, L_000002a3fa628430, L_000002a3fa61fa50, C4<0>, C4<0>;
v000002a3fa5f6b70_0 .net "ID_opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
L_000002a3fa640670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f4d70_0 .net/2u *"_ivl_0", 11 0, L_000002a3fa640670;  1 drivers
L_000002a3fa640700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f72f0_0 .net/2u *"_ivl_10", 11 0, L_000002a3fa640700;  1 drivers
L_000002a3fa640bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5770_0 .net/2u *"_ivl_102", 11 0, L_000002a3fa640bc8;  1 drivers
L_000002a3fa640c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5d10_0 .net/2u *"_ivl_106", 11 0, L_000002a3fa640c10;  1 drivers
v000002a3fa5f6fd0_0 .net *"_ivl_12", 0 0, L_000002a3fa621cb0;  1 drivers
v000002a3fa5f6490_0 .net *"_ivl_15", 0 0, L_000002a3fa628350;  1 drivers
L_000002a3fa640748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5db0_0 .net/2u *"_ivl_16", 11 0, L_000002a3fa640748;  1 drivers
v000002a3fa5f58b0_0 .net *"_ivl_18", 0 0, L_000002a3fa620b30;  1 drivers
v000002a3fa5f5e50_0 .net *"_ivl_2", 0 0, L_000002a3fa61feb0;  1 drivers
v000002a3fa5f5950_0 .net *"_ivl_21", 0 0, L_000002a3fa627cc0;  1 drivers
L_000002a3fa640790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5ef0_0 .net/2u *"_ivl_22", 11 0, L_000002a3fa640790;  1 drivers
v000002a3fa5f51d0_0 .net *"_ivl_24", 0 0, L_000002a3fa6213f0;  1 drivers
v000002a3fa5f7110_0 .net *"_ivl_27", 0 0, L_000002a3fa6285f0;  1 drivers
L_000002a3fa6407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f6530_0 .net/2u *"_ivl_28", 11 0, L_000002a3fa6407d8;  1 drivers
v000002a3fa5f67b0_0 .net *"_ivl_30", 0 0, L_000002a3fa61f9b0;  1 drivers
v000002a3fa5f6850_0 .net *"_ivl_33", 0 0, L_000002a3fa6276a0;  1 drivers
L_000002a3fa640820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5810_0 .net/2u *"_ivl_34", 11 0, L_000002a3fa640820;  1 drivers
v000002a3fa5f59f0_0 .net *"_ivl_36", 0 0, L_000002a3fa621530;  1 drivers
v000002a3fa5f54f0_0 .net *"_ivl_39", 0 0, L_000002a3fa628ac0;  1 drivers
L_000002a3fa6406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5590_0 .net/2u *"_ivl_4", 11 0, L_000002a3fa6406b8;  1 drivers
L_000002a3fa640868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f6a30_0 .net/2u *"_ivl_40", 11 0, L_000002a3fa640868;  1 drivers
v000002a3fa5f4eb0_0 .net *"_ivl_42", 0 0, L_000002a3fa621990;  1 drivers
v000002a3fa5f6e90_0 .net *"_ivl_45", 0 0, L_000002a3fa627780;  1 drivers
L_000002a3fa6408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5f90_0 .net/2u *"_ivl_46", 11 0, L_000002a3fa6408b0;  1 drivers
v000002a3fa5f6d50_0 .net *"_ivl_48", 0 0, L_000002a3fa621210;  1 drivers
L_000002a3fa6408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f6030_0 .net/2u *"_ivl_52", 11 0, L_000002a3fa6408f8;  1 drivers
L_000002a3fa640940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f68f0_0 .net/2u *"_ivl_56", 11 0, L_000002a3fa640940;  1 drivers
v000002a3fa5f5130_0 .net *"_ivl_6", 0 0, L_000002a3fa620950;  1 drivers
L_000002a3fa640988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f6df0_0 .net/2u *"_ivl_60", 11 0, L_000002a3fa640988;  1 drivers
L_000002a3fa6409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f5c70_0 .net/2u *"_ivl_64", 11 0, L_000002a3fa6409d0;  1 drivers
L_000002a3fa640a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f4f50_0 .net/2u *"_ivl_68", 11 0, L_000002a3fa640a18;  1 drivers
L_000002a3fa640a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f56d0_0 .net/2u *"_ivl_72", 11 0, L_000002a3fa640a60;  1 drivers
v000002a3fa5f5270_0 .net *"_ivl_74", 0 0, L_000002a3fa61f550;  1 drivers
L_000002a3fa640aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f60d0_0 .net/2u *"_ivl_76", 11 0, L_000002a3fa640aa8;  1 drivers
v000002a3fa5f6c10_0 .net *"_ivl_78", 0 0, L_000002a3fa621030;  1 drivers
v000002a3fa5f65d0_0 .net *"_ivl_81", 0 0, L_000002a3fa627be0;  1 drivers
L_000002a3fa640af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f7070_0 .net/2u *"_ivl_82", 11 0, L_000002a3fa640af0;  1 drivers
v000002a3fa5f5a90_0 .net *"_ivl_84", 0 0, L_000002a3fa6210d0;  1 drivers
v000002a3fa5f6cb0_0 .net *"_ivl_87", 0 0, L_000002a3fa627b70;  1 drivers
L_000002a3fa640b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f7430_0 .net/2u *"_ivl_88", 11 0, L_000002a3fa640b38;  1 drivers
v000002a3fa5f71b0_0 .net *"_ivl_9", 0 0, L_000002a3fa628a50;  1 drivers
v000002a3fa5f5310_0 .net *"_ivl_90", 0 0, L_000002a3fa61fb90;  1 drivers
v000002a3fa5f5b30_0 .net *"_ivl_93", 0 0, L_000002a3fa628430;  1 drivers
L_000002a3fa640b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa5f6f30_0 .net/2u *"_ivl_94", 11 0, L_000002a3fa640b80;  1 drivers
v000002a3fa5f4e10_0 .net *"_ivl_96", 0 0, L_000002a3fa61fa50;  1 drivers
v000002a3fa5f6990_0 .net *"_ivl_99", 0 0, L_000002a3fa6284a0;  1 drivers
v000002a3fa5f7250_0 .net "is_beq", 0 0, L_000002a3fa620450;  alias, 1 drivers
v000002a3fa5f7390_0 .net "is_bne", 0 0, L_000002a3fa620ef0;  alias, 1 drivers
v000002a3fa5f53b0_0 .net "is_j", 0 0, L_000002a3fa620f90;  alias, 1 drivers
v000002a3fa5f4cd0_0 .net "is_jal", 0 0, L_000002a3fa621ad0;  alias, 1 drivers
v000002a3fa5f4ff0_0 .net "is_jr", 0 0, L_000002a3fa621a30;  alias, 1 drivers
v000002a3fa5f5450_0 .net "is_oper2_immed", 0 0, L_000002a3fa628e40;  alias, 1 drivers
v000002a3fa5f5bd0_0 .net "memread", 0 0, L_000002a3fa61faf0;  alias, 1 drivers
v000002a3fa5f6170_0 .net "memwrite", 0 0, L_000002a3fa620090;  alias, 1 drivers
v000002a3fa5f6210_0 .net "regwrite", 0 0, L_000002a3fa61f5f0;  alias, 1 drivers
L_000002a3fa61feb0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640670;
L_000002a3fa620950 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6406b8;
L_000002a3fa621cb0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640700;
L_000002a3fa620b30 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640748;
L_000002a3fa6213f0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640790;
L_000002a3fa61f9b0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6407d8;
L_000002a3fa621530 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640820;
L_000002a3fa621990 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640868;
L_000002a3fa621210 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6408b0;
L_000002a3fa620450 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6408f8;
L_000002a3fa620ef0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640940;
L_000002a3fa621a30 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640988;
L_000002a3fa621ad0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa6409d0;
L_000002a3fa620f90 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640a18;
L_000002a3fa61f550 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640a60;
L_000002a3fa621030 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640aa8;
L_000002a3fa6210d0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640af0;
L_000002a3fa61fb90 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640b38;
L_000002a3fa61fa50 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640b80;
L_000002a3fa61f5f0 .reduce/nor L_000002a3fa6284a0;
L_000002a3fa61faf0 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640bc8;
L_000002a3fa620090 .cmp/eq 12, v000002a3fa6087a0_0, L_000002a3fa640c10;
S_000002a3fa5ed5c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002a3fa5ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002a3fa606020 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa606058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa606090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa6060c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa606100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa606138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa606170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa6061a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa6061e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa606218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa606250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa606288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa6062c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa6062f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa606330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa606368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa6063a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa6063d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa606410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa606448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa606480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa6064b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa6064f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa606528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa606560 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5f62b0_0 .var "Immed", 31 0;
v000002a3fa5f6350_0 .net "Inst", 31 0, v000002a3fa5f9e10_0;  alias, 1 drivers
v000002a3fa5f63f0_0 .net "opcode", 11 0, v000002a3fa6087a0_0;  alias, 1 drivers
E_000002a3fa57a990 .event anyedge, v000002a3fa5edba0_0, v000002a3fa5f6350_0;
S_000002a3fa5ebb30 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002a3fa5ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002a3fa5f86f0_0 .var "Read_data1", 31 0;
v000002a3fa5f7f70_0 .var "Read_data2", 31 0;
v000002a3fa5f8dd0_0 .net "Read_reg1", 4 0, v000002a3fa608f20_0;  alias, 1 drivers
v000002a3fa5f8f10_0 .net "Read_reg2", 4 0, v000002a3fa607080_0;  alias, 1 drivers
v000002a3fa5f8c90_0 .net "Write_data", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa5f8150_0 .net "Write_en", 0 0, v000002a3fa60a6e0_0;  alias, 1 drivers
v000002a3fa5f88d0_0 .net "Write_reg", 4 0, v000002a3fa60a500_0;  alias, 1 drivers
v000002a3fa5f8d30_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa5f7610_0 .var/i "i", 31 0;
v000002a3fa5f8790 .array "reg_file", 0 31, 31 0;
v000002a3fa5f8b50_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57ac10 .event posedge, v000002a3fa5f2750_0;
S_000002a3fa5ec940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002a3fa5ebb30;
 .timescale 0 0;
v000002a3fa5f76b0_0 .var/i "i", 31 0;
S_000002a3fa5ed110 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002a3fa6065a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa6065d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa606610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa606648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa606680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa6066b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa6066f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa606728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa606760 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa606798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa6067d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa606808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa606840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa606878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa6068b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa6068e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa606920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa606958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa606990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa6069c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa606a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa606a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa606a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa606aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa606ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa5f9e10_0 .var "ID_INST", 31 0;
v000002a3fa5f9eb0_0 .var "ID_PC", 31 0;
v000002a3fa6087a0_0 .var "ID_opcode", 11 0;
v000002a3fa607bc0_0 .var "ID_rd_ind", 4 0;
v000002a3fa608f20_0 .var "ID_rs1_ind", 4 0;
v000002a3fa607080_0 .var "ID_rs2_ind", 4 0;
v000002a3fa607da0_0 .net "IF_FLUSH", 0 0, v000002a3fa5f5630_0;  alias, 1 drivers
v000002a3fa608200_0 .net "IF_INST", 31 0, L_000002a3fa6279b0;  alias, 1 drivers
v000002a3fa608840_0 .net "IF_PC", 31 0, v000002a3fa608160_0;  alias, 1 drivers
v000002a3fa606c20_0 .net "clk", 0 0, L_000002a3fa628ba0;  1 drivers
v000002a3fa607b20_0 .net "if_id_Write", 0 0, v000002a3fa5f6710_0;  alias, 1 drivers
v000002a3fa6078a0_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57afd0 .event posedge, v000002a3fa5dfa80_0, v000002a3fa606c20_0;
S_000002a3fa5ec300 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002a3fa6099c0_0 .net "EX1_PFC", 31 0, L_000002a3fa6224d0;  alias, 1 drivers
v000002a3fa6097e0_0 .net "EX2_PFC", 31 0, v000002a3fa5f10c0_0;  alias, 1 drivers
v000002a3fa60b680_0 .net "ID_PFC", 31 0, L_000002a3fa6203b0;  alias, 1 drivers
v000002a3fa609a60_0 .net "PC_src", 2 0, L_000002a3fa621b70;  alias, 1 drivers
v000002a3fa60b180_0 .net "PC_write", 0 0, v000002a3fa5f6ad0_0;  alias, 1 drivers
L_000002a3fa640088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a3fa60b9a0_0 .net/2u *"_ivl_0", 31 0, L_000002a3fa640088;  1 drivers
v000002a3fa609ba0_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa609f60_0 .net "inst", 31 0, L_000002a3fa6279b0;  alias, 1 drivers
v000002a3fa60ab40_0 .net "inst_mem_in", 31 0, v000002a3fa608160_0;  alias, 1 drivers
v000002a3fa609ec0_0 .net "pc_reg_in", 31 0, L_000002a3fa6289e0;  1 drivers
v000002a3fa60a460_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
L_000002a3fa620590 .arith/sum 32, v000002a3fa608160_0, L_000002a3fa640088;
S_000002a3fa5ecad0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002a3fa5ec300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002a3fa6279b0 .functor BUFZ 32, L_000002a3fa6215d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa6091a0_0 .net "Data_Out", 31 0, L_000002a3fa6279b0;  alias, 1 drivers
v000002a3fa606f40 .array "InstMem", 0 1023, 31 0;
v000002a3fa608020_0 .net *"_ivl_0", 31 0, L_000002a3fa6215d0;  1 drivers
v000002a3fa606cc0_0 .net *"_ivl_3", 9 0, L_000002a3fa6209f0;  1 drivers
v000002a3fa607260_0 .net *"_ivl_4", 11 0, L_000002a3fa620810;  1 drivers
L_000002a3fa6401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3fa606d60_0 .net *"_ivl_7", 1 0, L_000002a3fa6401a8;  1 drivers
v000002a3fa6088e0_0 .net "addr", 31 0, v000002a3fa608160_0;  alias, 1 drivers
v000002a3fa608b60_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa607a80_0 .var/i "i", 31 0;
L_000002a3fa6215d0 .array/port v000002a3fa606f40, L_000002a3fa620810;
L_000002a3fa6209f0 .part v000002a3fa608160_0, 0, 10;
L_000002a3fa620810 .concat [ 10 2 0 0], L_000002a3fa6209f0, L_000002a3fa6401a8;
S_000002a3fa5ebfe0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002a3fa5ec300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002a3fa57b4d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002a3fa607120_0 .net "DataIn", 31 0, L_000002a3fa6289e0;  alias, 1 drivers
v000002a3fa608160_0 .var "DataOut", 31 0;
v000002a3fa6071c0_0 .net "PC_Write", 0 0, v000002a3fa5f6ad0_0;  alias, 1 drivers
v000002a3fa6083e0_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa607c60_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
S_000002a3fa5ed750 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002a3fa5ec300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002a3fa57b050 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002a3fa562660 .functor NOT 1, L_000002a3fa626fd0, C4<0>, C4<0>, C4<0>;
L_000002a3fa562350 .functor NOT 1, L_000002a3fa6272f0, C4<0>, C4<0>, C4<0>;
L_000002a3fa5623c0 .functor AND 1, L_000002a3fa562660, L_000002a3fa562350, C4<1>, C4<1>;
L_000002a3fa562430 .functor NOT 1, L_000002a3fa627390, C4<0>, C4<0>, C4<0>;
L_000002a3fa4fccc0 .functor AND 1, L_000002a3fa5623c0, L_000002a3fa562430, C4<1>, C4<1>;
L_000002a3fa4fc160 .functor AND 32, L_000002a3fa626e90, L_000002a3fa620590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa4fc400 .functor NOT 1, L_000002a3fa627070, C4<0>, C4<0>, C4<0>;
L_000002a3fa4fc470 .functor NOT 1, L_000002a3fa627110, C4<0>, C4<0>, C4<0>;
L_000002a3fa627ef0 .functor AND 1, L_000002a3fa4fc400, L_000002a3fa4fc470, C4<1>, C4<1>;
L_000002a3fa628cf0 .functor AND 1, L_000002a3fa627ef0, L_000002a3fa6271b0, C4<1>, C4<1>;
L_000002a3fa628c80 .functor AND 32, L_000002a3fa627430, L_000002a3fa6203b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa6275c0 .functor OR 32, L_000002a3fa4fc160, L_000002a3fa628c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa6283c0 .functor NOT 1, L_000002a3fa627250, C4<0>, C4<0>, C4<0>;
L_000002a3fa627860 .functor AND 1, L_000002a3fa6283c0, L_000002a3fa626d50, C4<1>, C4<1>;
L_000002a3fa627f60 .functor NOT 1, L_000002a3fa621350, C4<0>, C4<0>, C4<0>;
L_000002a3fa628820 .functor AND 1, L_000002a3fa627860, L_000002a3fa627f60, C4<1>, C4<1>;
L_000002a3fa627550 .functor AND 32, L_000002a3fa621670, v000002a3fa608160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa627940 .functor OR 32, L_000002a3fa6275c0, L_000002a3fa627550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa6280b0 .functor NOT 1, L_000002a3fa61fff0, C4<0>, C4<0>, C4<0>;
L_000002a3fa628120 .functor AND 1, L_000002a3fa6280b0, L_000002a3fa61fc30, C4<1>, C4<1>;
L_000002a3fa6278d0 .functor AND 1, L_000002a3fa628120, L_000002a3fa6206d0, C4<1>, C4<1>;
L_000002a3fa628890 .functor AND 32, L_000002a3fa620d10, L_000002a3fa6224d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa627630 .functor OR 32, L_000002a3fa627940, L_000002a3fa628890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3fa628900 .functor NOT 1, L_000002a3fa61f690, C4<0>, C4<0>, C4<0>;
L_000002a3fa627e10 .functor AND 1, L_000002a3fa61f910, L_000002a3fa628900, C4<1>, C4<1>;
L_000002a3fa628510 .functor NOT 1, L_000002a3fa620bd0, C4<0>, C4<0>, C4<0>;
L_000002a3fa6277f0 .functor AND 1, L_000002a3fa627e10, L_000002a3fa628510, C4<1>, C4<1>;
L_000002a3fa627a90 .functor AND 32, L_000002a3fa6204f0, v000002a3fa5f10c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa6289e0 .functor OR 32, L_000002a3fa627630, L_000002a3fa627a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa608e80_0 .net *"_ivl_1", 0 0, L_000002a3fa626fd0;  1 drivers
v000002a3fa608fc0_0 .net *"_ivl_11", 0 0, L_000002a3fa627390;  1 drivers
v000002a3fa607ee0_0 .net *"_ivl_12", 0 0, L_000002a3fa562430;  1 drivers
v000002a3fa6076c0_0 .net *"_ivl_14", 0 0, L_000002a3fa4fccc0;  1 drivers
v000002a3fa607d00_0 .net *"_ivl_16", 31 0, L_000002a3fa626e90;  1 drivers
v000002a3fa6082a0_0 .net *"_ivl_18", 31 0, L_000002a3fa4fc160;  1 drivers
v000002a3fa607f80_0 .net *"_ivl_2", 0 0, L_000002a3fa562660;  1 drivers
v000002a3fa607300_0 .net *"_ivl_21", 0 0, L_000002a3fa627070;  1 drivers
v000002a3fa607800_0 .net *"_ivl_22", 0 0, L_000002a3fa4fc400;  1 drivers
v000002a3fa608c00_0 .net *"_ivl_25", 0 0, L_000002a3fa627110;  1 drivers
v000002a3fa6080c0_0 .net *"_ivl_26", 0 0, L_000002a3fa4fc470;  1 drivers
v000002a3fa608980_0 .net *"_ivl_28", 0 0, L_000002a3fa627ef0;  1 drivers
v000002a3fa609060_0 .net *"_ivl_31", 0 0, L_000002a3fa6271b0;  1 drivers
v000002a3fa6073a0_0 .net *"_ivl_32", 0 0, L_000002a3fa628cf0;  1 drivers
v000002a3fa607940_0 .net *"_ivl_34", 31 0, L_000002a3fa627430;  1 drivers
v000002a3fa608de0_0 .net *"_ivl_36", 31 0, L_000002a3fa628c80;  1 drivers
v000002a3fa609240_0 .net *"_ivl_38", 31 0, L_000002a3fa6275c0;  1 drivers
v000002a3fa608340_0 .net *"_ivl_41", 0 0, L_000002a3fa627250;  1 drivers
v000002a3fa608ca0_0 .net *"_ivl_42", 0 0, L_000002a3fa6283c0;  1 drivers
v000002a3fa608480_0 .net *"_ivl_45", 0 0, L_000002a3fa626d50;  1 drivers
v000002a3fa607440_0 .net *"_ivl_46", 0 0, L_000002a3fa627860;  1 drivers
v000002a3fa6092e0_0 .net *"_ivl_49", 0 0, L_000002a3fa621350;  1 drivers
v000002a3fa609100_0 .net *"_ivl_5", 0 0, L_000002a3fa6272f0;  1 drivers
v000002a3fa606e00_0 .net *"_ivl_50", 0 0, L_000002a3fa627f60;  1 drivers
v000002a3fa608a20_0 .net *"_ivl_52", 0 0, L_000002a3fa628820;  1 drivers
v000002a3fa606ea0_0 .net *"_ivl_54", 31 0, L_000002a3fa621670;  1 drivers
v000002a3fa6074e0_0 .net *"_ivl_56", 31 0, L_000002a3fa627550;  1 drivers
v000002a3fa608d40_0 .net *"_ivl_58", 31 0, L_000002a3fa627940;  1 drivers
v000002a3fa607760_0 .net *"_ivl_6", 0 0, L_000002a3fa562350;  1 drivers
v000002a3fa606b80_0 .net *"_ivl_61", 0 0, L_000002a3fa61fff0;  1 drivers
v000002a3fa608520_0 .net *"_ivl_62", 0 0, L_000002a3fa6280b0;  1 drivers
v000002a3fa606fe0_0 .net *"_ivl_65", 0 0, L_000002a3fa61fc30;  1 drivers
v000002a3fa607580_0 .net *"_ivl_66", 0 0, L_000002a3fa628120;  1 drivers
v000002a3fa607620_0 .net *"_ivl_69", 0 0, L_000002a3fa6206d0;  1 drivers
v000002a3fa6079e0_0 .net *"_ivl_70", 0 0, L_000002a3fa6278d0;  1 drivers
v000002a3fa6085c0_0 .net *"_ivl_72", 31 0, L_000002a3fa620d10;  1 drivers
v000002a3fa608ac0_0 .net *"_ivl_74", 31 0, L_000002a3fa628890;  1 drivers
v000002a3fa608660_0 .net *"_ivl_76", 31 0, L_000002a3fa627630;  1 drivers
v000002a3fa608700_0 .net *"_ivl_79", 0 0, L_000002a3fa61f910;  1 drivers
v000002a3fa60b540_0 .net *"_ivl_8", 0 0, L_000002a3fa5623c0;  1 drivers
v000002a3fa60abe0_0 .net *"_ivl_81", 0 0, L_000002a3fa61f690;  1 drivers
v000002a3fa6094c0_0 .net *"_ivl_82", 0 0, L_000002a3fa628900;  1 drivers
v000002a3fa60b400_0 .net *"_ivl_84", 0 0, L_000002a3fa627e10;  1 drivers
v000002a3fa60aa00_0 .net *"_ivl_87", 0 0, L_000002a3fa620bd0;  1 drivers
v000002a3fa609380_0 .net *"_ivl_88", 0 0, L_000002a3fa628510;  1 drivers
v000002a3fa60af00_0 .net *"_ivl_90", 0 0, L_000002a3fa6277f0;  1 drivers
v000002a3fa60a320_0 .net *"_ivl_92", 31 0, L_000002a3fa6204f0;  1 drivers
v000002a3fa60a280_0 .net *"_ivl_94", 31 0, L_000002a3fa627a90;  1 drivers
v000002a3fa60b720_0 .net "ina", 31 0, L_000002a3fa620590;  1 drivers
v000002a3fa60b040_0 .net "inb", 31 0, L_000002a3fa6203b0;  alias, 1 drivers
v000002a3fa60afa0_0 .net "inc", 31 0, v000002a3fa608160_0;  alias, 1 drivers
v000002a3fa60b5e0_0 .net "ind", 31 0, L_000002a3fa6224d0;  alias, 1 drivers
v000002a3fa609e20_0 .net "ine", 31 0, v000002a3fa5f10c0_0;  alias, 1 drivers
L_000002a3fa6400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa609880_0 .net "inf", 31 0, L_000002a3fa6400d0;  1 drivers
L_000002a3fa640118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa609420_0 .net "ing", 31 0, L_000002a3fa640118;  1 drivers
L_000002a3fa640160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3fa60b4a0_0 .net "inh", 31 0, L_000002a3fa640160;  1 drivers
v000002a3fa60aaa0_0 .net "out", 31 0, L_000002a3fa6289e0;  alias, 1 drivers
v000002a3fa609560_0 .net "sel", 2 0, L_000002a3fa621b70;  alias, 1 drivers
L_000002a3fa626fd0 .part L_000002a3fa621b70, 2, 1;
L_000002a3fa6272f0 .part L_000002a3fa621b70, 1, 1;
L_000002a3fa627390 .part L_000002a3fa621b70, 0, 1;
LS_000002a3fa626e90_0_0 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_4 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_8 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_12 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_16 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_20 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_24 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_0_28 .concat [ 1 1 1 1], L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0, L_000002a3fa4fccc0;
LS_000002a3fa626e90_1_0 .concat [ 4 4 4 4], LS_000002a3fa626e90_0_0, LS_000002a3fa626e90_0_4, LS_000002a3fa626e90_0_8, LS_000002a3fa626e90_0_12;
LS_000002a3fa626e90_1_4 .concat [ 4 4 4 4], LS_000002a3fa626e90_0_16, LS_000002a3fa626e90_0_20, LS_000002a3fa626e90_0_24, LS_000002a3fa626e90_0_28;
L_000002a3fa626e90 .concat [ 16 16 0 0], LS_000002a3fa626e90_1_0, LS_000002a3fa626e90_1_4;
L_000002a3fa627070 .part L_000002a3fa621b70, 2, 1;
L_000002a3fa627110 .part L_000002a3fa621b70, 1, 1;
L_000002a3fa6271b0 .part L_000002a3fa621b70, 0, 1;
LS_000002a3fa627430_0_0 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_4 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_8 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_12 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_16 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_20 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_24 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_0_28 .concat [ 1 1 1 1], L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0, L_000002a3fa628cf0;
LS_000002a3fa627430_1_0 .concat [ 4 4 4 4], LS_000002a3fa627430_0_0, LS_000002a3fa627430_0_4, LS_000002a3fa627430_0_8, LS_000002a3fa627430_0_12;
LS_000002a3fa627430_1_4 .concat [ 4 4 4 4], LS_000002a3fa627430_0_16, LS_000002a3fa627430_0_20, LS_000002a3fa627430_0_24, LS_000002a3fa627430_0_28;
L_000002a3fa627430 .concat [ 16 16 0 0], LS_000002a3fa627430_1_0, LS_000002a3fa627430_1_4;
L_000002a3fa627250 .part L_000002a3fa621b70, 2, 1;
L_000002a3fa626d50 .part L_000002a3fa621b70, 1, 1;
L_000002a3fa621350 .part L_000002a3fa621b70, 0, 1;
LS_000002a3fa621670_0_0 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_4 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_8 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_12 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_16 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_20 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_24 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_0_28 .concat [ 1 1 1 1], L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820, L_000002a3fa628820;
LS_000002a3fa621670_1_0 .concat [ 4 4 4 4], LS_000002a3fa621670_0_0, LS_000002a3fa621670_0_4, LS_000002a3fa621670_0_8, LS_000002a3fa621670_0_12;
LS_000002a3fa621670_1_4 .concat [ 4 4 4 4], LS_000002a3fa621670_0_16, LS_000002a3fa621670_0_20, LS_000002a3fa621670_0_24, LS_000002a3fa621670_0_28;
L_000002a3fa621670 .concat [ 16 16 0 0], LS_000002a3fa621670_1_0, LS_000002a3fa621670_1_4;
L_000002a3fa61fff0 .part L_000002a3fa621b70, 2, 1;
L_000002a3fa61fc30 .part L_000002a3fa621b70, 1, 1;
L_000002a3fa6206d0 .part L_000002a3fa621b70, 0, 1;
LS_000002a3fa620d10_0_0 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_4 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_8 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_12 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_16 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_20 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_24 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_0_28 .concat [ 1 1 1 1], L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0, L_000002a3fa6278d0;
LS_000002a3fa620d10_1_0 .concat [ 4 4 4 4], LS_000002a3fa620d10_0_0, LS_000002a3fa620d10_0_4, LS_000002a3fa620d10_0_8, LS_000002a3fa620d10_0_12;
LS_000002a3fa620d10_1_4 .concat [ 4 4 4 4], LS_000002a3fa620d10_0_16, LS_000002a3fa620d10_0_20, LS_000002a3fa620d10_0_24, LS_000002a3fa620d10_0_28;
L_000002a3fa620d10 .concat [ 16 16 0 0], LS_000002a3fa620d10_1_0, LS_000002a3fa620d10_1_4;
L_000002a3fa61f910 .part L_000002a3fa621b70, 2, 1;
L_000002a3fa61f690 .part L_000002a3fa621b70, 1, 1;
L_000002a3fa620bd0 .part L_000002a3fa621b70, 0, 1;
LS_000002a3fa6204f0_0_0 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_4 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_8 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_12 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_16 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_20 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_24 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_0_28 .concat [ 1 1 1 1], L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0, L_000002a3fa6277f0;
LS_000002a3fa6204f0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6204f0_0_0, LS_000002a3fa6204f0_0_4, LS_000002a3fa6204f0_0_8, LS_000002a3fa6204f0_0_12;
LS_000002a3fa6204f0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6204f0_0_16, LS_000002a3fa6204f0_0_20, LS_000002a3fa6204f0_0_24, LS_000002a3fa6204f0_0_28;
L_000002a3fa6204f0 .concat [ 16 16 0 0], LS_000002a3fa6204f0_1_0, LS_000002a3fa6204f0_1_4;
S_000002a3fa5ebe50 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002a3fa609920_0 .net "Write_Data", 31 0, v000002a3fa5df580_0;  alias, 1 drivers
v000002a3fa609600_0 .net "addr", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa60b220_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa60a5a0_0 .net "mem_out", 31 0, v000002a3fa60ba40_0;  alias, 1 drivers
v000002a3fa60b2c0_0 .net "mem_read", 0 0, v000002a3fa5dfe40_0;  alias, 1 drivers
v000002a3fa6096a0_0 .net "mem_write", 0 0, v000002a3fa5df9e0_0;  alias, 1 drivers
S_000002a3fa5ec170 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002a3fa5ebe50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002a3fa60a140 .array "DataMem", 1023 0, 31 0;
v000002a3fa60a3c0_0 .net "Data_In", 31 0, v000002a3fa5df580_0;  alias, 1 drivers
v000002a3fa60ba40_0 .var "Data_Out", 31 0;
v000002a3fa60b0e0_0 .net "Write_en", 0 0, v000002a3fa5df9e0_0;  alias, 1 drivers
v000002a3fa60b7c0_0 .net "addr", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa60bae0_0 .net "clk", 0 0, L_000002a3fa5611d0;  alias, 1 drivers
v000002a3fa60b860_0 .var/i "i", 31 0;
S_000002a3fa5ec490 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002a3fa616f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a3fa616f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a3fa616fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a3fa617008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a3fa617040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a3fa617078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a3fa6170b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a3fa6170e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a3fa617120 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a3fa617158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a3fa617190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a3fa6171c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a3fa617200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a3fa617238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a3fa617270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a3fa6172a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a3fa6172e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a3fa617318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a3fa617350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a3fa617388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a3fa6173c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a3fa6173f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a3fa617430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a3fa617468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a3fa6174a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a3fa609740_0 .net "MEM_ALU_OUT", 31 0, v000002a3fa5de040_0;  alias, 1 drivers
v000002a3fa609b00_0 .net "MEM_Data_mem_out", 31 0, v000002a3fa60ba40_0;  alias, 1 drivers
v000002a3fa609c40_0 .net "MEM_memread", 0 0, v000002a3fa5dfe40_0;  alias, 1 drivers
v000002a3fa609ce0_0 .net "MEM_opcode", 11 0, v000002a3fa5de2c0_0;  alias, 1 drivers
v000002a3fa609d80_0 .net "MEM_rd_ind", 4 0, v000002a3fa5ddd20_0;  alias, 1 drivers
v000002a3fa60b900_0 .net "MEM_rd_indzero", 0 0, v000002a3fa5df6c0_0;  alias, 1 drivers
v000002a3fa60b360_0 .net "MEM_regwrite", 0 0, v000002a3fa5de7c0_0;  alias, 1 drivers
v000002a3fa60a000_0 .var "WB_ALU_OUT", 31 0;
v000002a3fa60a0a0_0 .var "WB_Data_mem_out", 31 0;
v000002a3fa60a1e0_0 .var "WB_memread", 0 0;
v000002a3fa60a500_0 .var "WB_rd_ind", 4 0;
v000002a3fa60a640_0 .var "WB_rd_indzero", 0 0;
v000002a3fa60a6e0_0 .var "WB_regwrite", 0 0;
v000002a3fa60a780_0 .net "clk", 0 0, L_000002a3fa63d290;  1 drivers
v000002a3fa60a820_0 .var "hlt", 0 0;
v000002a3fa60a8c0_0 .net "rst", 0 0, v000002a3fa626a30_0;  alias, 1 drivers
E_000002a3fa57b510 .event posedge, v000002a3fa5dfa80_0, v000002a3fa60a780_0;
S_000002a3fa5ec620 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002a3fa43d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002a3fa63cff0 .functor AND 32, v000002a3fa60a0a0_0, L_000002a3fa6916b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63d060 .functor NOT 1, v000002a3fa60a1e0_0, C4<0>, C4<0>, C4<0>;
L_000002a3fa63d140 .functor AND 32, v000002a3fa60a000_0, L_000002a3fa690710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a3fa63d1b0 .functor OR 32, L_000002a3fa63cff0, L_000002a3fa63d140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3fa60a960_0 .net "Write_Data_RegFile", 31 0, L_000002a3fa63d1b0;  alias, 1 drivers
v000002a3fa60ac80_0 .net *"_ivl_0", 31 0, L_000002a3fa6916b0;  1 drivers
v000002a3fa60ad20_0 .net *"_ivl_2", 31 0, L_000002a3fa63cff0;  1 drivers
v000002a3fa60adc0_0 .net *"_ivl_4", 0 0, L_000002a3fa63d060;  1 drivers
v000002a3fa60ae60_0 .net *"_ivl_6", 31 0, L_000002a3fa690710;  1 drivers
v000002a3fa60dac0_0 .net *"_ivl_8", 31 0, L_000002a3fa63d140;  1 drivers
v000002a3fa60d660_0 .net "alu_out", 31 0, v000002a3fa60a000_0;  alias, 1 drivers
v000002a3fa60c6c0_0 .net "mem_out", 31 0, v000002a3fa60a0a0_0;  alias, 1 drivers
v000002a3fa60cb20_0 .net "mem_read", 0 0, v000002a3fa60a1e0_0;  alias, 1 drivers
LS_000002a3fa6916b0_0_0 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_4 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_8 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_12 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_16 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_20 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_24 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_0_28 .concat [ 1 1 1 1], v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0, v000002a3fa60a1e0_0;
LS_000002a3fa6916b0_1_0 .concat [ 4 4 4 4], LS_000002a3fa6916b0_0_0, LS_000002a3fa6916b0_0_4, LS_000002a3fa6916b0_0_8, LS_000002a3fa6916b0_0_12;
LS_000002a3fa6916b0_1_4 .concat [ 4 4 4 4], LS_000002a3fa6916b0_0_16, LS_000002a3fa6916b0_0_20, LS_000002a3fa6916b0_0_24, LS_000002a3fa6916b0_0_28;
L_000002a3fa6916b0 .concat [ 16 16 0 0], LS_000002a3fa6916b0_1_0, LS_000002a3fa6916b0_1_4;
LS_000002a3fa690710_0_0 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_4 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_8 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_12 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_16 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_20 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_24 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_0_28 .concat [ 1 1 1 1], L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060, L_000002a3fa63d060;
LS_000002a3fa690710_1_0 .concat [ 4 4 4 4], LS_000002a3fa690710_0_0, LS_000002a3fa690710_0_4, LS_000002a3fa690710_0_8, LS_000002a3fa690710_0_12;
LS_000002a3fa690710_1_4 .concat [ 4 4 4 4], LS_000002a3fa690710_0_16, LS_000002a3fa690710_0_20, LS_000002a3fa690710_0_24, LS_000002a3fa690710_0_28;
L_000002a3fa690710 .concat [ 16 16 0 0], LS_000002a3fa690710_1_0, LS_000002a3fa690710_1_4;
    .scope S_000002a3fa5ebfe0;
T_0 ;
    %wait E_000002a3fa57ab50;
    %load/vec4 v000002a3fa607c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a3fa608160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a3fa6071c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002a3fa607120_0;
    %assign/vec4 v000002a3fa608160_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a3fa5ecad0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa607a80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002a3fa607a80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a3fa607a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %load/vec4 v000002a3fa607a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3fa607a80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa606f40, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002a3fa5ed110;
T_2 ;
    %wait E_000002a3fa57afd0;
    %load/vec4 v000002a3fa6078a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f9eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f9e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa607bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa607080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa608f20_0, 0;
    %assign/vec4 v000002a3fa6087a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a3fa607b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002a3fa607da0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f9eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f9e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa607bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa607080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa608f20_0, 0;
    %assign/vec4 v000002a3fa6087a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002a3fa607b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002a3fa608200_0;
    %assign/vec4 v000002a3fa5f9e10_0, 0;
    %load/vec4 v000002a3fa608840_0;
    %assign/vec4 v000002a3fa5f9eb0_0, 0;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a3fa607080_0, 0;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a3fa6087a0_0, 4, 5;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a3fa6087a0_0, 4, 5;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002a3fa608200_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002a3fa608f20_0, 0;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002a3fa607bc0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002a3fa607bc0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002a3fa608200_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a3fa607bc0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a3fa5ebb30;
T_3 ;
    %wait E_000002a3fa57ab50;
    %load/vec4 v000002a3fa5f8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa5f7610_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002a3fa5f7610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a3fa5f7610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa5f8790, 0, 4;
    %load/vec4 v000002a3fa5f7610_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3fa5f7610_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a3fa5f88d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002a3fa5f8150_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002a3fa5f8c90_0;
    %load/vec4 v000002a3fa5f88d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa5f8790, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa5f8790, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a3fa5ebb30;
T_4 ;
    %wait E_000002a3fa57ac10;
    %load/vec4 v000002a3fa5f88d0_0;
    %load/vec4 v000002a3fa5f8dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002a3fa5f88d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002a3fa5f8150_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002a3fa5f8c90_0;
    %assign/vec4 v000002a3fa5f86f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a3fa5f8dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a3fa5f8790, 4;
    %assign/vec4 v000002a3fa5f86f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a3fa5ebb30;
T_5 ;
    %wait E_000002a3fa57ac10;
    %load/vec4 v000002a3fa5f88d0_0;
    %load/vec4 v000002a3fa5f8f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002a3fa5f88d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002a3fa5f8150_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002a3fa5f8c90_0;
    %assign/vec4 v000002a3fa5f7f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a3fa5f8f10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a3fa5f8790, 4;
    %assign/vec4 v000002a3fa5f7f70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a3fa5ebb30;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002a3fa5ec940;
    %jmp t_0;
    .scope S_000002a3fa5ec940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa5f76b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002a3fa5f76b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002a3fa5f76b0_0;
    %ix/getv/s 4, v000002a3fa5f76b0_0;
    %load/vec4a v000002a3fa5f8790, 4;
    %ix/getv/s 4, v000002a3fa5f76b0_0;
    %load/vec4a v000002a3fa5f8790, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a3fa5f76b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3fa5f76b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002a3fa5ebb30;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002a3fa5ed5c0;
T_7 ;
    %wait E_000002a3fa57a990;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa5f62b0_0, 0, 32;
    %load/vec4 v000002a3fa5f63f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a3fa5f63f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a3fa5f6350_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a3fa5f62b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a3fa5f63f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a3fa5f63f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a3fa5f63f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a3fa5f6350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a3fa5f62b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002a3fa5f6350_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002a3fa5f6350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a3fa5f62b0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a3fa5ecf80;
T_8 ;
    %wait E_000002a3fa57ab50;
    %load/vec4 v000002a3fa5f3970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002a3fa5f4a50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a3fa5f4a50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002a3fa5f35b0_0;
    %load/vec4 v000002a3fa5f2610_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a3fa5f35b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a3fa5ecf80;
T_9 ;
    %wait E_000002a3fa57ab50;
    %load/vec4 v000002a3fa5f3970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f2e30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002a3fa5f2d90_0;
    %assign/vec4 v000002a3fa5f2e30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a3fa5ebcc0;
T_10 ;
    %wait E_000002a3fa57ab90;
    %load/vec4 v000002a3fa5f5090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f6710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f5630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f3e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f3fb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a3fa5f4410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002a3fa5f3c90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002a3fa5f40f0_0;
    %load/vec4 v000002a3fa5f4c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002a3fa5f4230_0;
    %load/vec4 v000002a3fa5f4c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002a3fa5f4870_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002a3fa5f44b0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002a3fa5f40f0_0;
    %load/vec4 v000002a3fa5f3dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002a3fa5f4230_0;
    %load/vec4 v000002a3fa5f3dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f6ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f6710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f5630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f3fb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002a3fa5f4050_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f6710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f3fb0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3fa5f6710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5f3fb0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002a3fa5ecc60;
T_11 ;
    %wait E_000002a3fa57b0d0;
    %load/vec4 v000002a3fa5edd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ef7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5eedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5eef00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5efcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ee460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ee6e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eebe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eeb40_0, 0;
    %assign/vec4 v000002a3fa5eefa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002a3fa5ef2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002a3fa5edba0_0;
    %assign/vec4 v000002a3fa5eefa0_0, 0;
    %load/vec4 v000002a3fa5ef180_0;
    %assign/vec4 v000002a3fa5eeb40_0, 0;
    %load/vec4 v000002a3fa5ef400_0;
    %assign/vec4 v000002a3fa5eec80_0, 0;
    %load/vec4 v000002a3fa5ee5a0_0;
    %assign/vec4 v000002a3fa5eebe0_0, 0;
    %load/vec4 v000002a3fa5edec0_0;
    %assign/vec4 v000002a3fa5ee6e0_0, 0;
    %load/vec4 v000002a3fa5efea0_0;
    %assign/vec4 v000002a3fa5ee460_0, 0;
    %load/vec4 v000002a3fa5eff40_0;
    %assign/vec4 v000002a3fa5efcc0_0, 0;
    %load/vec4 v000002a3fa5ee8c0_0;
    %assign/vec4 v000002a3fa5ef040_0, 0;
    %load/vec4 v000002a3fa5edb00_0;
    %assign/vec4 v000002a3fa5ee820_0, 0;
    %load/vec4 v000002a3fa5ee500_0;
    %assign/vec4 v000002a3fa5ef900_0, 0;
    %load/vec4 v000002a3fa5edce0_0;
    %assign/vec4 v000002a3fa5eef00_0, 0;
    %load/vec4 v000002a3fa5ee3c0_0;
    %assign/vec4 v000002a3fa5ef220_0, 0;
    %load/vec4 v000002a3fa5ef0e0_0;
    %assign/vec4 v000002a3fa5eedc0_0, 0;
    %load/vec4 v000002a3fa5edf60_0;
    %assign/vec4 v000002a3fa5ef860_0, 0;
    %load/vec4 v000002a3fa5efe00_0;
    %assign/vec4 v000002a3fa5f0080_0, 0;
    %load/vec4 v000002a3fa5ef9a0_0;
    %assign/vec4 v000002a3fa5ee780_0, 0;
    %load/vec4 v000002a3fa5ef360_0;
    %assign/vec4 v000002a3fa5ee320_0, 0;
    %load/vec4 v000002a3fa5ef720_0;
    %assign/vec4 v000002a3fa5ef7c0_0, 0;
    %load/vec4 v000002a3fa5efd60_0;
    %assign/vec4 v000002a3fa5f0120_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ef7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5eedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5eef00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ee820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5ef040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5efcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ee460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5ee6e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eebe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5eeb40_0, 0;
    %assign/vec4 v000002a3fa5eefa0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a3fa5ed430;
T_12 ;
    %wait E_000002a3fa57b610;
    %load/vec4 v000002a3fa5f2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f10c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f1520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f13e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f15c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f1340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f08a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f1200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f1160_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a3fa5f17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f0da0_0, 0;
    %assign/vec4 v000002a3fa5f04e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002a3fa5f2bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002a3fa5ef4a0_0;
    %assign/vec4 v000002a3fa5f04e0_0, 0;
    %load/vec4 v000002a3fa5ef540_0;
    %assign/vec4 v000002a3fa5f0da0_0, 0;
    %load/vec4 v000002a3fa5f0bc0_0;
    %assign/vec4 v000002a3fa5f17a0_0, 0;
    %load/vec4 v000002a3fa5f0440_0;
    %assign/vec4 v000002a3fa5f1160_0, 0;
    %load/vec4 v000002a3fa5f0800_0;
    %assign/vec4 v000002a3fa5f1200_0, 0;
    %load/vec4 v000002a3fa5f1660_0;
    %assign/vec4 v000002a3fa5f08a0_0, 0;
    %load/vec4 v000002a3fa5edc40_0;
    %assign/vec4 v000002a3fa5f1340_0, 0;
    %load/vec4 v000002a3fa5f1700_0;
    %assign/vec4 v000002a3fa5f15c0_0, 0;
    %load/vec4 v000002a3fa5f09e0_0;
    %assign/vec4 v000002a3fa5f13e0_0, 0;
    %load/vec4 v000002a3fa5f0760_0;
    %assign/vec4 v000002a3fa5f0300_0, 0;
    %load/vec4 v000002a3fa5f0940_0;
    %assign/vec4 v000002a3fa5f06c0_0, 0;
    %load/vec4 v000002a3fa5f12a0_0;
    %assign/vec4 v000002a3fa5f1020_0, 0;
    %load/vec4 v000002a3fa5f0d00_0;
    %assign/vec4 v000002a3fa5f1520_0, 0;
    %load/vec4 v000002a3fa5f01c0_0;
    %assign/vec4 v000002a3fa5f0a80_0, 0;
    %load/vec4 v000002a3fa5f0260_0;
    %assign/vec4 v000002a3fa5f03a0_0, 0;
    %load/vec4 v000002a3fa5f1840_0;
    %assign/vec4 v000002a3fa5f0f80_0, 0;
    %load/vec4 v000002a3fa5f0ee0_0;
    %assign/vec4 v000002a3fa5f0e40_0, 0;
    %load/vec4 v000002a3fa5f0c60_0;
    %assign/vec4 v000002a3fa5f0620_0, 0;
    %load/vec4 v000002a3fa5ee640_0;
    %assign/vec4 v000002a3fa5f0580_0, 0;
    %load/vec4 v000002a3fa5ee140_0;
    %assign/vec4 v000002a3fa5f10c0_0, 0;
    %load/vec4 v000002a3fa5f1480_0;
    %assign/vec4 v000002a3fa5f0b20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f10c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f1520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5f0300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f13e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f15c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f1340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f08a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f1200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5f1160_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a3fa5f17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5f0da0_0, 0;
    %assign/vec4 v000002a3fa5f04e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a3fa348390;
T_13 ;
    %wait E_000002a3fa57a850;
    %load/vec4 v000002a3fa5e2870_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a3fa5e3d10_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002a3fa348200;
T_14 ;
    %wait E_000002a3fa57b750;
    %load/vec4 v000002a3fa5e3310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002a3fa5e3c70_0;
    %pad/u 33;
    %load/vec4 v000002a3fa5e33b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002a3fa5e33b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002a3fa5e2690_0;
    %load/vec4 v000002a3fa5e33b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a3fa5e3c70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002a3fa5e33b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002a3fa5e33b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %load/vec4 v000002a3fa5e3c70_0;
    %ix/getv 4, v000002a3fa5e33b0_0;
    %shiftl 4;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002a3fa5e33b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002a3fa5e2690_0;
    %load/vec4 v000002a3fa5e33b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a3fa5e3c70_0;
    %load/vec4 v000002a3fa5e33b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002a3fa5e33b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %load/vec4 v000002a3fa5e3c70_0;
    %ix/getv 4, v000002a3fa5e33b0_0;
    %shiftr 4;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %load/vec4 v000002a3fa5e3c70_0;
    %load/vec4 v000002a3fa5e33b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3fa5e2690_0, 0;
    %load/vec4 v000002a3fa5e33b0_0;
    %load/vec4 v000002a3fa5e3c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002a3fa5e36d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002a3fa349aa0;
T_15 ;
    %wait E_000002a3fa57ad10;
    %load/vec4 v000002a3fa5dfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5df6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5de7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5df9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa5dfe40_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a3fa5de2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa5ddd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa5df580_0, 0;
    %assign/vec4 v000002a3fa5de040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a3fa502c60_0;
    %assign/vec4 v000002a3fa5de040_0, 0;
    %load/vec4 v000002a3fa5de220_0;
    %assign/vec4 v000002a3fa5df580_0, 0;
    %load/vec4 v000002a3fa5de680_0;
    %assign/vec4 v000002a3fa5ddd20_0, 0;
    %load/vec4 v000002a3fa4ddec0_0;
    %assign/vec4 v000002a3fa5de2c0_0, 0;
    %load/vec4 v000002a3fa501e00_0;
    %assign/vec4 v000002a3fa5dfe40_0, 0;
    %load/vec4 v000002a3fa4dee60_0;
    %assign/vec4 v000002a3fa5df9e0_0, 0;
    %load/vec4 v000002a3fa5df1c0_0;
    %assign/vec4 v000002a3fa5de7c0_0, 0;
    %load/vec4 v000002a3fa5dfb20_0;
    %assign/vec4 v000002a3fa5df6c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a3fa5ec170;
T_16 ;
    %wait E_000002a3fa57ac10;
    %load/vec4 v000002a3fa60b0e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002a3fa60a3c0_0;
    %load/vec4 v000002a3fa60b7c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa60a140, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002a3fa5ec170;
T_17 ;
    %wait E_000002a3fa57ac10;
    %load/vec4 v000002a3fa60b7c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a3fa60a140, 4;
    %assign/vec4 v000002a3fa60ba40_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a3fa5ec170;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa60b860_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002a3fa60b860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a3fa60b860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa60a140, 0, 4;
    %load/vec4 v000002a3fa60b860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3fa60b860_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3fa60a140, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002a3fa5ec170;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3fa60b860_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002a3fa60b860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002a3fa60b860_0;
    %load/vec4a v000002a3fa60a140, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002a3fa60b860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a3fa60b860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3fa60b860_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002a3fa5ec490;
T_20 ;
    %wait E_000002a3fa57b510;
    %load/vec4 v000002a3fa60a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002a3fa60a640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa60a820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa60a6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3fa60a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a3fa60a500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a3fa60a0a0_0, 0;
    %assign/vec4 v000002a3fa60a000_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002a3fa609740_0;
    %assign/vec4 v000002a3fa60a000_0, 0;
    %load/vec4 v000002a3fa609b00_0;
    %assign/vec4 v000002a3fa60a0a0_0, 0;
    %load/vec4 v000002a3fa609c40_0;
    %assign/vec4 v000002a3fa60a1e0_0, 0;
    %load/vec4 v000002a3fa609d80_0;
    %assign/vec4 v000002a3fa60a500_0, 0;
    %load/vec4 v000002a3fa60b360_0;
    %assign/vec4 v000002a3fa60a6e0_0, 0;
    %load/vec4 v000002a3fa60b900_0;
    %assign/vec4 v000002a3fa60a640_0, 0;
    %load/vec4 v000002a3fa609ce0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002a3fa60a820_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002a3fa43d800;
T_21 ;
    %wait E_000002a3fa57b290;
    %load/vec4 v000002a3fa624eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3fa6263f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002a3fa6263f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a3fa6263f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a3fa359f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3fa6251d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3fa626a30_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002a3fa359f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002a3fa6251d0_0;
    %inv;
    %assign/vec4 v000002a3fa6251d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002a3fa359f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3fa626a30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3fa626a30_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002a3fa625130_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
