Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 05 12:29:04 2016
| Host         : RM132B15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Fourier_Func_Gen_control_sets_placed.rpt
| Design       : Fourier_Func_Gen
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              68 |           19 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------+---------------------------------------+------------------+----------------+
|       Clock Signal      |     Enable Signal     |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------+---------------------------------------+------------------+----------------+
|  Display_Clk_Gen/Toggle |                       | LCD_Driver/digit[1]                   |                1 |              1 |
|  Display_Clk_Gen/Toggle |                       | LCD_Driver/plusOp[0]                  |                1 |              1 |
|  Display_Clk_Gen/Toggle |                       | LCD_Driver/digit[0]                   |                1 |              2 |
|  Clk_IBUF_BUFG          |                       |                                       |                2 |              2 |
|  Main_Clk_Gen/CLK       |                       | Reset_IBUF                            |                1 |              3 |
|  Main_Clk_Gen/CLK       | Store_Amplitude/Reg20 |                                       |                1 |              4 |
|  Main_Clk_Gen/CLK       |                       |                                       |                3 |             10 |
|  Display_Clk_Gen/Toggle |                       |                                       |                4 |             13 |
|  Clk_IBUF_BUFG          |                       | Display_Clk_Gen/counter[0]_i_1__0_n_0 |                8 |             32 |
|  Clk_IBUF_BUFG          |                       | Main_Clk_Gen/clear                    |                8 |             32 |
+-------------------------+-----------------------+---------------------------------------+------------------+----------------+


