
      <!DOCTYPE html>
<html>
  <head>
    <title>Unit Testcase</title>
    <link rel="stylesheet" href="css/drv_recomm.css">
    <style>
      table,
      th,
      td {
        padding: 10px;
        border: 1px solid black;
        border-collapse: collapse;
      }
    </style>

  </head>

  <body>
<div class="a"><b>Design</b></div>
<img src="verilog.PNG" alt="writeup">
</br>
  </br>
</br>
    <table>
      <tr>
        <th>Content</th>
        <th>Related Commands</th>
        <th>Additional Information</th>
</tr>



      <!--Basic code-->


<tr>
  <td>Verilog</td>
  <td>module unit (d, a,clk, z, y);</br>
input d, a, clk;</br>
output z, y;</br>
wire  c, e ;</br></br>



DFFHQX1 dflp (.Q(c), .D(d), .CK(clk));</br>
CLKINVX1 clinv (.Y(e), .A(clk));</br>
DFFHQX2 dflp2 (.Q(z), .D(c), .CK(e));</br>
BUFX12 bu12 (.Y(y), .A(a));</br>
endmodule</td>
<td>-  </td>
</tr>

<tr>
  <td>read_sdc</td>
  <td>create_clock [get_ports {ck}]  -name clk   -period 2  -waveform {0 1}</br>
    set_interactive_constraint_modes [all_constraint_modes -active]</br>

set_propagated_clock [all_clocks]


                           </td>
<td> Use 'report_clocks' to get all clocks in design</td>
</tr>

<tr>
  <td>MMMC</td>
  <td></td>
<td>-  </td>
</tr>
<tr>
  <td>SPEF</td>
  <td></td>
<td>-  </td>
</tr>
<tr>
  <td>DEF</td>
  <td></td>
<td>-  </td>
</tr>
<tr>
  <td>VCD</td>
  <td></td>
<td>-  </td>
</tr>
<tr>
  <td>Power Analysis flow</td>
  <td>
    read_lib -lef <> </br>
    read_verilog <></br>
    read_lib <></br>
    set_top_module <> -ignore_undefined_cell </br>
    read_sdc <></br>
    report_power
        </td>
<td>-  </td>
</tr>
<!--Nav Code-->
      <tr>
        <td></td>
        <td><div class="b"></div></br>

        </td>
        <td></td>
      </tr>
    </table>
  </body>
</html>
