<div class="table-wrap"><style>[data-colorid=xbadh1c971]{color:#0052cc} html[data-color-mode=dark] [data-colorid=xbadh1c971]{color:#3385ff}[data-colorid=y59pucw1ws]{color:#0052cc} html[data-color-mode=dark] [data-colorid=y59pucw1ws]{color:#3385ff}[data-colorid=u65s2xm503]{color:#0052cc} html[data-color-mode=dark] [data-colorid=u65s2xm503]{color:#3385ff}[data-colorid=yqz10fxk0k]{color:#0052cc} html[data-color-mode=dark] [data-colorid=yqz10fxk0k]{color:#3385ff}</style><table class="relative-table wrapped confluenceTable" style="width: 46.8185%;"><colgroup><col style="width: 17.479%;" /><col style="width: 82.521%;" /></colgroup><tbody><tr><th class="confluenceTh">Date</th><th class="confluenceTh">Review Meeting</th></tr><tr><td class="confluenceTd"><div class="content-wrapper"><p><time datetime="2021-02-04" class="date-past">04 Feb 2021</time>&nbsp;</p></div></td><td class="confluenceTd"><ol><li>Cross BufferWrite enable (alse buffer write also)</li><li>Add Error case scenario</li><li>Open a ticket again Maestro (Allan) add support the genericIO for : Sram FIFO, ReOrder buffer and Firewall adapters</li></ol></td></tr></tbody></table></div><h2 id="NativeLayerReorderBufferAdaptertestplan-Symphonyrelease1:">Symphony release 1:&nbsp;</h2><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 65.7502%;"><colgroup><col style="width: 3.4689%;" /><col style="width: 49.7608%;" /><col style="width: 46.7703%;" /></colgroup><tbody><tr><th class="confluenceTh"><br /></th><th class="confluenceTh">Reference</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd"><ul><li><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169110/Symphony+Architecture+Spec" data-linked-resource-id="16169110" data-linked-resource-version="18" data-linked-resource-type="page">Symphony Architecture Spec</a></strong></li><li><strong style="letter-spacing: 0.0px;"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Common+Transaction+Layer+Microarchitecture+Specification" rel="nofollow">Common Transaction Layer Microarchitecture</a></strong></li></ul></td><td class="confluenceTd"><ol><li>Symphony <strong>R1</strong> Architecture</li><li>CTL Micro-architecture specification</li></ol></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd"><p><strong><span data-colorid="xbadh1c971"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156435/HW-SYM+Reorder+Buffer" data-linked-resource-id="16156435" data-linked-resource-version="2" data-linked-resource-type="page">HW-SYM Reorder Buffer</a>&nbsp;adapter interfaces:</span></strong></p><ol><li><strong><span data-colorid="yqz10fxk0k"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164453/HW-SYM+InterfaceATP" data-linked-resource-id="16164453" data-linked-resource-version="12" data-linked-resource-type="page">HW-SYM InterfaceATP</a>&nbsp; &nbsp; &nbsp; (Not in <span class="legacy-color-text-default">R1</span>)</span></strong></li><li><strong><span data-colorid="u65s2xm503"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168667/InterfacePROT" data-linked-resource-id="16168667" data-linked-resource-version="16" data-linked-resource-type="page">InterfacePROT</a>&nbsp; &nbsp;(Not in <span class="legacy-color-text-default">R1</span>)</span></strong></li><li><strong><span data-colorid="y59pucw1ws"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168917/HW-SYM+InterfaceSMI" data-linked-resource-id="16168917" data-linked-resource-version="9" data-linked-resource-type="page">HW-SYM InterfaceSMI</a></span></strong></li></ol></td><td class="confluenceTd"><p>SMI sub-interfaces:</p><ol><li><span class="legacy-color-text-blue3">One for the DP&nbsp;<span>&nbsp; &nbsp; </span>(data-payload)</span></li><li><span class="legacy-color-text-blue3">One for the NDP&nbsp;<span>&nbsp;</span>(non-data-payload)&nbsp;</span></li></ol></td></tr></tbody></table></div><h3 id="NativeLayerReorderBufferAdaptertestplan-HWDefinition:">HW Definition:</h3><p><span class="legacy-color-text-blue3">The Reorder Buffer Adapter is a bi-directional adapter and it&nbsp;can be used two different ways:</span></p><ol><li>Inside the fabric: ATP Links are used. Dependencies generated inside the block.</li><li>Inside the CTL Block: SMI Links are used. Dependencies generated from outside the block.</li></ol><p><strong>Note:</strong> We are currently implementing the latter.</p><h3 id="NativeLayerReorderBufferAdaptertestplan-ConditionsforaddingapacketintotheSRAM."><strong><span class="legacy-color-text-blue3">Conditions for adding a packet into the SRAM.</span></strong></h3><p><span class="legacy-color-text-blue3">The key thing to remember, in order to add a packet into the SRAM, there must be a packet with similar characteristic already in progress, meaning::</span></p><ol><li><span class="legacy-color-text-blue3">Same packet ID from the <strong>same</strong> initiator.</span></li><li><span class="legacy-color-text-blue3">Same channel (Read or Write) being accessed.</span></li><li><span class="legacy-color-text-blue3">Targeting <strong>different</strong> ATUt.</span>&nbsp;</li></ol><p><span class="legacy-color-text-blue3"><strong>Note</strong>:&nbsp;</span></p><ul><li><span class="legacy-color-text-blue3">Under no conditions, the first packet of a given initiator will ever be stored.</span></li><li><span class="legacy-color-text-blue3">Multicast is not supported for this <strong>R1</strong> release.&nbsp; (multicast&nbsp;&rarr;&nbsp; One packet to multiple destinations).</span></li></ul><h3 id="NativeLayerReorderBufferAdaptertestplan-SRAMconfigurations/ParameterMapping"><span class="legacy-color-text-blue3"><strong>SRAM configurations / Parameter Mapping</strong></span></h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">RoB Parameter</th><th class="confluenceTh">atui_axi Parameter</th><th colspan="1" class="confluenceTh">size range ???</th></tr><tr><td class="confluenceTd">enRob</td><td class="confluenceTd"><strong><span class="legacy-color-text-orange1">enReordering</span></strong></td><td colspan="1" class="confluenceTd">True, False</td></tr><tr><td class="confluenceTd">nOutstandingReq</td><td class="confluenceTd">maxOutTotal</td><td colspan="1" class="confluenceTd">1-512</td></tr><tr><td class="confluenceTd">nContextEntries</td><td class="confluenceTd">reorderingEntries</td><td colspan="1" class="confluenceTd">1-128</td></tr><tr><td class="confluenceTd">nDataEntries</td><td class="confluenceTd">(Math.min(maxOutRd,reorderingEntries)*maxPduSize)/(smiDpRespInterface.data/8)</td><td colspan="1" class="confluenceTd">1-131072</td></tr><tr><td class="confluenceTd">nWrites</td><td class="confluenceTd">maxOutWr</td><td colspan="1" class="confluenceTd">1-512</td></tr><tr><td class="confluenceTd">nReads</td><td class="confluenceTd">maxOutRd</td><td colspan="1" class="confluenceTd">1-512</td></tr><tr><td class="confluenceTd">orderMode</td><td class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">nSource</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">orderRd</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">orderWr</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">maxBurst</td><td class="confluenceTd">maxPduSize</td><td colspan="1" class="confluenceTd">4-4096</td></tr><tr><td class="confluenceTd">MemoryGeneration</td><td class="confluenceTd">MemoryGeneration</td><td colspan="1" class="confluenceTd"><p>512 Kbytes (?)</p><p>review w/designer</p></td></tr></tbody></table></div><h3 id="NativeLayerReorderBufferAdaptertestplan-Testbenchsupport::"><strong>Testbench support::</strong></h3><p>No special checks need to be added in our scoreboard to fully verify that if the SRAM reordering adapter operate properly as</p><p>RTL designer can implement the following assertions.</p><ol><li>Through assertions, make sure that SRAM reordering take place on the proper packets.&nbsp;</li><li>Through assertions, m<span class="legacy-color-text-blue3">ake sure SRAM_Reorder buffer is empty, at the end of simulation.&nbsp;</span></li><li><span class="legacy-color-text-blue3">Using the <strong>randomizer.tcl</strong>, we will make sure that all the parameter range is completely covered.&nbsp;</span>That includes the &quot;<strong style="letter-spacing: 0.0px;">MemoryGeneration&nbsp;:</strong><span style="letter-spacing: 0.0px;"> &quot; parameters as well.</span></li></ol><p><br /></p><h3 id="NativeLayerReorderBufferAdaptertestplan-Table0.BringUpTestandStatus."><strong>Table 0.&nbsp;</strong>&nbsp;<strong>&nbsp;BringUp Test and Status.</strong></h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">TCL file</th><th class="confluenceTh">Test</th><th class="confluenceTh">Num Transactions</th><th colspan="1" class="confluenceTh">Status</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd"><ul><li>maestro_4x4_axi_reorder_buff_bringUp.tcl</li><li>maestro_4x4_nl_reorder_buff_bringUp<strong>1</strong>.tcl</li><li>maestro_4x4_nl_reorder_buff_bringUp<strong>2</strong>.tcl</li><li>maestro_4x4_nl_reorder_buff_bringUp<strong>3</strong>.tcl</li></ul></td><td class="confluenceTd">axi4_single_beat_wr<br />axi4_multi_beat_incr_wr <br />axi4_multi_beat_fixed_wr_rd <br />axi4_single_beat_wr_base <br />axi4_single_beat_wr_narrow <br />axi4_single_beat_wr_mod_no_delay<br />axi4_single_beat_wr_no_delay <br />axi4_multi_beat_incr_wr_mod_no_delay<br />axi4_multi_beat_fixed_wr_rd_mod_no_delay</td><td class="confluenceTd">n=10</td><td colspan="1" class="confluenceTd">100% Pass</td></tr></tbody></table></div><p><br /></p><p><strong><span style="letter-spacing: 0.0px;">Basic Command to run simulation for::&nbsp;&nbsp;</span></strong></p><ul><li><span style="letter-spacing: 0.0px;"><strong>runsim</strong> <span class="legacy-color-text-orange1"><strong><span class="legacy-color-text-default">-c &lt;tcl_filename&gt; -l all -g&nbsp;</span></strong></span></span></li></ul><p><span style="letter-spacing: 0.0px;"><span class="legacy-color-text-orange1"><strong>&nbsp;</strong></span></span></p><p><span class="legacy-color-text-default"><strong>Notes:</strong></span></p><p><span><span class="legacy-color-text-orange1"><strong><span class="legacy-color-text-default">All the required parameters have been added into the JSON files.</span></strong></span></span></p><h3 id="NativeLayerReorderBufferAdaptertestplan-TableI.Splitting"><strong>Table I.&nbsp;</strong>&nbsp;<strong>&nbsp;Splitting</strong></h3><p><br /></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 82.7706%;"><colgroup><col style="width: 4.29319%;" /><col style="width: 11.8325%;" /><col style="width: 14.7644%;" /><col style="width: 13.822%;" /><col style="width: 20.1047%;" /><col style="width: 24.6073%;" /><col style="width: 5.2356%;" /><col style="width: 5.34031%;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">Feature</th><th class="confluenceTh">Configuration Name</th><th colspan="1" class="confluenceTh">ROB Config range</th><th class="confluenceTh">Test Name</th><th colspan="1" class="confluenceTh">Test Flow</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>MaxBurstSize incr</p></td><td colspan="1" class="confluenceTd">top_axi_1x4_split</td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd">top_axi_1x4_split_incr</td><td colspan="1" class="confluenceTd">Send an incr transaction over the target maxBurstSize, without other complications</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">MaxBurstSize fixed</td><td colspan="1" class="confluenceTd">top_axi_1x4_split</td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd">top_axi_1x4_split_fixed</td><td colspan="1" class="confluenceTd">Send an fixed transaction over the target maxBurstSize</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd"><span class="legacy-color-text-blue3">MaxBurstSize wrap</span></td><td class="confluenceTd"><span class="legacy-color-text-blue3">top_axi_1x4_split</span></td><td class="confluenceTd">ROB size&nbsp;[1-128]</td><td class="confluenceTd"><span class="legacy-color-text-blue3">top_axi_1x4_split_wrap</span></td><td class="confluenceTd"><span class="legacy-color-text-blue3">Send an wrap transaction over the target maxBurstSize</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Width Mismatch fixed narrow</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Entry <strong>4a&nbsp;</strong> -&nbsp; (Native Layer Splitting Test plan)</span></td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd">axi4_multi_beat_fixed_wr_rd</td><td colspan="1" class="confluenceTd">Send a fixed transaction to a narrower target</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Width Mismatch fixed wide</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Entry <strong>5a&nbsp;</strong> -&nbsp; (Native Layer Splitting Test plan)</span></td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd">axi4_multi_beat_fixed_wr_rd</td><td colspan="1" class="confluenceTd">Send a fixed transaction to a wider target</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">AXI fixed target split</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Entry <strong>14&nbsp;</strong> -&nbsp; (Native Layer Splitting Test plan)</span></td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_wr_rd</span></td><td colspan="1" class="confluenceTd">Send a fixed transaction with axlen&gt;15</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">AXI wrap target split</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Entry <strong>15&nbsp;</strong> -&nbsp; (Native Layer Splitting Test plan)</span></td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_wr_rd</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Send a wrap transaction with axlen&gt;15</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">AXI wrap target split</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Entry <strong>16&nbsp;</strong> -&nbsp; (Native Layer Splitting Test plan)</span></td><td colspan="1" class="confluenceTd">ROB size&nbsp;[1-128]</td><td colspan="1" class="confluenceTd">axi4_multi_beat_incr_wr_rd</td><td colspan="1" class="confluenceTd">Send an incr transaction with axlen&gt;255</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 class="auto-cursor-target" id="NativeLayerReorderBufferAdaptertestplan-TableII.Striping"><strong>Table II.&nbsp; Striping</strong></h3><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 80.0%;"><colgroup><col style="width: 4.44204%;" /><col style="width: 10.2925%;" /><col style="width: 12.2427%;" /><col style="width: 26.5439%;" /><col style="width: 9.10076%;" /><col style="width: 26.1105%;" /><col style="width: 5.74215%;" /><col style="width: 5.52546%;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th colspan="1" class="confluenceTh">Feature</th><th class="confluenceTh">Configuration Name</th><th class="confluenceTh">Configuration Details</th><th colspan="1" class="confluenceTh">ROB Defintion</th><th colspan="1" class="confluenceTh">Test Nane</th><th colspan="1" class="confluenceTh">Pass&nbsp;</th><th colspan="1" class="confluenceTh">JIRA</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">AXI-AXI with Same data width with randomized socket parameters</span></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">Entry <strong>2b</strong>&nbsp; -&nbsp; (Native Layer Striping Test plan)</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li>4x4 AXI-AXI TCL config with initiator and target data width = 128,256,512,1024</li><li>Socket parameters:<br />fixedSupported = true, false&nbsp;<br />incrSupported = true, false<br />wrapSupported = true, false&nbsp;<br />narrowSupported = true, false&nbsp;<br />readInterleaveSupported = true, false&nbsp;<br />readSupported = true, false&nbsp;<br />writeSupported = true, false<br />exclusivesSupported = false</li></ul></td><td colspan="1" class="confluenceTd">ROB with Smaller Width</td><td colspan="1" class="confluenceTd">axi4_multi_beat_incr_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wr_rd_unalign</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">AXI-AXI with different data width&nbsp;</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">Entry <strong>2c&nbsp;</strong> -&nbsp; (Native Layer Striping Test plan)</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><ul><li>4x4 AXI-AXI TCL config with combinations of following initiator and target data width:&nbsp;32,64,128</li><li>Socket parameters:&nbsp;<br />fixedSupported = true<br />incrSupported = true<br />wrapSupported = true<br />narrowSupported = true<br />readInterleaveSupported = true<br />readSupported = true<br />writeSupported = true</li></ul></td><td colspan="1" class="confluenceTd">ROB with Larger Width</td><td colspan="1" class="confluenceTd">axi4_multi_beat_incr_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wr_rd_unalign</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">MIX</td><td colspan="1" class="confluenceTd">New&nbsp; Configuration</td><td colspan="1" class="confluenceTd"><ul><li><span class="legacy-color-text-blue3">Read interleaving enable</span></li><li><span class="legacy-color-text-blue3">Socket parameter</span></li></ul><ol><li><span class="legacy-color-text-blue3">readInterleaveSupported = true</span></li></ol><p><span class="legacy-color-text-blue3">(</span><span class="legacy-color-text-blue3">Generate transactions with no_read_data_itlv = 0</span><span class="legacy-color-text-blue3">)</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">axi4_multi_beat_rdi_rd</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_rdi_wr_rd</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_rd_rdi</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_wr_rd_rdi</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_incr_rd_rdi</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_incr_wr_rd_rdi</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_rd_rdi</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_wr_rd_rdi</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">MIX</td><td colspan="1" class="confluenceTd"><p>New Configuration</p></td><td colspan="1" class="confluenceTd"><ul><li>Narrow Enable</li><li>Socket parameter</li></ul><ol><li><span class="legacy-color-text-blue3">narrowSupported = true</span></li></ol><p>(<span class="legacy-color-text-blue3">Generate transactions with narrow=1</span></p><p><span class="legacy-color-text-blue3">or&nbsp; 2^axsize &lt;= Data width</span><span class="legacy-color-text-blue3">)</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_wr_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_rd_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_fixed_wr_rd_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_incr_wr_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_incr_rd_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_incr_wr_rd_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_wr_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_rd_narrow</span><br style="text-align: left;" /><span class="legacy-color-text-blue3">axi4_multi_beat_wrap_wr_rd_narro</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 class="auto-cursor-target" id="NativeLayerReorderBufferAdaptertestplan-TableIII."><strong>Table III.&nbsp;</strong></h3><ul><li class="auto-cursor-target"><span class="legacy-color-text-red2"><strong>Reordering is <span class="legacy-color-text-default">NOT</span>&nbsp;expected</strong></span> to take place on either direction, under the following conditions, for any of the transactions below.</li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; as stated earlier, only the second packet can be considered for reordering.</p><p><br /></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 55.7966%;"><colgroup><col style="width: 9.61071%;" /><col style="width: 29.3187%;" /><col style="width: 12.4088%;" /><col style="width: 20.6813%;" /><col style="width: 10.219%;" /><col style="width: 17.7616%;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh"><p>configuration</p><p>for an initiator</p></th><th class="confluenceTh">Initiator ID Same</th><th class="confluenceTh">Read or Write</th><th colspan="1" class="confluenceTh">Target ID Same</th><th class="confluenceTh">Reason for not reordering</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd"><p>First Packet</p><p><strong>Second Packet</strong></p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd"><p>Read</p><p>Read&nbsp;</p></td><td colspan="1" class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd">Target needs to be different</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd"><p>First Packet</p><p><strong>Second Packet</strong></p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd"><p>Write</p><p>Write</p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd">Target needs to be different</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd"><p>First Packet</p><p><strong>Second Packet</strong></p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd"><p>Read</p><p>Write</p></td><td class="confluenceTd"><p>1</p><p>2</p></td><td class="confluenceTd">Channel should be the same</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd"><p>First Packet</p><p><strong>Second Packet</strong></p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd"><p>Read</p><p>Write</p></td><td class="confluenceTd"><p>2</p><p>2</p></td><td class="confluenceTd">Channel should be the same and target needs to be different.</td></tr></tbody></table></div><h3 class="auto-cursor-target" id="NativeLayerReorderBufferAdaptertestplan-TableIV."><strong>Table IV.</strong></h3><p>Do we need to have a table that show all the parameters covered by the randomizer.tcl&nbsp; for ReOrdering Buffer Adapter?</p>