# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do mux_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QuartusLite/Projeto\ de\ Sistemas\ Digitais/MIPS_CPU/MUX {D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:05 on Jul 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX" D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 21:37:05 on Jul 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QuartusLite/Projeto\ de\ Sistemas\ Digitais/MIPS_CPU/MUX {D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:05 on Jul 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX" D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux_TB.v 
# -- Compiling module mux_TB
# 
# Top level modules:
# 	mux_TB
# End time: 21:37:05 on Jul 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  mux_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" mux_TB 
# Start time: 21:37:05 on Jul 15,2022
# Loading work.mux_TB
# Loading work.mux
# ** Warning: (vsim-3015) D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux_TB.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'X'. The port definition is at: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /mux_TB/DUT File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux_TB.v(39)
#    Time: 480 ns  Iteration: 0  Instance: /mux_TB
# Break in Module mux_TB at D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux_TB.v line 39
# End time: 21:37:20 on Jul 15,2022, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
