// Seed: 1454261771
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output tri id_2,
    output wand id_3,
    input wire id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7
);
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd3
) (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    input tri id_7,
    input uwire id_8,
    input wire id_9,
    input uwire _id_10,
    input wor id_11
);
  logic [1 : id_10  !==  1] id_13;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_3,
      id_5,
      id_6,
      id_7,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : 1] id_14;
  assign id_14 = 1'h0;
endmodule
