var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef::OAR1'],['../struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'FMPI2C_TypeDef::OAR1']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef::OAR2'],['../struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'FMPI2C_TypeDef::OAR2']]],
  ['ocfastmode_2',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_3',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_4',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_5',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_6',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocolr_7',['OCOLR',['../struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c',1,'DMA2D_TypeDef']]],
  ['ocpolarity_8',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['odr_9',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['offset_10',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef']]],
  ['offstateidlemode_11',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_12',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_13',['OMAR',['../struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d',1,'DMA2D_TypeDef']]],
  ['onebyfftlen_14',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix2_instance_f32::onebyfftLen'],['../structarm__cfft__radix4__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix4_instance_f32::onebyfftLen']]],
  ['oor_15',['OOR',['../struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5',1,'DMA2D_TypeDef']]],
  ['opfccr_16',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059',1,'DMA2D_TypeDef']]],
  ['optcr_17',['OPTCR',['../struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optcr1_18',['OPTCR1',['../struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0',1,'FLASH_TypeDef']]],
  ['optiontype_19',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_20',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_21',['OR',['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef::OR'],['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR']]],
  ['oscillatortype_22',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_23',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otyper_24',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output_25',['OutPut',['../struct_r_t_c___init_type_def.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['output_5foffset_26',['output_offset',['../structcmsis__nn__conv__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_conv_params::output_offset'],['../structcmsis__nn__dw__conv__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_dw_conv_params::output_offset'],['../structcmsis__nn__fc__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_fc_params::output_offset'],['../structcmsis__nn__svdf__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_svdf_params::output_offset']]],
  ['outputpolarity_27',['OutPutPolarity',['../struct_r_t_c___init_type_def.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputtype_28',['OutPutType',['../struct_r_t_c___init_type_def.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['oversampling_29',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ownaddress1_30',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef::OwnAddress1'],['../struct_s_m_b_u_s___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'SMBUS_InitTypeDef::OwnAddress1']]],
  ['ownaddress2_31',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef::OwnAddress2'],['../struct_s_m_b_u_s___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'SMBUS_InitTypeDef::OwnAddress2']]]
];
