{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1683020071772 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1683020071773 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1683020072638 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1683020072645 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1683020072648 ""}
{ "Info" "" "" "2023.05.02.17:34:47 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2023.05.02.17:34:47 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1683020087377 ""}
{ "Info" "" "" "2023.05.02.17:34:47 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.05.02.17:34:47 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1683020087383 ""}
{ "Info" "soc_system_generation.rpt" "" "2023.05.02.17:35:02 Info: Saving generation log to A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Saving generation log to A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1683020102438 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1683020102438 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2023.05.02.17:35:02 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1683020102441 ""}
{ "Info" "soc_system.qsys" "" "2023.05.02.17:35:02 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1683020102460 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Reading input file" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Reading input file" 0 0 "Shell" 0 -1 1683020102910 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1683020102912 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1683020102912 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020102912 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1683020102913 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1683020102913 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1683020102913 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020102914 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1683020102914 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020102914 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1683020102914 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020102915 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1683020102915 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1683020102915 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1683020102917 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020102920 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1683020102920 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1683020102920 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1683020102920 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020102921 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1683020102921 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1683020102921 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1683020102921 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1683020102921 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1683020102922 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Building connections" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Building connections" 0 0 "Shell" 0 -1 1683020102922 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Parameterizing connections" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1683020102924 ""}
{ "Info" "" "" "2023.05.02.17:35:02 Info: Validating" {  } {  } 0 0 "2023.05.02.17:35:02 Info: Validating" 0 0 "Shell" 0 -1 1683020102924 ""}
{ "Info" "" "" "2023.05.02.17:35:09 Info: Done reading input file" {  } {  } 0 0 "2023.05.02.17:35:09 Info: Done reading input file" 0 0 "Shell" 0 -1 1683020109835 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020113646 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.05.02.17:35:13 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.05.02.17:35:13 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Warning" "" "" "2023.05.02.17:35:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.05.02.17:35:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Warning" "" "" "2023.05.02.17:35:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.05.02.17:35:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1683020113647 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1683020113649 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1683020113650 ""}
{ "Info" "" "" "2023.05.02.17:35:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.05.02.17:35:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1683020113650 ""}
{ "Info" "" "" "2023.05.02.17:35:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2023.05.02.17:35:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1683020114464 ""}
{ "Info" "" "" "2023.05.02.17:35:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.05.02.17:35:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1683020119871 ""}
{ "Info" "" "" "2023.05.02.17:35:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.05.02.17:35:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1683020122705 ""}
{ "Info" "" "" "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1683020123803 ""}
{ "Info" "" "" "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1683020123803 ""}
{ "Info" "" "" "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1683020123803 ""}
{ "Info" "" "" "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.05.02.17:35:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1683020123804 ""}
{ "Warning" "" "" "2023.05.02.17:35:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.05.02.17:35:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1683020124478 ""}
{ "Warning" "" "" "2023.05.02.17:35:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.05.02.17:35:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1683020124478 ""}
{ "Warning" "" "" "2023.05.02.17:35:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.05.02.17:35:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1683020124479 ""}
{ "Warning" "" "" "2023.05.02.17:35:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.05.02.17:35:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1683020124479 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.05.02.17:35:31 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1683020131528 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.05.02.17:35:31 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1683020131536 ""}
{ "Info" "  ]" "" "2023.05.02.17:35:31 Info: button_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen" {  } {  } 0 0 "2023.05.02.17:35:31 Info: button_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1683020131536 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.05.02.17:35:31 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1683020131723 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.05.02.17:35:31 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1683020131725 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.05.02.17:35:31 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1683020131730 ""}
{ "Info" "  ]" "" "2023.05.02.17:35:31 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2023.05.02.17:35:31 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1683020131731 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.05.02.17:35:31 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1683020131929 ""}
{ "Info" "" "" "2023.05.02.17:35:31 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.05.02.17:35:31 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1683020131931 ""}
{ "Info" "" "" "2023.05.02.17:35:32 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.05.02.17:35:32 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1683020132863 ""}
{ "Info" "" "" "2023.05.02.17:35:32 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.05.02.17:35:32 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1683020132865 ""}
{ "Info" "" "" "2023.05.02.17:35:33 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.05.02.17:35:33 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1683020133266 ""}
{ "Info" "" "" "2023.05.02.17:35:33 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.05.02.17:35:33 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1683020133520 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.05.02.17:35:33 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2023.05.02.17:35:33 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1683020133522 ""}
{ "Warning" "" "" "2023.05.02.17:35:33 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.05.02.17:35:33 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1683020133523 ""}
{ "Warning" "" "" "2023.05.02.17:35:33 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.05.02.17:35:33 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1683020133523 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.05.02.17:35:36 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1683020136399 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.05.02.17:35:36 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1683020136405 ""}
{ "Info" "  ]" "" "2023.05.02.17:35:36 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2023.05.02.17:35:36 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1683020136405 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.05.02.17:35:36 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1683020136620 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.05.02.17:35:36 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1683020136623 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.05.02.17:35:36 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1683020136653 ""}
{ "Info" "  ]" "" "2023.05.02.17:35:36 Info: led_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen" {  } {  } 0 0 "2023.05.02.17:35:36 Info: led_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1683020136653 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.05.02.17:35:36 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1683020136816 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.05.02.17:35:36 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1683020136818 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.05.02.17:35:36 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1683020136820 ""}
{ "Info" "" "" "2023.05.02.17:35:36 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.05.02.17:35:36 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1683020136824 ""}
{ "Info" "" "" "2023.05.02.17:35:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020138264 ""}
{ "Info" "" "" "2023.05.02.17:35:39 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.05.02.17:35:39 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1683020139235 ""}
{ "Info" "" "" "2023.05.02.17:35:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020144004 ""}
{ "Info" "" "" "2023.05.02.17:35:44 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:44 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020144458 ""}
{ "Info" "" "" "2023.05.02.17:35:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020144941 ""}
{ "Info" "" "" "2023.05.02.17:35:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020145396 ""}
{ "Info" "" "" "2023.05.02.17:35:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020145861 ""}
{ "Info" "" "" "2023.05.02.17:35:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020146322 ""}
{ "Info" "" "" "2023.05.02.17:35:49 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.05.02.17:35:49 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1683020149634 ""}
{ "Info" "" "" "2023.05.02.17:35:51 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.05.02.17:35:51 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1683020151110 ""}
{ "Info" "" "" "2023.05.02.17:35:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:35:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020153003 ""}
{ "Info" "" "" "2023.05.02.17:35:53 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.05.02.17:35:53 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1683020153987 ""}
{ "Info" "" "" "2023.05.02.17:35:53 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.05.02.17:35:53 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1683020153991 ""}
{ "Info" "" "" "2023.05.02.17:35:53 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.05.02.17:35:53 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1683020153995 ""}
{ "Info" "" "" "2023.05.02.17:35:53 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.05.02.17:35:53 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1683020153998 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1683020154002 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1683020154006 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1683020154014 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1683020154017 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1683020154018 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1683020154020 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1683020154022 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1683020154025 ""}
{ "Info" "" "" "2023.05.02.17:35:54 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.05.02.17:35:54 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1683020154029 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/17.0/quartus/../nios2eds" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1683020177257 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/17.0/quartus/../nios2eds" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1683020177257 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1683020177257 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "ac_rom.s ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "inst_rom.s ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177258 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga/17.0/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga/17.0/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: ????????????????" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: ????????????????" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" 0 0 "Shell" 0 -1 1683020177259 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1683020177260 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/25728/AppData/Local/Temp/alt9479_6179736015856784517.dir/0005_s0_gen" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/25728/AppData/Local/Temp/alt9479_6179736015856784517.dir/0005_s0_gen" 0 0 "Shell" 0 -1 1683020177260 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1683020177260 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1683020177260 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:54 Info:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:54 Info:" 0 0 "Shell" 0 -1 1683020177260 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1683020177261 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:56 Warning: Ignored parameter assignment device=5CSXFC6D6F31C6" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:56 Warning: Ignored parameter assignment device=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:56 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:35:56 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Error" "22 $" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk:            \$Date: 2017/01" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.pll_ref_clk:            \$Date: 2017/01" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1683020177262 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Error" "22 $" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset:            \$Date: 2017/01" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset:            \$Date: 2017/01" 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Warning" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1683020177263 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:01 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:05 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:05 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "verbosity_pkg.sv" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: Reusing file C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0020_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: Reusing file C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0020_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1683020177264 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:08 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:09 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:09 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:12 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:12 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Error during execution of \"\{C:/intelfpga/17.0/quartus/../nios2eds" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Error during execution of \"\{C:/intelfpga/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Execution of command \"\{C:/intelfpga/17.0/quartus/../nios2eds" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Execution of command \"\{C:/intelfpga/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1683020177265 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "ac_rom.s ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "inst_rom.s ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177266 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: C:/intelfpga/17.0/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: C:/intelfpga/17.0/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: ????????????????" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: ????????????????" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0:" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0:" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: child process exited abnormally" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1683020177267 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: add_fileset_file: No such file C:/Users/25728/AppData/Local/Temp/alt9479_6179736015856784517.dir/0005_s0_gen" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: s0: add_fileset_file: No such file C:/Users/25728/AppData/Local/Temp/alt9479_6179736015856784517.dir/0005_s0_gen" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1683020177268 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1683020177269 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2023.05.02.17:36:17 Error: fpga_interfaces: 2023.05.02.17:36:17 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1683020177270 ""}
{ "Info" "" "" "2023.05.02.17:36:17 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.05.02.17:36:17 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1683020177410 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2023.05.02.17:36:17 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1683020177434 ""}
{ "Info" "" "" "2023.05.02.17:36:17 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2023.05.02.17:36:17 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1683020177434 ""}
{ "Error" "" "" "2023.05.02.17:36:17 Error: qsys-generate failed with exit code 1: 95 Errors, 10 Warnings" {  } {  } 0 0 "2023.05.02.17:36:17 Error: qsys-generate failed with exit code 1: 95 Errors, 10 Warnings" 0 0 "Shell" 0 -1 1683020177457 ""}
{ "Info" "" "" "2023.05.02.17:36:17 Info: Finished: Create simulation model\n2023.05.02.17:36:17 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.05.02.17:36:17 Info: Finished: Create simulation model\n2023.05.02.17:36:17 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1683020177457 ""}
{ "Info" "" --use-relative-paths=true" "" "2023.05.02.17:36:17 Info: sim-script-gen --spd=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:17 Info: sim-script-gen --spd=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020177457 ""}
{ "Info" " --use-relative-paths=true" "" "2023.05.02.17:36:17 Info: Doing: ip-make-simscript --spd=A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:17 Info: Doing: ip-make-simscript --spd=A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020177461 ""}
{ "Info" " directory:" "" "2023.05.02.17:36:18 Info: Generating the following file(s) for MODELSIM simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Generating the following file(s) for MODELSIM simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178113 ""}
{ "Info" "msim_setup.tcl" "" "2023.05.02.17:36:18 Info:     mentor" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     mentor" 0 0 "Shell" 0 -1 1683020178115 ""}
{ "Info" " directory:" "" "2023.05.02.17:36:18 Info: Generating the following file(s) for VCS simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Generating the following file(s) for VCS simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178119 ""}
{ "Info" "vcs_setup.sh" "" "2023.05.02.17:36:18 Info:     synopsys/vcs" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1683020178121 ""}
{ "Info" " directory:" "" "2023.05.02.17:36:18 Info: Generating the following file(s) for VCSMX simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Generating the following file(s) for VCSMX simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178124 ""}
{ "Info" "synopsys_sim.setup" "" "2023.05.02.17:36:18 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1683020178125 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.05.02.17:36:18 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1683020178126 ""}
{ "Info" " directory:" "" "2023.05.02.17:36:18 Info: Generating the following file(s) for NCSIM simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Generating the following file(s) for NCSIM simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178132 ""}
{ "Info" "cds.lib" "" "2023.05.02.17:36:18 Info:     cadence" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     cadence" 0 0 "Shell" 0 -1 1683020178136 ""}
{ "Info" "hdl.var" "" "2023.05.02.17:36:18 Info:     cadence" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     cadence" 0 0 "Shell" 0 -1 1683020178149 ""}
{ "Info" "ncsim_setup.sh" "" "2023.05.02.17:36:18 Info:     cadence" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     cadence" 0 0 "Shell" 0 -1 1683020178151 ""}
{ "Info" " directory" "" "2023.05.02.17:36:18 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1683020178151 ""}
{ "Info" " directory:" "" "2023.05.02.17:36:18 Info: Generating the following file(s) for RIVIERA simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Generating the following file(s) for RIVIERA simulator in A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178154 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.05.02.17:36:18 Info:     aldec" {  } {  } 0 0 "2023.05.02.17:36:18 Info:     aldec" 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "." "" "2023.05.02.17:36:18 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.05.02.17:36:18 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.05.02.17:36:18 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.05.02.17:36:18 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2023.05.02.17:36:18 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1683020178155 ""}
{ "Info" "soc_system.qsys" "" "2023.05.02.17:36:18 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1683020178157 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Reading input file" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Reading input file" 0 0 "Shell" 0 -1 1683020178699 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1683020178700 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1683020178700 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020178700 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1683020178700 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1683020178701 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1683020178703 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1683020178706 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1683020178707 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1683020178707 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Building connections" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Building connections" 0 0 "Shell" 0 -1 1683020178707 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Parameterizing connections" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1683020178708 ""}
{ "Info" "" "" "2023.05.02.17:36:18 Info: Validating" {  } {  } 0 0 "2023.05.02.17:36:18 Info: Validating" 0 0 "Shell" 0 -1 1683020178709 ""}
{ "Info" "" "" "2023.05.02.17:36:26 Info: Done reading input file" {  } {  } 0 0 "2023.05.02.17:36:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1683020186496 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.05.02.17:36:30 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.05.02.17:36:30 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Warning" "" "" "2023.05.02.17:36:30 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.05.02.17:36:30 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Warning" "" "" "2023.05.02.17:36:30 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.05.02.17:36:30 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1683020190805 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1683020190807 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1683020190807 ""}
{ "Info" "" "" "2023.05.02.17:36:30 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.05.02.17:36:30 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1683020190807 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.05.02.17:36:31 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1683020191067 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1683020191067 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info:" {  } {  } 0 0 "2023.05.02.17:36:31 Info:" 0 0 "Shell" 0 -1 1683020191067 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1683020191068 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2023.05.02.17:36:31 Info: qsys-generate \"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"A:\\OneDrive - whu.edu.cn\\whu\\EI\\Cyclone5DE10\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1683020191068 ""}
{ "Info" "soc_system.qsys" "" "2023.05.02.17:36:31 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1683020191070 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Reading input file" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Reading input file" 0 0 "Shell" 0 -1 1683020191636 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1683020191637 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1683020191637 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020191638 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1683020191639 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1683020191639 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1683020191640 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1683020191642 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1683020191642 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Building connections" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Building connections" 0 0 "Shell" 0 -1 1683020191643 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Parameterizing connections" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1683020191644 ""}
{ "Info" "" "" "2023.05.02.17:36:31 Info: Validating" {  } {  } 0 0 "2023.05.02.17:36:31 Info: Validating" 0 0 "Shell" 0 -1 1683020191645 ""}
{ "Info" "" "" "2023.05.02.17:36:39 Info: Done reading input file" {  } {  } 0 0 "2023.05.02.17:36:39 Info: Done reading input file" 0 0 "Shell" 0 -1 1683020199063 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.05.02.17:36:43 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.05.02.17:36:43 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Warning" "" "" "2023.05.02.17:36:43 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.05.02.17:36:43 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Warning" "" "" "2023.05.02.17:36:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.05.02.17:36:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1683020203361 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1683020203363 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1683020203363 ""}
{ "Info" "" "" "2023.05.02.17:36:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.05.02.17:36:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1683020203363 ""}
{ "Info" "" "" "2023.05.02.17:36:44 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.05.02.17:36:44 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1683020204704 ""}
{ "Info" "" "" "2023.05.02.17:36:49 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.05.02.17:36:49 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1683020209993 ""}
{ "Info" "" "" "2023.05.02.17:36:53 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.05.02.17:36:53 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1683020213054 ""}
{ "Info" "" "" "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1683020214271 ""}
{ "Info" "" "" "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1683020214271 ""}
{ "Info" "" "" "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1683020214271 ""}
{ "Info" "" "" "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.05.02.17:36:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1683020214271 ""}
{ "Warning" "" "" "2023.05.02.17:36:54 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.05.02.17:36:54 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1683020214982 ""}
{ "Warning" "" "" "2023.05.02.17:36:54 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.05.02.17:36:54 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1683020214982 ""}
{ "Warning" "" "" "2023.05.02.17:36:54 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.05.02.17:36:54 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1683020214983 ""}
{ "Warning" "" "" "2023.05.02.17:36:54 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.05.02.17:36:54 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1683020214983 ""}
{ "Info" "" "" "2023.05.02.17:37:02 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.05.02.17:37:02 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1683020222622 ""}
{ "Info" "" "" "2023.05.02.17:37:02 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.05.02.17:37:02 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1683020222628 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.05.02.17:37:02 Info: button_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0023_button_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0023_button_pio_gen/" {  } {  } 0 0 "2023.05.02.17:37:02 Info: button_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0023_button_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0023_button_pio_gen/" 0 0 "Shell" 0 -1 1683020222629 ""}
{ "Info" "" "" "2023.05.02.17:37:02 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.05.02.17:37:02 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1683020222813 ""}
{ "Info" "" "" "2023.05.02.17:37:02 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.05.02.17:37:02 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1683020222815 ""}
{ "Info" "" "" "2023.05.02.17:37:02 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.05.02.17:37:02 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1683020222820 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.05.02.17:37:02 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0024_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0024_dipsw_pio_gen/" {  } {  } 0 0 "2023.05.02.17:37:02 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0024_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0024_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1683020222820 ""}
{ "Info" "" "" "2023.05.02.17:37:03 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.05.02.17:37:03 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1683020223018 ""}
{ "Info" "" "" "2023.05.02.17:37:03 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.05.02.17:37:03 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1683020223020 ""}
{ "Info" "" "" "2023.05.02.17:37:04 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.05.02.17:37:04 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1683020224148 ""}
{ "Info" "" "" "2023.05.02.17:37:04 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.05.02.17:37:04 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1683020224149 ""}
{ "Info" "" "" "2023.05.02.17:37:04 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.05.02.17:37:04 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1683020224546 ""}
{ "Info" "" "" "2023.05.02.17:37:04 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.05.02.17:37:04 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1683020224800 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.05.02.17:37:04 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2023.05.02.17:37:04 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1683020224803 ""}
{ "Warning" "" "" "2023.05.02.17:37:04 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.05.02.17:37:04 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1683020224803 ""}
{ "Warning" "" "" "2023.05.02.17:37:04 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.05.02.17:37:04 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1683020224804 ""}
{ "Info" "" "" "2023.05.02.17:37:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.05.02.17:37:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1683020227911 ""}
{ "Info" "" "" "2023.05.02.17:37:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.05.02.17:37:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1683020227917 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.05.02.17:37:07 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0025_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0025_jtag_uart_gen/" {  } {  } 0 0 "2023.05.02.17:37:07 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0025_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0025_jtag_uart_gen/" 0 0 "Shell" 0 -1 1683020227917 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.05.02.17:37:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1683020228134 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.05.02.17:37:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1683020228137 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.05.02.17:37:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1683020228142 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.05.02.17:37:08 Info: led_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0026_led_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0026_led_pio_gen/" {  } {  } 0 0 "2023.05.02.17:37:08 Info: led_pio:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0026_led_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/25728/AppData/Local/Temp/alt9479_76908779493597656.dir/0026_led_pio_gen/" 0 0 "Shell" 0 -1 1683020228142 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.05.02.17:37:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1683020228325 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.05.02.17:37:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1683020228327 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.05.02.17:37:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1683020228329 ""}
{ "Info" "" "" "2023.05.02.17:37:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.05.02.17:37:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1683020228332 ""}
{ "Info" "" "" "2023.05.02.17:37:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020230244 ""}
{ "Info" "" "" "2023.05.02.17:37:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.05.02.17:37:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1683020231424 ""}
{ "Info" "" "" "2023.05.02.17:37:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020237335 ""}
{ "Info" "" "" "2023.05.02.17:37:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020237899 ""}
{ "Info" "" "" "2023.05.02.17:37:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020238478 ""}
{ "Info" "" "" "2023.05.02.17:37:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020239074 ""}
{ "Info" "" "" "2023.05.02.17:37:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020239685 ""}
{ "Info" "" "" "2023.05.02.17:37:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020240268 ""}
{ "Info" "" "" "2023.05.02.17:37:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.05.02.17:37:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1683020244451 ""}
{ "Info" "" "" "2023.05.02.17:37:26 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.05.02.17:37:26 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1683020246272 ""}
{ "Info" "" "" "2023.05.02.17:37:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.05.02.17:37:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1683020248590 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1683020249744 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1683020249748 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1683020249751 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1683020249754 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1683020249759 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1683020249763 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1683020249769 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1683020249771 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1683020249773 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1683020249775 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1683020249777 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1683020249782 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1683020249785 ""}
{ "Info" "" "" "2023.05.02.17:37:29 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.05.02.17:37:29 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1683020249860 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1683020251011 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1683020251014 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1683020251016 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1683020251018 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1683020251026 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1683020251034 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1683020251038 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020251040 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020251040 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020251040 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1683020251043 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1683020251051 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1683020251055 ""}
{ "Info" "" "" "2023.05.02.17:37:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.05.02.17:37:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1683020251062 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:31 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020251062 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1683020252187 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1683020252190 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1683020252192 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1683020252200 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1683020252203 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1683020252203 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252203 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252203 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1683020252220 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1683020252229 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252229 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1683020252236 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252249 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1683020252265 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1683020252280 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1683020252280 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1683020252280 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252280 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1683020252299 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1683020252306 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252306 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1683020252308 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252309 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252309 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1683020252309 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1683020252326 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1683020252329 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1683020252335 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252335 ""}
{ "Info" "" "" "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.05.02.17:37:32 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1683020252341 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.05.02.17:37:32 Info: Reusing file A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1683020252342 ""}
{ "Info" "" "" "2023.05.02.17:37:33 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.05.02.17:37:33 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1683020253484 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.05.02.17:37:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1683020268141 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.05.02.17:37:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1683020268160 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.05.02.17:37:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1683020268163 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2023.05.02.17:37:48 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1683020268164 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.05.02.17:37:48 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1683020268711 ""}
{ "Info" "" "" "2023.05.02.17:37:48 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.05.02.17:37:48 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1683020268711 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1683020268818 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Qsys file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1683020268819 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1683020268826 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"soc_system.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1683020268826 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1683020273190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 91 s 31 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 91 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683020273191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 17:37:53 2023 " "Processing ended: Tue May 02 17:37:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683020273191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:29 " "Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683020273191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683020273191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1683020273191 ""}
