%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.0)*%
%TF.CreationDate,2022-08-04T21:46:00+02:00*%
%TF.ProjectId,TINY-FPGA-BOARD,54494e59-2d46-4504-9741-2d424f415244,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.0)) date 2022-08-04 21:46:00*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,3.500000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,3.400000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.250000X-0.475000X0.250000X-0.475000X-0.250000X0.475000X-0.250000X0.475000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.250000X-0.250000X-0.475000X0.250000X-0.475000X0.250000X0.475000X-0.250000X0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.150000X0.825000X0.150000X-0.825000X0.150000X-0.825000X-0.150000X0.825000X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21R,1.150000X0.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22R,1.150000X0.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23O,2.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24O,2.100000X1.050000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,1.120000X2.160000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.150000X0.150000X-0.512500X0.150000X0.512500X-0.150000X0.512500X-0.150000X-0.512500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.250000X0.250000X0.475000X-0.250000X0.475000X-0.250000X-0.475000X0.250000X-0.475000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.218750X0.218750X0.256250X-0.218750X0.256250X-0.218750X-0.256250X0.218750X-0.256250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.150000X-0.825000X-0.150000X0.825000X-0.150000X0.825000X0.150000X-0.825000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.250000X-0.325000X-0.650000X0.325000X-0.650000X0.325000X0.650000X-0.325000X0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.218750X-0.256250X0.218750X-0.256250X-0.218750X0.256250X-0.218750X0.256250X0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37R,0.300000X1.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38R,1.400000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39R,0.900000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.250000X0.475000X-0.250000X0.475000X0.250000X-0.475000X0.250000X-0.475000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41RoundRect,0.062500X-0.337500X-0.062500X0.337500X-0.062500X0.337500X0.062500X-0.337500X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42RoundRect,0.062500X-0.062500X-0.337500X0.062500X-0.337500X0.062500X0.337500X-0.062500X0.337500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD43R,4.350000X4.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD44C,0.350000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD45C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD46C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD48C,0.127000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,C12,1*%
%TO.N,+3V3*%
X119270000Y-100855000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X119270000Y-102405000D03*
%TD*%
D11*
%TO.P,R6,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X102775000Y-86350000D03*
%TO.P,R6,2*%
%TO.N,+3V3*%
X102775000Y-84700000D03*
%TD*%
D12*
%TO.P,R10,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X99875000Y-84700000D03*
%TO.P,R10,2*%
%TO.N,Net-(R10-Pad2)*%
X99875000Y-86350000D03*
%TD*%
D13*
%TO.P,C14,1*%
%TO.N,+3V3*%
X115625000Y-83050000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X115625000Y-81500000D03*
%TD*%
D14*
%TO.P,R46,1*%
%TO.N,GND*%
X107625000Y-82850000D03*
%TO.P,R46,2*%
%TO.N,/FPGA IOs  BANKS/BTN1*%
X109275000Y-82850000D03*
%TD*%
D15*
%TO.P,J2,1,Pin_1*%
%TO.N,Net-(D1-Pad2)*%
X78150000Y-79000000D03*
%TO.P,J2,2,Pin_2*%
%TO.N,GND*%
X78150000Y-81000000D03*
D16*
%TO.P,J2,S1*%
%TO.N,N/C*%
X72400000Y-76650000D03*
%TO.P,J2,S2*%
X72400000Y-83350000D03*
%TD*%
D11*
%TO.P,R4,1*%
%TO.N,/SCK*%
X120740000Y-102445000D03*
%TO.P,R4,2*%
%TO.N,+3V3*%
X120740000Y-100795000D03*
%TD*%
D17*
%TO.P,C28,1*%
%TO.N,VBUS*%
X78450000Y-105750000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X78450000Y-107650000D03*
%TD*%
D18*
%TO.P,C36,1*%
%TO.N,GND*%
X76075000Y-96175000D03*
%TO.P,C36,2*%
%TO.N,+3V3*%
X77975000Y-96175000D03*
%TD*%
D11*
%TO.P,R22,1*%
%TO.N,/MOSI*%
X91000000Y-104525000D03*
%TO.P,R22,2*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MISO*%
X91000000Y-102875000D03*
%TD*%
D19*
%TO.P,U3,1,CS*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X97925000Y-88680000D03*
%TO.P,U3,2,SCLK*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X97925000Y-87410000D03*
%TO.P,U3,3,DI*%
%TO.N,Net-(R10-Pad2)*%
X97925000Y-86140000D03*
%TO.P,U3,4,DO*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X97925000Y-84870000D03*
%TO.P,U3,5,GND*%
%TO.N,GND*%
X92975000Y-84870000D03*
%TO.P,U3,6,NC*%
%TO.N,unconnected-(U3-Pad6)*%
X92975000Y-86140000D03*
%TO.P,U3,7,NC*%
%TO.N,unconnected-(U3-Pad7)*%
X92975000Y-87410000D03*
%TO.P,U3,8,VCC*%
%TO.N,+3V3*%
X92975000Y-88680000D03*
%TD*%
D20*
%TO.P,C1,1*%
%TO.N,+3V3*%
X133145000Y-89610000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X134695000Y-89610000D03*
%TD*%
D21*
%TO.P,J1,A1/B12,GND*%
%TO.N,GND*%
X76390000Y-100137500D03*
%TO.P,J1,A4/B9,VBUS*%
%TO.N,VBUS*%
X76390000Y-100937500D03*
D22*
%TO.P,J1,A5,CC1*%
%TO.N,unconnected-(J1-PadA5)*%
X76390000Y-102087500D03*
%TO.P,J1,A6,DP1*%
%TO.N,USB_P*%
X76390000Y-103087500D03*
%TO.P,J1,A7,DN1*%
%TO.N,USB_N*%
X76390000Y-103587500D03*
%TO.P,J1,A8,SBU1*%
%TO.N,GND*%
X76390000Y-104587500D03*
D21*
%TO.P,J1,B1/A12,GND*%
X76390000Y-106537500D03*
%TO.P,J1,B4/A9,VBUS*%
%TO.N,VBUS*%
X76390000Y-105737500D03*
D22*
%TO.P,J1,B5,CC2*%
%TO.N,unconnected-(J1-PadB5)*%
X76390000Y-105087500D03*
%TO.P,J1,B6,DP2*%
%TO.N,USB_P*%
X76390000Y-104087500D03*
%TO.P,J1,B7,DN2*%
%TO.N,USB_N*%
X76390000Y-102587500D03*
%TO.P,J1,B8,SBU2*%
%TO.N,GND*%
X76390000Y-101587500D03*
D23*
%TO.P,J1,G1,GND*%
X71635000Y-99017500D03*
%TO.P,J1,G2,GND*%
X71635000Y-107657500D03*
D24*
%TO.P,J1,G3,GND*%
X75815000Y-99017500D03*
%TO.P,J1,G4,GND*%
X75815000Y-107657500D03*
%TD*%
D25*
%TO.P,SW1,1*%
%TO.N,/FPGA IOs  BANKS/SW1*%
X133935000Y-104960000D03*
%TO.P,SW1,2*%
%TO.N,/FPGA IOs  BANKS/SW2*%
X131395000Y-104960000D03*
%TO.P,SW1,3*%
%TO.N,/FPGA IOs  BANKS/SW3*%
X128855000Y-104960000D03*
%TO.P,SW1,4*%
%TO.N,/FPGA IOs  BANKS/SW4*%
X126315000Y-104960000D03*
%TO.P,SW1,5*%
%TO.N,+3V3*%
X126315000Y-111690000D03*
%TO.P,SW1,6*%
X128855000Y-111690000D03*
%TO.P,SW1,7*%
X131395000Y-111690000D03*
%TO.P,SW1,8*%
X133935000Y-111690000D03*
%TD*%
D10*
%TO.P,C26,1*%
%TO.N,Net-(C26-Pad1)*%
X82775000Y-79275000D03*
%TO.P,C26,2*%
%TO.N,GND*%
X82775000Y-80825000D03*
%TD*%
D13*
%TO.P,C7,1*%
%TO.N,+3V3*%
X115650000Y-80050000D03*
%TO.P,C7,2*%
%TO.N,GND*%
X115650000Y-78500000D03*
%TD*%
D26*
%TO.P,C21,1*%
%TO.N,+3V3*%
X89075000Y-97950000D03*
%TO.P,C21,2*%
%TO.N,GND*%
X87525000Y-97950000D03*
%TD*%
D27*
%TO.P,U6,1,IN*%
%TO.N,+5V*%
X84250000Y-80762500D03*
%TO.P,U6,2,GND*%
%TO.N,GND*%
X85200000Y-80762500D03*
%TO.P,U6,3,EN*%
%TO.N,+5V*%
X86150000Y-80762500D03*
%TO.P,U6,4,BP*%
%TO.N,Net-(C26-Pad1)*%
X86150000Y-78487500D03*
%TO.P,U6,5,OUT*%
%TO.N,+1V2*%
X84250000Y-78487500D03*
%TD*%
D28*
%TO.P,R32,1*%
%TO.N,DAC_nRDY*%
X118700000Y-85925000D03*
%TO.P,R32,2*%
%TO.N,+3V3*%
X117050000Y-85925000D03*
%TD*%
%TO.P,R35,1*%
%TO.N,DAC_SCL*%
X115750000Y-84500000D03*
%TO.P,R35,2*%
%TO.N,+3V3*%
X114100000Y-84500000D03*
%TD*%
D13*
%TO.P,C29,1*%
%TO.N,+1V2*%
X82775000Y-77850000D03*
%TO.P,C29,2*%
%TO.N,GND*%
X82775000Y-76300000D03*
%TD*%
D14*
%TO.P,R29,1*%
%TO.N,ADC_DO*%
X133095000Y-96935000D03*
%TO.P,R29,2*%
%TO.N,+3V3*%
X134745000Y-96935000D03*
%TD*%
D10*
%TO.P,C22,1*%
%TO.N,+3V3*%
X86100000Y-94675000D03*
%TO.P,C22,2*%
%TO.N,GND*%
X86100000Y-96225000D03*
%TD*%
D29*
%TO.P,C25,1*%
%TO.N,+5V*%
X86150000Y-82675000D03*
%TO.P,C25,2*%
%TO.N,GND*%
X84250000Y-82675000D03*
%TD*%
D28*
%TO.P,R11,1*%
%TO.N,Net-(R11-Pad1)*%
X89125000Y-100900000D03*
%TO.P,R11,2*%
%TO.N,+3V3*%
X87475000Y-100900000D03*
%TD*%
D26*
%TO.P,C20,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X89075000Y-99425000D03*
%TO.P,C20,2*%
%TO.N,GND*%
X87525000Y-99425000D03*
%TD*%
D20*
%TO.P,C2,1*%
%TO.N,+3V3*%
X133145000Y-88135000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X134695000Y-88135000D03*
%TD*%
D14*
%TO.P,R31,1*%
%TO.N,ADC_SCLK*%
X133095000Y-93985000D03*
%TO.P,R31,2*%
%TO.N,+3V3*%
X134745000Y-93985000D03*
%TD*%
D12*
%TO.P,R43,1*%
%TO.N,GND*%
X131375000Y-101325000D03*
%TO.P,R43,2*%
%TO.N,/FPGA IOs  BANKS/SW2*%
X131375000Y-102975000D03*
%TD*%
%TO.P,R38,1*%
%TO.N,Net-(D4-Pad2)*%
X126550000Y-75225000D03*
%TO.P,R38,2*%
%TO.N,/FPGA IOs  BANKS/LED2*%
X126550000Y-76875000D03*
%TD*%
D11*
%TO.P,R3,1*%
%TO.N,Net-(R3-Pad1)*%
X108950000Y-102435000D03*
%TO.P,R3,2*%
%TO.N,+3V3*%
X108950000Y-100785000D03*
%TD*%
D18*
%TO.P,C27,1*%
%TO.N,+1V2*%
X84250000Y-76575000D03*
%TO.P,C27,2*%
%TO.N,GND*%
X86150000Y-76575000D03*
%TD*%
D30*
%TO.P,J3,1,Pin_1*%
%TO.N,+3V3*%
X138725000Y-80075000D03*
D31*
%TO.P,J3,2,Pin_2*%
X141265000Y-80075000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO168*%
X138725000Y-82615000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/FPGA IOs  BANKS/IO170*%
X141265000Y-82615000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO161*%
X138725000Y-85155000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/FPGA IOs  BANKS/IO154*%
X141265000Y-85155000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO160*%
X138725000Y-87695000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,/FPGA IOs  BANKS/IO141*%
X141265000Y-87695000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO152*%
X138725000Y-90235000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO136*%
X141265000Y-90235000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO148*%
X138725000Y-92775000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO120*%
X141265000Y-92775000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO140*%
X138725000Y-95315000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO116*%
X141265000Y-95315000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO119*%
X138725000Y-97855000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO128*%
X141265000Y-97855000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO114*%
X138725000Y-100395000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO104*%
X141265000Y-100395000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,GND*%
X138725000Y-102935000D03*
%TO.P,J3,20,Pin_20*%
X141265000Y-102935000D03*
%TD*%
D14*
%TO.P,R28,1*%
%TO.N,ADC_nCS*%
X133095000Y-98410000D03*
%TO.P,R28,2*%
%TO.N,+3V3*%
X134745000Y-98410000D03*
%TD*%
D11*
%TO.P,R5,1*%
%TO.N,/CS*%
X110420000Y-102445000D03*
%TO.P,R5,2*%
%TO.N,+3V3*%
X110420000Y-100795000D03*
%TD*%
D32*
%TO.P,D2,1,K*%
%TO.N,GND*%
X76762500Y-73150000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-Pad2)*%
X75187500Y-73150000D03*
%TD*%
D33*
%TO.P,U9,1,CH0*%
%TO.N,ADC0*%
X126245000Y-89565000D03*
%TO.P,U9,2,CH1*%
%TO.N,ADC1*%
X126245000Y-90835000D03*
%TO.P,U9,3,CH2*%
%TO.N,ADC2*%
X126245000Y-92105000D03*
%TO.P,U9,4,CH3*%
%TO.N,ADC3*%
X126245000Y-93375000D03*
%TO.P,U9,5,CH4*%
%TO.N,ADC4*%
X126245000Y-94645000D03*
%TO.P,U9,6,CH5*%
%TO.N,ADC5*%
X126245000Y-95915000D03*
%TO.P,U9,7,CH6*%
%TO.N,ADC6*%
X126245000Y-97185000D03*
%TO.P,U9,8,CH7*%
%TO.N,ADC7*%
X126245000Y-98455000D03*
%TO.P,U9,9,DGND*%
%TO.N,GND*%
X131195000Y-98455000D03*
%TO.P,U9,10,~{CS}/SHDN*%
%TO.N,ADC_nCS*%
X131195000Y-97185000D03*
%TO.P,U9,11,Din*%
%TO.N,ADC_DO*%
X131195000Y-95915000D03*
%TO.P,U9,12,Dout*%
%TO.N,ADC_DI*%
X131195000Y-94645000D03*
%TO.P,U9,13,CLK*%
%TO.N,ADC_SCLK*%
X131195000Y-93375000D03*
%TO.P,U9,14,AGND*%
%TO.N,GND*%
X131195000Y-92105000D03*
%TO.P,U9,15,Vref*%
%TO.N,Net-(C4-Pad1)*%
X131195000Y-90835000D03*
%TO.P,U9,16,Vdd*%
%TO.N,+3V3*%
X131195000Y-89565000D03*
%TD*%
D29*
%TO.P,C32,1*%
%TO.N,+2V5*%
X77950000Y-88775000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X76050000Y-88775000D03*
%TD*%
D11*
%TO.P,R7,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X101325000Y-86350000D03*
%TO.P,R7,2*%
%TO.N,+3V3*%
X101325000Y-84700000D03*
%TD*%
D33*
%TO.P,U2,1,~{CS}*%
%TO.N,/CS*%
X112375000Y-100945000D03*
%TO.P,U2,2,DO(IO1)*%
%TO.N,/MOSI*%
X112375000Y-102215000D03*
%TO.P,U2,3,IO2*%
%TO.N,Net-(R3-Pad1)*%
X112375000Y-103485000D03*
%TO.P,U2,4,GND*%
%TO.N,GND*%
X112375000Y-104755000D03*
%TO.P,U2,5,DI(IO0)*%
%TO.N,/MISO*%
X117325000Y-104755000D03*
%TO.P,U2,6,CLK*%
%TO.N,/SCK*%
X117325000Y-103485000D03*
%TO.P,U2,7,IO3*%
%TO.N,Net-(R2-Pad1)*%
X117325000Y-102215000D03*
%TO.P,U2,8,VCC*%
%TO.N,+3V3*%
X117325000Y-100945000D03*
%TD*%
D26*
%TO.P,C24,1*%
%TO.N,+3V3*%
X89075000Y-94700000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X87525000Y-94700000D03*
%TD*%
D28*
%TO.P,R17,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/DTRn*%
X102575000Y-97550000D03*
%TO.P,R17,2*%
%TO.N,Net-(R17-Pad2)*%
X100925000Y-97550000D03*
%TD*%
D14*
%TO.P,R45,1*%
%TO.N,GND*%
X90875000Y-82825000D03*
%TO.P,R45,2*%
%TO.N,/FPGA IOs  BANKS/BTN0*%
X92525000Y-82825000D03*
%TD*%
D12*
%TO.P,R41,1*%
%TO.N,GND*%
X126200000Y-101325000D03*
%TO.P,R41,2*%
%TO.N,/FPGA IOs  BANKS/SW4*%
X126200000Y-102975000D03*
%TD*%
D28*
%TO.P,R14,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/RS232_TX_TTL*%
X102575000Y-102000000D03*
%TO.P,R14,2*%
%TO.N,Net-(R14-Pad2)*%
X100925000Y-102000000D03*
%TD*%
D34*
%TO.P,FB1,1*%
%TO.N,VBUS*%
X75975000Y-85925000D03*
%TO.P,FB1,2*%
%TO.N,+5V*%
X78925000Y-85925000D03*
%TD*%
D14*
%TO.P,R1,1*%
%TO.N,Net-(C3-Pad1)*%
X110275000Y-85950000D03*
%TO.P,R1,2*%
%TO.N,+1V2*%
X111925000Y-85950000D03*
%TD*%
D11*
%TO.P,R2,1*%
%TO.N,Net-(R2-Pad1)*%
X122200000Y-102445000D03*
%TO.P,R2,2*%
%TO.N,+3V3*%
X122200000Y-100795000D03*
%TD*%
D12*
%TO.P,R42,1*%
%TO.N,GND*%
X128775000Y-101325000D03*
%TO.P,R42,2*%
%TO.N,/FPGA IOs  BANKS/SW3*%
X128775000Y-102975000D03*
%TD*%
D11*
%TO.P,R23,1*%
%TO.N,/CS*%
X92500000Y-104525000D03*
%TO.P,R23,2*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SS*%
X92500000Y-102875000D03*
%TD*%
D20*
%TO.P,C4,1*%
%TO.N,Net-(C4-Pad1)*%
X133145000Y-92535000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X134695000Y-92535000D03*
%TD*%
%TO.P,C5,1*%
%TO.N,Net-(C4-Pad1)*%
X133145000Y-91060000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X134695000Y-91060000D03*
%TD*%
D28*
%TO.P,R36,1*%
%TO.N,Net-(D2-Pad2)*%
X73850000Y-73150000D03*
%TO.P,R36,2*%
%TO.N,+3V3*%
X72200000Y-73150000D03*
%TD*%
D30*
%TO.P,J4,1,Pin_1*%
%TO.N,+3V3*%
X94575000Y-74775000D03*
D31*
%TO.P,J4,2,Pin_2*%
X94575000Y-72235000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO225*%
X97115000Y-74775000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA IOs  BANKS/IO221*%
X97115000Y-72235000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO222*%
X99655000Y-74775000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/FPGA IOs  BANKS/IO219*%
X99655000Y-72235000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO223*%
X102195000Y-74775000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/FPGA IOs  BANKS/IO208*%
X102195000Y-72235000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO211*%
X104735000Y-74775000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO198*%
X104735000Y-72235000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO207*%
X107275000Y-74775000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO197*%
X107275000Y-72235000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO206*%
X109815000Y-74775000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO177*%
X109815000Y-72235000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO192*%
X112355000Y-74775000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO174*%
X112355000Y-72235000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO190*%
X114895000Y-74775000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO178*%
X114895000Y-72235000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,GND*%
X117435000Y-74775000D03*
%TO.P,J4,20,Pin_20*%
X117435000Y-72235000D03*
%TD*%
D11*
%TO.P,R26,1*%
%TO.N,/ICE_CDONE*%
X107470000Y-100985000D03*
%TO.P,R26,2*%
%TO.N,+3V3*%
X107470000Y-99335000D03*
%TD*%
%TO.P,R20,1*%
%TO.N,/SCK*%
X88000000Y-104525000D03*
%TO.P,R20,2*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SCK*%
X88000000Y-102875000D03*
%TD*%
D35*
%TO.P,SW4,1,1*%
%TO.N,+3V3*%
X101100000Y-80025000D03*
%TO.P,SW4,2,2*%
%TO.N,/FPGA IOs  BANKS/BTN1*%
X108900000Y-80025000D03*
%TD*%
D28*
%TO.P,R34,1*%
%TO.N,DAC_SDA*%
X118675000Y-84500000D03*
%TO.P,R34,2*%
%TO.N,+3V3*%
X117025000Y-84500000D03*
%TD*%
D36*
%TO.P,D3,1,K*%
%TO.N,GND*%
X128050000Y-72312500D03*
%TO.P,D3,2,A*%
%TO.N,Net-(D3-Pad2)*%
X128050000Y-73887500D03*
%TD*%
%TO.P,D5,1,K*%
%TO.N,GND*%
X125050000Y-72312500D03*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-Pad2)*%
X125050000Y-73887500D03*
%TD*%
D11*
%TO.P,R25,1*%
%TO.N,/ICE_CREST*%
X95550000Y-104525000D03*
%TO.P,R25,2*%
%TO.N,Net-(R25-Pad2)*%
X95550000Y-102875000D03*
%TD*%
D30*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X94575000Y-110775000D03*
D31*
%TO.P,J5,2,Pin_2*%
X94575000Y-108235000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO56*%
X97115000Y-110775000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,unconnected-(J5-Pad4)*%
X97115000Y-108235000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO61*%
X99655000Y-110775000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,unconnected-(J5-Pad6)*%
X99655000Y-108235000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO71*%
X102195000Y-110775000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,unconnected-(J5-Pad8)*%
X102195000Y-108235000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO72*%
X104735000Y-110775000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO63*%
X104735000Y-108235000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO181*%
X107275000Y-110775000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO73*%
X107275000Y-108235000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO94*%
X109815000Y-110775000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO79*%
X109815000Y-108235000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO103*%
X112355000Y-110775000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO82*%
X112355000Y-108235000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO115*%
X114895000Y-110775000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO89*%
X114895000Y-108235000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,GND*%
X117435000Y-110775000D03*
%TO.P,J5,20,Pin_20*%
X117435000Y-108235000D03*
%TD*%
D12*
%TO.P,R40,1*%
%TO.N,Net-(D6-Pad2)*%
X123550000Y-75250000D03*
%TO.P,R40,2*%
%TO.N,/FPGA IOs  BANKS/LED4*%
X123550000Y-76900000D03*
%TD*%
D37*
%TO.P,U10,1,VDD*%
%TO.N,+3V3*%
X117200000Y-82800000D03*
%TO.P,U10,2,SCL*%
%TO.N,DAC_SCL*%
X117700000Y-82800000D03*
%TO.P,U10,3,SDA*%
%TO.N,DAC_SDA*%
X118200000Y-82800000D03*
%TO.P,U10,4,~{LDAC}*%
%TO.N,DAC_nLDAC*%
X118700000Y-82800000D03*
%TO.P,U10,5,RDY/~{BSY}*%
%TO.N,DAC_nRDY*%
X119200000Y-82800000D03*
%TO.P,U10,6,VOUTA*%
%TO.N,DAC1*%
X119200000Y-78400000D03*
%TO.P,U10,7,VOUTB*%
%TO.N,DAC2*%
X118700000Y-78400000D03*
%TO.P,U10,8,VOUTC*%
%TO.N,DAC3*%
X118200000Y-78400000D03*
%TO.P,U10,9,VOUTD*%
%TO.N,DAC4*%
X117700000Y-78400000D03*
%TO.P,U10,10,VSS*%
%TO.N,GND*%
X117200000Y-78400000D03*
%TD*%
D11*
%TO.P,R21,1*%
%TO.N,/MISO*%
X89500000Y-104525000D03*
%TO.P,R21,2*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MOSI*%
X89500000Y-102875000D03*
%TD*%
D38*
%TO.P,U4,1,Standby*%
%TO.N,unconnected-(U4-Pad1)*%
X86000000Y-92250000D03*
%TO.P,U4,2,GND*%
%TO.N,GND*%
X88200000Y-92250000D03*
%TO.P,U4,3,Out*%
%TO.N,Net-(R9-Pad1)*%
X88200000Y-90550000D03*
%TO.P,U4,4,VDD*%
%TO.N,+3V3*%
X86000000Y-90550000D03*
%TD*%
D13*
%TO.P,C33,1*%
%TO.N,+2V5*%
X79450000Y-90025000D03*
%TO.P,C33,2*%
%TO.N,GND*%
X79450000Y-88475000D03*
%TD*%
D26*
%TO.P,C19,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X98740000Y-91150000D03*
%TO.P,C19,2*%
%TO.N,GND*%
X97190000Y-91150000D03*
%TD*%
D39*
%TO.P,D1,1,K*%
%TO.N,VBUS*%
X74450000Y-85925000D03*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-Pad2)*%
X71150000Y-85925000D03*
%TD*%
D28*
%TO.P,R15,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/RTSn*%
X102575000Y-100500000D03*
%TO.P,R15,2*%
%TO.N,Net-(R15-Pad2)*%
X100925000Y-100500000D03*
%TD*%
D11*
%TO.P,R8,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X104225000Y-86350000D03*
%TO.P,R8,2*%
%TO.N,+3V3*%
X104225000Y-84700000D03*
%TD*%
D10*
%TO.P,C17,1*%
%TO.N,+3V3*%
X84200000Y-90425000D03*
%TO.P,C17,2*%
%TO.N,GND*%
X84200000Y-91975000D03*
%TD*%
D26*
%TO.P,C16,1*%
%TO.N,/ICE_CREST*%
X87775000Y-108100000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X86225000Y-108100000D03*
%TD*%
D28*
%TO.P,R27,1*%
%TO.N,/ICE_CREST*%
X110515000Y-99400000D03*
%TO.P,R27,2*%
%TO.N,+3V3*%
X108865000Y-99400000D03*
%TD*%
%TO.P,R16,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/CTSn*%
X102550000Y-99050000D03*
%TO.P,R16,2*%
%TO.N,Net-(R16-Pad2)*%
X100900000Y-99050000D03*
%TD*%
D35*
%TO.P,SW2,1,1*%
%TO.N,/ICE_CREST*%
X87475000Y-111100000D03*
%TO.P,SW2,2,2*%
%TO.N,GND*%
X79675000Y-111100000D03*
%TD*%
D28*
%TO.P,R13,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/RS232_RX_TTL*%
X102550000Y-103450000D03*
%TO.P,R13,2*%
%TO.N,Net-(R13-Pad2)*%
X100900000Y-103450000D03*
%TD*%
D12*
%TO.P,R37,1*%
%TO.N,Net-(D3-Pad2)*%
X128050000Y-75250000D03*
%TO.P,R37,2*%
%TO.N,/FPGA IOs  BANKS/LED1*%
X128050000Y-76900000D03*
%TD*%
D10*
%TO.P,C23,1*%
%TO.N,+3V3*%
X86075000Y-97925000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X86075000Y-99475000D03*
%TD*%
D40*
%TO.P,C30,1*%
%TO.N,+5V*%
X79675000Y-93450000D03*
%TO.P,C30,2*%
%TO.N,GND*%
X79675000Y-91550000D03*
%TD*%
D32*
%TO.P,L1,1*%
%TO.N,+3V3*%
X131720000Y-88135000D03*
%TO.P,L1,2*%
%TO.N,Net-(C4-Pad1)*%
X130145000Y-88135000D03*
%TD*%
D28*
%TO.P,R19,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/DCDn*%
X102625000Y-94550000D03*
%TO.P,R19,2*%
%TO.N,Net-(R19-Pad2)*%
X100975000Y-94550000D03*
%TD*%
D14*
%TO.P,R12,1*%
%TO.N,GND*%
X87500000Y-96175000D03*
%TO.P,R12,2*%
%TO.N,Net-(R12-Pad2)*%
X89150000Y-96175000D03*
%TD*%
D11*
%TO.P,R24,1*%
%TO.N,/ICE_CDONE*%
X94000000Y-104525000D03*
%TO.P,R24,2*%
%TO.N,Net-(R24-Pad2)*%
X94000000Y-102875000D03*
%TD*%
D36*
%TO.P,D6,1,K*%
%TO.N,GND*%
X123550000Y-72312500D03*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-Pad2)*%
X123550000Y-73887500D03*
%TD*%
D35*
%TO.P,SW3,1,1*%
%TO.N,+3V3*%
X99050000Y-80025000D03*
%TO.P,SW3,2,2*%
%TO.N,/FPGA IOs  BANKS/BTN0*%
X91250000Y-80025000D03*
%TD*%
D19*
%TO.P,U11,1,OUTA*%
%TO.N,+3V3*%
X77500000Y-94380000D03*
%TO.P,U11,2,INA*%
%TO.N,+5V*%
X77500000Y-93110000D03*
%TO.P,U11,3,INB*%
X77500000Y-91840000D03*
%TO.P,U11,4,OUTB*%
%TO.N,+2V5*%
X77500000Y-90570000D03*
%TO.P,U11,5,GND*%
%TO.N,GND*%
X72550000Y-90570000D03*
%TO.P,U11,6,GND*%
X72550000Y-91840000D03*
%TO.P,U11,7,GND*%
X72550000Y-93110000D03*
%TO.P,U11,8,GND*%
X72550000Y-94380000D03*
%TD*%
D13*
%TO.P,C13,1*%
%TO.N,+3V3*%
X114175000Y-83050000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X114175000Y-81500000D03*
%TD*%
D41*
%TO.P,U5,1,GND*%
%TO.N,GND*%
X90550000Y-93250000D03*
%TO.P,U5,2,OSCI*%
%TO.N,Net-(R9-Pad1)*%
X90550000Y-93750000D03*
%TO.P,U5,3,OSCO*%
%TO.N,unconnected-(U5-Pad3)*%
X90550000Y-94250000D03*
%TO.P,U5,4,VPHY*%
%TO.N,+3V3*%
X90550000Y-94750000D03*
%TO.P,U5,5,GND*%
%TO.N,GND*%
X90550000Y-95250000D03*
%TO.P,U5,6,REF*%
%TO.N,Net-(R12-Pad2)*%
X90550000Y-95750000D03*
%TO.P,U5,7,DM*%
%TO.N,USB_N*%
X90550000Y-96250000D03*
%TO.P,U5,8,DP*%
%TO.N,USB_P*%
X90550000Y-96750000D03*
%TO.P,U5,9,VPLL*%
%TO.N,+3V3*%
X90550000Y-97250000D03*
%TO.P,U5,10,AGND*%
%TO.N,GND*%
X90550000Y-97750000D03*
%TO.P,U5,11,GND*%
X90550000Y-98250000D03*
%TO.P,U5,12,VCORE*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X90550000Y-98750000D03*
%TO.P,U5,13,TEST*%
%TO.N,GND*%
X90550000Y-99250000D03*
%TO.P,U5,14,~{RESET}*%
%TO.N,Net-(R11-Pad1)*%
X90550000Y-99750000D03*
%TO.P,U5,15,GND*%
%TO.N,GND*%
X90550000Y-100250000D03*
%TO.P,U5,16,ADBUS0*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SCK*%
X90550000Y-100750000D03*
D42*
%TO.P,U5,17,ADBUS1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MOSI*%
X91250000Y-101450000D03*
%TO.P,U5,18,ADBUS2*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MISO*%
X91750000Y-101450000D03*
%TO.P,U5,19,ADBUS3*%
%TO.N,unconnected-(U5-Pad19)*%
X92250000Y-101450000D03*
%TO.P,U5,20,VCCIO*%
%TO.N,+3V3*%
X92750000Y-101450000D03*
%TO.P,U5,21,ADBUS4*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SS*%
X93250000Y-101450000D03*
%TO.P,U5,22,ADBUS5*%
%TO.N,unconnected-(U5-Pad22)*%
X93750000Y-101450000D03*
%TO.P,U5,23,ADBUS6*%
%TO.N,Net-(R24-Pad2)*%
X94250000Y-101450000D03*
%TO.P,U5,24,ADBUS7*%
%TO.N,Net-(R25-Pad2)*%
X94750000Y-101450000D03*
%TO.P,U5,25,GND*%
%TO.N,GND*%
X95250000Y-101450000D03*
%TO.P,U5,26,ACBUS0*%
%TO.N,unconnected-(U5-Pad26)*%
X95750000Y-101450000D03*
%TO.P,U5,27,ACBUS1*%
%TO.N,unconnected-(U5-Pad27)*%
X96250000Y-101450000D03*
%TO.P,U5,28,ACBUS2*%
%TO.N,unconnected-(U5-Pad28)*%
X96750000Y-101450000D03*
%TO.P,U5,29,ACBUS3*%
%TO.N,unconnected-(U5-Pad29)*%
X97250000Y-101450000D03*
%TO.P,U5,30,ACBUS4*%
%TO.N,unconnected-(U5-Pad30)*%
X97750000Y-101450000D03*
%TO.P,U5,31,VCCIO*%
%TO.N,+3V3*%
X98250000Y-101450000D03*
%TO.P,U5,32,ACBUS5*%
%TO.N,unconnected-(U5-Pad32)*%
X98750000Y-101450000D03*
D41*
%TO.P,U5,33,ACBUS6*%
%TO.N,unconnected-(U5-Pad33)*%
X99450000Y-100750000D03*
%TO.P,U5,34,ACBUS7*%
%TO.N,unconnected-(U5-Pad34)*%
X99450000Y-100250000D03*
%TO.P,U5,35,GND*%
%TO.N,GND*%
X99450000Y-99750000D03*
%TO.P,U5,36,~{SUSPEND}*%
%TO.N,unconnected-(U5-Pad36)*%
X99450000Y-99250000D03*
%TO.P,U5,37,VCORE*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X99450000Y-98750000D03*
%TO.P,U5,38,BDBUS0*%
%TO.N,Net-(R13-Pad2)*%
X99450000Y-98250000D03*
%TO.P,U5,39,BDBUS1*%
%TO.N,Net-(R14-Pad2)*%
X99450000Y-97750000D03*
%TO.P,U5,40,BDBUS2*%
%TO.N,Net-(R15-Pad2)*%
X99450000Y-97250000D03*
%TO.P,U5,41,BDBUS3*%
%TO.N,Net-(R16-Pad2)*%
X99450000Y-96750000D03*
%TO.P,U5,42,VCCIO*%
%TO.N,+3V3*%
X99450000Y-96250000D03*
%TO.P,U5,43,BDBUS4*%
%TO.N,Net-(R17-Pad2)*%
X99450000Y-95750000D03*
%TO.P,U5,44,BDBUS5*%
%TO.N,Net-(R18-Pad2)*%
X99450000Y-95250000D03*
%TO.P,U5,45,BDBUS6*%
%TO.N,Net-(R19-Pad2)*%
X99450000Y-94750000D03*
%TO.P,U5,46,BDBUS7*%
%TO.N,unconnected-(U5-Pad46)*%
X99450000Y-94250000D03*
%TO.P,U5,47,GND*%
%TO.N,GND*%
X99450000Y-93750000D03*
%TO.P,U5,48,BCBUS0*%
%TO.N,unconnected-(U5-Pad48)*%
X99450000Y-93250000D03*
D42*
%TO.P,U5,49,VREGOUT*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X98750000Y-92550000D03*
%TO.P,U5,50,VREGIN*%
%TO.N,+3V3*%
X98250000Y-92550000D03*
%TO.P,U5,51,GND*%
%TO.N,GND*%
X97750000Y-92550000D03*
%TO.P,U5,52,BCBUS1*%
%TO.N,unconnected-(U5-Pad52)*%
X97250000Y-92550000D03*
%TO.P,U5,53,BCBUS2*%
%TO.N,unconnected-(U5-Pad53)*%
X96750000Y-92550000D03*
%TO.P,U5,54,BCBUS3*%
%TO.N,unconnected-(U5-Pad54)*%
X96250000Y-92550000D03*
%TO.P,U5,55,BCBUS4*%
%TO.N,unconnected-(U5-Pad55)*%
X95750000Y-92550000D03*
%TO.P,U5,56,VCCIO*%
%TO.N,+3V3*%
X95250000Y-92550000D03*
%TO.P,U5,57,BCBUS5*%
%TO.N,unconnected-(U5-Pad57)*%
X94750000Y-92550000D03*
%TO.P,U5,58,BCBUS6*%
%TO.N,unconnected-(U5-Pad58)*%
X94250000Y-92550000D03*
%TO.P,U5,59,BCBUS7*%
%TO.N,unconnected-(U5-Pad59)*%
X93750000Y-92550000D03*
%TO.P,U5,60,~{PWREN}*%
%TO.N,unconnected-(U5-Pad60)*%
X93250000Y-92550000D03*
%TO.P,U5,61,EEDATA*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X92750000Y-92550000D03*
%TO.P,U5,62,EECLK*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X92250000Y-92550000D03*
%TO.P,U5,63,EECS*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X91750000Y-92550000D03*
%TO.P,U5,64,VCORE*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X91250000Y-92550000D03*
D43*
%TO.P,U5,65,GND*%
%TO.N,GND*%
X95000000Y-97000000D03*
%TD*%
D12*
%TO.P,R44,1*%
%TO.N,GND*%
X133975000Y-101300000D03*
%TO.P,R44,2*%
%TO.N,/FPGA IOs  BANKS/SW1*%
X133975000Y-102950000D03*
%TD*%
D28*
%TO.P,R18,1*%
%TO.N,/USB\u002C SPI\u002C RS232 Interface/DSRn*%
X102600000Y-96050000D03*
%TO.P,R18,2*%
%TO.N,Net-(R18-Pad2)*%
X100950000Y-96050000D03*
%TD*%
D13*
%TO.P,C37,1*%
%TO.N,GND*%
X79475000Y-96450000D03*
%TO.P,C37,2*%
%TO.N,+3V3*%
X79475000Y-94900000D03*
%TD*%
D44*
%TO.P,U1,A1,IOT_225*%
%TO.N,/FPGA IOs  BANKS/IO225*%
X111100000Y-88400000D03*
%TO.P,U1,A2,IOT_222*%
%TO.N,/FPGA IOs  BANKS/IO222*%
X111900000Y-88400000D03*
%TO.P,U1,A3,IOT_223*%
%TO.N,/FPGA IOs  BANKS/IO223*%
X112700000Y-88400000D03*
%TO.P,U1,A4,IOT_211*%
%TO.N,/FPGA IOs  BANKS/IO211*%
X113500000Y-88400000D03*
%TO.P,U1,A5,IOT_207*%
%TO.N,/FPGA IOs  BANKS/IO207*%
X114300000Y-88400000D03*
%TO.P,U1,A6,IOT_206*%
%TO.N,/FPGA IOs  BANKS/IO206*%
X115100000Y-88400000D03*
%TO.P,U1,A7,IOT_192*%
%TO.N,/FPGA IOs  BANKS/IO192*%
X115900000Y-88400000D03*
%TO.P,U1,A8,IOT_190*%
%TO.N,/FPGA IOs  BANKS/IO190*%
X116700000Y-88400000D03*
%TO.P,U1,A9,IOT_178*%
%TO.N,/FPGA IOs  BANKS/IO178*%
X117500000Y-88400000D03*
%TO.P,U1,A10,IOT_170*%
%TO.N,/FPGA IOs  BANKS/IO170*%
X118300000Y-88400000D03*
%TO.P,U1,A11,IOT_168*%
%TO.N,/FPGA IOs  BANKS/IO168*%
X119100000Y-88400000D03*
%TO.P,U1,B1,IOL_2A*%
%TO.N,DCDn*%
X111100000Y-89200000D03*
%TO.P,U1,B2,IOL_2B*%
%TO.N,DSRn*%
X111900000Y-89200000D03*
%TO.P,U1,B3,IOT_221*%
%TO.N,/FPGA IOs  BANKS/IO221*%
X112700000Y-89200000D03*
%TO.P,U1,B4,IOT_219*%
%TO.N,/FPGA IOs  BANKS/IO219*%
X113500000Y-89200000D03*
%TO.P,U1,B5,IOT_208*%
%TO.N,/FPGA IOs  BANKS/IO208*%
X114300000Y-89200000D03*
%TO.P,U1,B6,IOT_198_GBIN0*%
%TO.N,/FPGA IOs  BANKS/IO198*%
X115100000Y-89200000D03*
%TO.P,U1,B7,IOT_197_GBIN1*%
%TO.N,/FPGA IOs  BANKS/IO197*%
X115900000Y-89200000D03*
%TO.P,U1,B8,IOT_177*%
%TO.N,/FPGA IOs  BANKS/IO177*%
X116700000Y-89200000D03*
%TO.P,U1,B9,IOT_174*%
%TO.N,/FPGA IOs  BANKS/IO174*%
X117500000Y-89200000D03*
%TO.P,U1,B10,VPP_FAST*%
%TO.N,unconnected-(U1-PadB10)*%
X118300000Y-89200000D03*
%TO.P,U1,B11,IOR_161*%
%TO.N,/FPGA IOs  BANKS/IO161*%
X119100000Y-89200000D03*
%TO.P,U1,C1,IOL_5B*%
%TO.N,RS232_TX_TTL*%
X111100000Y-90000000D03*
%TO.P,U1,C2,IOL_5A*%
%TO.N,RTSn*%
X111900000Y-90000000D03*
%TO.P,U1,C3,IOL_4B*%
%TO.N,CTSn*%
X112700000Y-90000000D03*
%TO.P,U1,C4,IOL_4A*%
%TO.N,DTRn*%
X113500000Y-90000000D03*
%TO.P,U1,C5,GNDPLL1*%
%TO.N,GND*%
X114300000Y-90000000D03*
%TO.P,U1,C6,VCCPLL1*%
%TO.N,Net-(C3-Pad1)*%
X115100000Y-90000000D03*
%TO.P,U1,C7,IOT_191*%
%TO.N,/FPGA IOs  BANKS/IO191*%
X115900000Y-90000000D03*
%TO.P,U1,C8,IOT_179*%
%TO.N,/FPGA IOs  BANKS/IO179*%
X116700000Y-90000000D03*
%TO.P,U1,C9,IOT_172*%
%TO.N,/FPGA IOs  BANKS/IO172*%
X117500000Y-90000000D03*
%TO.P,U1,C10,VPP_2V5*%
%TO.N,+2V5*%
X118300000Y-90000000D03*
%TO.P,U1,C11,IOR_160*%
%TO.N,/FPGA IOs  BANKS/IO160*%
X119100000Y-90000000D03*
%TO.P,U1,D1,IOL_8B*%
%TO.N,/FPGA IOs  BANKS/SW1*%
X111100000Y-90800000D03*
%TO.P,U1,D2,IOL_9A*%
%TO.N,/FPGA IOs  BANKS/SW2*%
X111900000Y-90800000D03*
%TO.P,U1,D3,IOL_9B*%
%TO.N,DAC_SCL*%
X112700000Y-90800000D03*
%TO.P,U1,D4,VCC*%
%TO.N,+1V2*%
X113500000Y-90800000D03*
%TO.P,U1,D5,IOT_212*%
%TO.N,/FPGA IOs  BANKS/IO212*%
X114300000Y-90800000D03*
%TO.P,U1,D6,VCCIO_0*%
%TO.N,+3V3*%
X115100000Y-90800000D03*
%TO.P,U1,D7,IOT_181*%
%TO.N,/FPGA IOs  BANKS/IO181*%
X115900000Y-90800000D03*
%TO.P,U1,D8,VCC*%
%TO.N,+1V2*%
X116700000Y-90800000D03*
%TO.P,U1,D9,IOR_147*%
%TO.N,/FPGA IOs  BANKS/IO147*%
X117500000Y-90800000D03*
%TO.P,U1,D10,IOR_154*%
%TO.N,/FPGA IOs  BANKS/IO154*%
X118300000Y-90800000D03*
%TO.P,U1,D11,IOR_152*%
%TO.N,/FPGA IOs  BANKS/IO152*%
X119100000Y-90800000D03*
%TO.P,U1,E1,IOL_8A*%
%TO.N,RS232_RX_TTL*%
X111100000Y-91600000D03*
%TO.P,U1,E2,IOL_10A*%
%TO.N,DAC_SDA*%
X111900000Y-91600000D03*
%TO.P,U1,E3,IOL_10B*%
%TO.N,DAC_nRDY*%
X112700000Y-91600000D03*
%TO.P,U1,E4,VCCIO_3*%
%TO.N,+3V3*%
X113500000Y-91600000D03*
%TO.P,U1,E5,GND*%
%TO.N,GND*%
X114300000Y-91600000D03*
%TO.P,U1,E6,GND*%
X115100000Y-91600000D03*
%TO.P,U1,E7,GND*%
X115900000Y-91600000D03*
%TO.P,U1,E8,IOR_146*%
%TO.N,/FPGA IOs  BANKS/IO146*%
X116700000Y-91600000D03*
%TO.P,U1,E9,IOR_144*%
%TO.N,/FPGA IOs  BANKS/IO144*%
X117500000Y-91600000D03*
%TO.P,U1,E10,IOR_141_GBIN2*%
%TO.N,/FPGA IOs  BANKS/IO141*%
X118300000Y-91600000D03*
%TO.P,U1,E11,IOR_148*%
%TO.N,/FPGA IOs  BANKS/IO148*%
X119100000Y-91600000D03*
%TO.P,U1,F1,IOL_12A*%
%TO.N,DAC_nLDAC*%
X111100000Y-92400000D03*
%TO.P,U1,F2,IOL_12B*%
%TO.N,/FPGA IOs  BANKS/SW3*%
X111900000Y-92400000D03*
%TO.P,U1,F3,IOL_13B_GBIN7*%
%TO.N,unconnected-(U1-PadF3)*%
X112700000Y-92400000D03*
%TO.P,U1,F4,IOL_13A*%
%TO.N,/FPGA IOs  BANKS/SW4*%
X113500000Y-92400000D03*
%TO.P,U1,F5,GND*%
%TO.N,GND*%
X114300000Y-92400000D03*
%TO.P,U1,F6,GND*%
X115100000Y-92400000D03*
%TO.P,U1,F7,GND*%
X115900000Y-92400000D03*
%TO.P,U1,F8,VCCIO_1*%
%TO.N,+3V3*%
X116700000Y-92400000D03*
%TO.P,U1,F9,IOR_137*%
%TO.N,/FPGA IOs  BANKS/IO137*%
X117500000Y-92400000D03*
%TO.P,U1,F10,IOR_136*%
%TO.N,/FPGA IOs  BANKS/IO136*%
X118300000Y-92400000D03*
%TO.P,U1,F11,IOR_140_GBIN3*%
%TO.N,/FPGA IOs  BANKS/IO140*%
X119100000Y-92400000D03*
%TO.P,U1,G1,IOL_14A_GBIN6*%
%TO.N,/ICE_CLK*%
X111100000Y-93200000D03*
%TO.P,U1,G2,IOL_14B*%
%TO.N,unconnected-(U1-PadG2)*%
X111900000Y-93200000D03*
%TO.P,U1,G3,IOL_17A*%
%TO.N,ADC_DI*%
X112700000Y-93200000D03*
%TO.P,U1,G4,VCCIO_3*%
%TO.N,+3V3*%
X113500000Y-93200000D03*
%TO.P,U1,G5,GND*%
%TO.N,GND*%
X114300000Y-93200000D03*
%TO.P,U1,G6,GND*%
X115100000Y-93200000D03*
%TO.P,U1,G7,GND*%
X115900000Y-93200000D03*
%TO.P,U1,G8,IOR_118*%
%TO.N,/FPGA IOs  BANKS/IO118*%
X116700000Y-93200000D03*
%TO.P,U1,G9,IOR_128*%
%TO.N,/FPGA IOs  BANKS/IO128*%
X117500000Y-93200000D03*
%TO.P,U1,G10,IOR_120*%
%TO.N,/FPGA IOs  BANKS/IO120*%
X118300000Y-93200000D03*
%TO.P,U1,G11,IOR_129*%
%TO.N,/FPGA IOs  BANKS/IO129*%
X119100000Y-93200000D03*
%TO.P,U1,H1,IOL_18A*%
%TO.N,ADC_nCS*%
X111100000Y-94000000D03*
%TO.P,U1,H2,IOL_18B*%
%TO.N,ADC_SCLK*%
X111900000Y-94000000D03*
%TO.P,U1,H3,IOL_17B*%
%TO.N,ADC_DO*%
X112700000Y-94000000D03*
%TO.P,U1,H4,VCC*%
%TO.N,+1V2*%
X113500000Y-94000000D03*
%TO.P,U1,H5,GND*%
%TO.N,GND*%
X114300000Y-94000000D03*
%TO.P,U1,H6,VCCIO_2*%
%TO.N,+3V3*%
X115100000Y-94000000D03*
%TO.P,U1,H7,IOB_87*%
%TO.N,/FPGA IOs  BANKS/IO87*%
X115900000Y-94000000D03*
%TO.P,U1,H8,VCC*%
%TO.N,+1V2*%
X116700000Y-94000000D03*
%TO.P,U1,H9,IOB_104_CBSEL1*%
%TO.N,/FPGA IOs  BANKS/IO104*%
X117500000Y-94000000D03*
%TO.P,U1,H10,IOR_116*%
%TO.N,/FPGA IOs  BANKS/IO116*%
X118300000Y-94000000D03*
%TO.P,U1,H11,IOR_119*%
%TO.N,/FPGA IOs  BANKS/IO119*%
X119100000Y-94000000D03*
%TO.P,U1,J1,IOL_23A*%
%TO.N,/FPGA IOs  BANKS/LED1*%
X111100000Y-94800000D03*
%TO.P,U1,J2,IOL_25B*%
%TO.N,/FPGA IOs  BANKS/LED4*%
X111900000Y-94800000D03*
%TO.P,U1,J3,IOB_57*%
%TO.N,/FPGA IOs  BANKS/IO57*%
X112700000Y-94800000D03*
%TO.P,U1,J4,IOB_64*%
%TO.N,/FPGA IOs  BANKS/IO64*%
X113500000Y-94800000D03*
%TO.P,U1,J5,IOB_78*%
%TO.N,/FPGA IOs  BANKS/IO78*%
X114300000Y-94800000D03*
%TO.P,U1,J6,VCCPLL0*%
%TO.N,Net-(C3-Pad1)*%
X115100000Y-94800000D03*
%TO.P,U1,J7,IOB_86*%
%TO.N,/FPGA IOs  BANKS/IO86*%
X115900000Y-94800000D03*
%TO.P,U1,J8,IOB_91*%
%TO.N,/FPGA IOs  BANKS/IO91*%
X116700000Y-94800000D03*
%TO.P,U1,J9,IOB_106_SDI*%
%TO.N,/MOSI*%
X117500000Y-94800000D03*
%TO.P,U1,J10,IOR_117*%
%TO.N,/FPGA IOs  BANKS/IO117*%
X118300000Y-94800000D03*
%TO.P,U1,J11,IOR_114*%
%TO.N,/FPGA IOs  BANKS/IO114*%
X119100000Y-94800000D03*
%TO.P,U1,K1,IOL_23B*%
%TO.N,/FPGA IOs  BANKS/LED2*%
X111100000Y-95600000D03*
%TO.P,U1,K2,IOL_25A*%
%TO.N,/FPGA IOs  BANKS/LED3*%
X111900000Y-95600000D03*
%TO.P,U1,K3,IOB_63*%
%TO.N,/FPGA IOs  BANKS/IO63*%
X112700000Y-95600000D03*
%TO.P,U1,K4,IOB_73*%
%TO.N,/FPGA IOs  BANKS/IO73*%
X113500000Y-95600000D03*
%TO.P,U1,K5,IOB_79*%
%TO.N,/FPGA IOs  BANKS/IO79*%
X114300000Y-95600000D03*
%TO.P,U1,K6,IOB_82_GBIN4*%
%TO.N,/FPGA IOs  BANKS/IO82*%
X115100000Y-95600000D03*
%TO.P,U1,K7,IOB_89*%
%TO.N,/FPGA IOs  BANKS/IO89*%
X115900000Y-95600000D03*
%TO.P,U1,K8,CDONE*%
%TO.N,/ICE_CDONE*%
X116700000Y-95600000D03*
%TO.P,U1,K9,IOB_105_SDO*%
%TO.N,/MISO*%
X117500000Y-95600000D03*
%TO.P,U1,K10,IOB_108_SS*%
%TO.N,/CS*%
X118300000Y-95600000D03*
%TO.P,U1,K11,IOR_115*%
%TO.N,/FPGA IOs  BANKS/IO115*%
X119100000Y-95600000D03*
%TO.P,U1,L1,IOB_56*%
%TO.N,/FPGA IOs  BANKS/IO56*%
X111100000Y-96400000D03*
%TO.P,U1,L2,IOB_61*%
%TO.N,/FPGA IOs  BANKS/IO61*%
X111900000Y-96400000D03*
%TO.P,U1,L3,IOB_71*%
%TO.N,/FPGA IOs  BANKS/IO71*%
X112700000Y-96400000D03*
%TO.P,U1,L4,IOB_72*%
%TO.N,/FPGA IOs  BANKS/IO72*%
X113500000Y-96400000D03*
%TO.P,U1,L5,IOB_81_GBIN5*%
%TO.N,/FPGA IOs  BANKS/IO81*%
X114300000Y-96400000D03*
%TO.P,U1,L6,GNDPLL0*%
%TO.N,GND*%
X115100000Y-96400000D03*
%TO.P,U1,L7,IOB_94*%
%TO.N,/FPGA IOs  BANKS/IO94*%
X115900000Y-96400000D03*
%TO.P,U1,L8,IOB_103_CBSEL0*%
%TO.N,/FPGA IOs  BANKS/IO103*%
X116700000Y-96400000D03*
%TO.P,U1,L9,~{CRESET}*%
%TO.N,/ICE_CREST*%
X117500000Y-96400000D03*
%TO.P,U1,L10,IOB_107_SCK*%
%TO.N,/SCK*%
X118300000Y-96400000D03*
%TO.P,U1,L11,VCC_SPI*%
%TO.N,+3V3*%
X119100000Y-96400000D03*
%TD*%
D14*
%TO.P,R30,1*%
%TO.N,ADC_DI*%
X133095000Y-95460000D03*
%TO.P,R30,2*%
%TO.N,+3V3*%
X134745000Y-95460000D03*
%TD*%
D36*
%TO.P,D4,1,K*%
%TO.N,GND*%
X126550000Y-72312500D03*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-Pad2)*%
X126550000Y-73887500D03*
%TD*%
D14*
%TO.P,R9,1*%
%TO.N,Net-(R9-Pad1)*%
X89925000Y-90450000D03*
%TO.P,R9,2*%
%TO.N,/ICE_CLK*%
X91575000Y-90450000D03*
%TD*%
%TO.P,R33,1*%
%TO.N,DAC_nLDAC*%
X114075000Y-85925000D03*
%TO.P,R33,2*%
%TO.N,+3V3*%
X115725000Y-85925000D03*
%TD*%
D12*
%TO.P,R39,1*%
%TO.N,Net-(D5-Pad2)*%
X125050000Y-75237500D03*
%TO.P,R39,2*%
%TO.N,/FPGA IOs  BANKS/LED3*%
X125050000Y-76887500D03*
%TD*%
D13*
%TO.P,C15,1*%
%TO.N,GND*%
X107450000Y-88375000D03*
%TO.P,C15,2*%
%TO.N,+3V3*%
X107450000Y-86825000D03*
%TD*%
D45*
%TO.N,/MOSI*%
X117140000Y-95200000D03*
%TO.N,/MISO*%
X115930000Y-104790000D03*
X116880000Y-97359228D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X95695000Y-88680000D03*
X91624576Y-93191320D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X96085000Y-87475000D03*
X92150000Y-93225000D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X96475000Y-84850000D03*
X92800000Y-93350000D03*
%TD*%
D46*
%TO.N,+3V3*%
X88709256Y-97950000D02*
X89075000Y-97950000D01*
X86910000Y-97090000D02*
X87849256Y-97090000D01*
X86075000Y-97925000D02*
X86910000Y-97090000D01*
X87849256Y-97090000D02*
X88709256Y-97950000D01*
X90550000Y-97250000D02*
X89650000Y-97250000D01*
X89650000Y-97250000D02*
X89590000Y-97310000D01*
D47*
X89075000Y-97825000D02*
X89590000Y-97310000D01*
X89075000Y-97950000D02*
X89075000Y-97825000D01*
%TO.N,+5V*%
X75050000Y-87230000D02*
X74540000Y-87740000D01*
X74540000Y-92400000D02*
X75250000Y-93110000D01*
X77620000Y-87230000D02*
X75050000Y-87230000D01*
X78925000Y-85925000D02*
X77620000Y-87230000D01*
X74540000Y-87740000D02*
X74540000Y-92400000D01*
X75250000Y-93110000D02*
X77500000Y-93110000D01*
X77500000Y-93110000D02*
X77500000Y-91840000D01*
%TO.N,+2V5*%
X78200000Y-88775000D02*
X79450000Y-90025000D01*
X77950000Y-88775000D02*
X78200000Y-88775000D01*
X77500000Y-89225000D02*
X77950000Y-88775000D01*
X77500000Y-90570000D02*
X77500000Y-89225000D01*
D46*
%TO.N,+3V3*%
X77500000Y-95700000D02*
X77975000Y-96175000D01*
X77500000Y-94380000D02*
X77500000Y-95700000D01*
D47*
X79475000Y-94900000D02*
X78020000Y-94900000D01*
X78020000Y-94900000D02*
X77500000Y-94380000D01*
%TO.N,+5V*%
X77630000Y-92980000D02*
X77500000Y-93110000D01*
X79190000Y-92980000D02*
X77630000Y-92980000D01*
X79660000Y-93450000D02*
X79190000Y-92980000D01*
X79675000Y-93450000D02*
X79660000Y-93450000D01*
D48*
%TO.N,ADC_nCS*%
X128975000Y-95350000D02*
X130200000Y-96575000D01*
X128300000Y-95350000D02*
X128975000Y-95350000D01*
%TO.N,ADC_SCLK*%
X129385000Y-92810000D02*
X130200000Y-93625000D01*
X128300000Y-92810000D02*
X129385000Y-92810000D01*
%TO.N,ADC_DO*%
X129180000Y-94080000D02*
X130200000Y-95100000D01*
X128300000Y-94080000D02*
X129180000Y-94080000D01*
%TO.N,GND*%
X129590000Y-91540000D02*
X130200000Y-92150000D01*
X128300000Y-91540000D02*
X129590000Y-91540000D01*
%TO.N,Net-(C4-Pad1)*%
X130250000Y-89225000D02*
X130250000Y-90700000D01*
X130025000Y-89000000D02*
X130250000Y-89225000D01*
X128300000Y-89000000D02*
X130025000Y-89000000D01*
%TO.N,/FPGA IOs  BANKS/IO154*%
X135489266Y-85009266D02*
X136500000Y-86020000D01*
X121760000Y-85138532D02*
X121889266Y-85009266D01*
X121760000Y-88270000D02*
X121760000Y-87620000D01*
X120050000Y-89980000D02*
X121760000Y-88270000D01*
X121760000Y-87620000D02*
X121760000Y-85138532D01*
X119664989Y-90365011D02*
X120050000Y-89980000D01*
X118734989Y-90365011D02*
X119664989Y-90365011D01*
X121889266Y-85009266D02*
X135489266Y-85009266D01*
X118300000Y-90800000D02*
X118734989Y-90365011D01*
%TO.N,/FPGA IOs  BANKS/IO170*%
X120940000Y-84430000D02*
X120940000Y-87270000D01*
X120940000Y-87270000D02*
X119444989Y-88765011D01*
X119444989Y-88765011D02*
X118665011Y-88765011D01*
X121460000Y-83910000D02*
X120940000Y-84430000D01*
X139970000Y-83910000D02*
X121460000Y-83910000D01*
X141265000Y-82615000D02*
X139970000Y-83910000D01*
X118665011Y-88765011D02*
X118300000Y-88400000D01*
%TO.N,/FPGA IOs  BANKS/IO160*%
X136610000Y-85580000D02*
X138725000Y-87695000D01*
X136610000Y-85430000D02*
X136610000Y-85580000D01*
X135810000Y-84630000D02*
X136610000Y-85430000D01*
X121490000Y-85050000D02*
X121910000Y-84630000D01*
X119310000Y-90000000D02*
X121490000Y-87820000D01*
X121490000Y-87820000D02*
X121490000Y-85050000D01*
X121910000Y-84630000D02*
X135810000Y-84630000D01*
X119100000Y-90000000D02*
X119310000Y-90000000D01*
%TO.N,/FPGA IOs  BANKS/IO161*%
X137910000Y-84340000D02*
X138725000Y-85155000D01*
X121520000Y-84340000D02*
X137910000Y-84340000D01*
X121220000Y-84640000D02*
X121520000Y-84340000D01*
X119100000Y-89200000D02*
X119640000Y-89200000D01*
X119640000Y-89200000D02*
X121220000Y-87620000D01*
X121220000Y-87620000D02*
X121220000Y-84640000D01*
%TO.N,/FPGA IOs  BANKS/IO168*%
X137760000Y-83110000D02*
X138230000Y-83110000D01*
X138230000Y-83110000D02*
X138725000Y-82615000D01*
X137730000Y-83080000D02*
X137760000Y-83110000D01*
X120345000Y-83785000D02*
X121050000Y-83080000D01*
X121050000Y-83080000D02*
X137730000Y-83080000D01*
X120345000Y-87155000D02*
X120345000Y-83785000D01*
X119100000Y-88400000D02*
X120345000Y-87155000D01*
%TO.N,/MISO*%
X117065011Y-96034989D02*
X117500000Y-95600000D01*
X116880000Y-97359228D02*
X116970772Y-97359228D01*
X117065011Y-97264989D02*
X117065011Y-96034989D01*
X116970772Y-97359228D02*
X117065011Y-97264989D01*
%TO.N,/MOSI*%
X117500000Y-94840000D02*
X117140000Y-95200000D01*
X117500000Y-94800000D02*
X117500000Y-94840000D01*
%TO.N,/CS*%
X112080000Y-101590000D02*
X112375000Y-101295000D01*
X111375000Y-101590000D02*
X112080000Y-101590000D01*
X111362500Y-101577500D02*
X111375000Y-101590000D01*
X110907500Y-101577500D02*
X111362500Y-101577500D01*
X112375000Y-101295000D02*
X112375000Y-100945000D01*
X110420000Y-102065000D02*
X110907500Y-101577500D01*
X110420000Y-102445000D02*
X110420000Y-102065000D01*
%TO.N,/SCK*%
X118300000Y-96988531D02*
X118300000Y-96400000D01*
X114820000Y-103350000D02*
X114820000Y-100468531D01*
X114820000Y-100468531D02*
X118300000Y-96988531D01*
X117325000Y-103485000D02*
X114955000Y-103485000D01*
X114955000Y-103485000D02*
X114820000Y-103350000D01*
%TO.N,/MISO*%
X116330000Y-104790000D02*
X116365000Y-104755000D01*
X115930000Y-104790000D02*
X116330000Y-104790000D01*
X116365000Y-104755000D02*
X117325000Y-104755000D01*
%TO.N,/CS*%
X117920000Y-95980000D02*
X118300000Y-95600000D01*
X113935000Y-100945000D02*
X117920000Y-96960000D01*
X117920000Y-96960000D02*
X117920000Y-95980000D01*
X112375000Y-100945000D02*
X113935000Y-100945000D01*
%TO.N,/SCK*%
X118590000Y-103820000D02*
X118255000Y-103485000D01*
X118255000Y-103485000D02*
X117325000Y-103485000D01*
X118590000Y-106310000D02*
X118590000Y-103820000D01*
X117980000Y-106920000D02*
X118590000Y-106310000D01*
%TO.N,Net-(R2-Pad1)*%
X121385000Y-101630000D02*
X122200000Y-102445000D01*
X118580000Y-101630000D02*
X121385000Y-101630000D01*
X117995000Y-102215000D02*
X118580000Y-101630000D01*
X117325000Y-102215000D02*
X117995000Y-102215000D01*
%TO.N,/MOSI*%
X91310000Y-106300000D02*
X91000000Y-105990000D01*
X109070000Y-106300000D02*
X91310000Y-106300000D01*
X114100000Y-105340000D02*
X113150000Y-106290000D01*
X113150000Y-106290000D02*
X109080000Y-106290000D01*
X109080000Y-106290000D02*
X109070000Y-106300000D01*
X91000000Y-105990000D02*
X91000000Y-104525000D01*
X113835000Y-102215000D02*
X114100000Y-102480000D01*
X114100000Y-102480000D02*
X114100000Y-105340000D01*
X112375000Y-102215000D02*
X113835000Y-102215000D01*
%TO.N,/ICE_CDONE*%
X94000000Y-105510000D02*
X94000000Y-104525000D01*
X94140000Y-105650000D02*
X94000000Y-105510000D01*
X106740000Y-105650000D02*
X94140000Y-105650000D01*
X107690000Y-104700000D02*
X106740000Y-105650000D01*
X107470000Y-100985000D02*
X107690000Y-101205000D01*
X107690000Y-101205000D02*
X107690000Y-104700000D01*
%TO.N,/CS*%
X92630000Y-106046480D02*
X92500000Y-105916480D01*
X96273520Y-106046480D02*
X92630000Y-106046480D01*
X107220000Y-106020000D02*
X96300000Y-106020000D01*
X96300000Y-106020000D02*
X96273520Y-106046480D01*
X92500000Y-105916480D02*
X92500000Y-104525000D01*
X108190000Y-105050000D02*
X107220000Y-106020000D01*
X108385020Y-101844980D02*
X108190000Y-102040000D01*
X108190000Y-102040000D02*
X108190000Y-105050000D01*
X110420000Y-102445000D02*
X109819980Y-101844980D01*
X109819980Y-101844980D02*
X108385020Y-101844980D01*
%TO.N,Net-(R3-Pad1)*%
X109535000Y-103485000D02*
X108950000Y-102900000D01*
X108950000Y-102900000D02*
X108950000Y-102435000D01*
X112375000Y-103485000D02*
X109535000Y-103485000D01*
%TO.N,/ICE_CREST*%
X110515000Y-98645000D02*
X110515000Y-99400000D01*
X110190000Y-98320000D02*
X110515000Y-98645000D01*
X106830000Y-98320000D02*
X110190000Y-98320000D01*
X106410000Y-98740000D02*
X106830000Y-98320000D01*
X106410000Y-104270000D02*
X106410000Y-98740000D01*
X105470000Y-105210000D02*
X106410000Y-104270000D01*
X96235000Y-105210000D02*
X105470000Y-105210000D01*
X95550000Y-104525000D02*
X96235000Y-105210000D01*
%TO.N,/MISO*%
X89460000Y-104565000D02*
X89500000Y-104525000D01*
X115273520Y-106666480D02*
X89896480Y-106666480D01*
X89460000Y-106230000D02*
X89460000Y-104565000D01*
X115580000Y-106360000D02*
X115273520Y-106666480D01*
X89896480Y-106666480D02*
X89460000Y-106230000D01*
X117325000Y-104755000D02*
X115720000Y-106360000D01*
X115720000Y-106360000D02*
X115580000Y-106360000D01*
%TO.N,/SCK*%
X120910000Y-102615000D02*
X120740000Y-102445000D01*
X120910000Y-102950000D02*
X120910000Y-102615000D01*
X120375000Y-103485000D02*
X120910000Y-102950000D01*
X117325000Y-103485000D02*
X120375000Y-103485000D01*
X88950000Y-106920000D02*
X117980000Y-106920000D01*
X88000000Y-105970000D02*
X88950000Y-106920000D01*
X88000000Y-104525000D02*
X88000000Y-105970000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X89075000Y-98975000D02*
X89275000Y-98775000D01*
X89075000Y-99425000D02*
X89075000Y-98975000D01*
X89275000Y-98775000D02*
X90525000Y-98775000D01*
X90525000Y-98775000D02*
X90550000Y-98750000D01*
%TO.N,Net-(R11-Pad1)*%
X89880000Y-99750000D02*
X90550000Y-99750000D01*
X89760000Y-99870000D02*
X89880000Y-99750000D01*
X89760000Y-100265000D02*
X89760000Y-99870000D01*
X89125000Y-100900000D02*
X89760000Y-100265000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SCK*%
X89830000Y-100870000D02*
X89950000Y-100750000D01*
X89720000Y-101940000D02*
X89830000Y-101830000D01*
X89950000Y-100750000D02*
X90550000Y-100750000D01*
X88125000Y-102875000D02*
X89060000Y-101940000D01*
X88000000Y-102875000D02*
X88125000Y-102875000D01*
X89060000Y-101940000D02*
X89720000Y-101940000D01*
X89830000Y-101830000D02*
X89830000Y-100870000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MOSI*%
X89775000Y-102875000D02*
X89500000Y-102875000D01*
X90565000Y-102085000D02*
X89775000Y-102875000D01*
X91095000Y-102085000D02*
X90565000Y-102085000D01*
X91250000Y-101930000D02*
X91095000Y-102085000D01*
X91250000Y-101450000D02*
X91250000Y-101930000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/MISO*%
X91530000Y-102850000D02*
X91730000Y-102650000D01*
X91025000Y-102850000D02*
X91530000Y-102850000D01*
X91750000Y-102650000D02*
X91750000Y-101450000D01*
X91730000Y-102650000D02*
X91750000Y-102650000D01*
X91000000Y-102875000D02*
X91025000Y-102850000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/SS*%
X93115000Y-102875000D02*
X92500000Y-102875000D01*
X93250000Y-102740000D02*
X93115000Y-102875000D01*
X93250000Y-101450000D02*
X93250000Y-102740000D01*
%TO.N,Net-(R25-Pad2)*%
X94750000Y-102750000D02*
X94750000Y-101450000D01*
X95550000Y-102875000D02*
X94875000Y-102875000D01*
X94875000Y-102875000D02*
X94750000Y-102750000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/VCC1_8FT*%
X98750000Y-91160000D02*
X98740000Y-91150000D01*
X98750000Y-92550000D02*
X98750000Y-91160000D01*
%TO.N,/ICE_CLK*%
X108690000Y-93200000D02*
X111100000Y-93200000D01*
X91640020Y-90384980D02*
X105874980Y-90384980D01*
X105874980Y-90384980D02*
X108690000Y-93200000D01*
X91575000Y-90450000D02*
X91640020Y-90384980D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X102360000Y-87410000D02*
X97925000Y-87410000D01*
X102775000Y-86995000D02*
X102360000Y-87410000D01*
X102775000Y-86350000D02*
X102775000Y-86995000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X104225000Y-87885000D02*
X104225000Y-86350000D01*
X103420000Y-88690000D02*
X104225000Y-87885000D01*
X103410000Y-88680000D02*
X103420000Y-88690000D01*
X97925000Y-88680000D02*
X103410000Y-88680000D01*
X95695000Y-88680000D02*
X97925000Y-88680000D01*
X91750000Y-92550000D02*
X91750000Y-93065896D01*
X91750000Y-93065896D02*
X91624576Y-93191320D01*
%TO.N,Net-(R15-Pad2)*%
X100056480Y-97506480D02*
X99800000Y-97250000D01*
X100056480Y-99233051D02*
X100056480Y-97506480D01*
X99800000Y-97250000D02*
X99450000Y-97250000D01*
X100925000Y-99995000D02*
X100780000Y-99850000D01*
X100780000Y-99850000D02*
X100673429Y-99850000D01*
X100925000Y-100500000D02*
X100925000Y-99995000D01*
X100673429Y-99850000D02*
X100056480Y-99233051D01*
%TO.N,Net-(R16-Pad2)*%
X99980000Y-96750000D02*
X99450000Y-96750000D01*
X100310000Y-98460000D02*
X100310000Y-97080000D01*
X100310000Y-97080000D02*
X99980000Y-96750000D01*
X100900000Y-99050000D02*
X100310000Y-98460000D01*
%TO.N,Net-(R17-Pad2)*%
X99875000Y-95750000D02*
X99450000Y-95750000D01*
X100200000Y-96075000D02*
X99875000Y-95750000D01*
X100200000Y-96525000D02*
X100200000Y-96075000D01*
X100475000Y-96800000D02*
X100200000Y-96525000D01*
X100800000Y-96800000D02*
X100475000Y-96800000D01*
X100925000Y-96925000D02*
X100800000Y-96800000D01*
X100925000Y-97550000D02*
X100925000Y-96925000D01*
%TO.N,Net-(R18-Pad2)*%
X100150000Y-95250000D02*
X100950000Y-96050000D01*
X99450000Y-95250000D02*
X100150000Y-95250000D01*
%TO.N,Net-(R19-Pad2)*%
X100775000Y-94750000D02*
X100975000Y-94550000D01*
X99450000Y-94750000D02*
X100775000Y-94750000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X92150000Y-93225000D02*
X92250000Y-93125000D01*
X92250000Y-93125000D02*
X92250000Y-92550000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X92800000Y-92600000D02*
X92750000Y-92550000D01*
X92800000Y-93350000D02*
X92800000Y-92600000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X97860000Y-87475000D02*
X97925000Y-87410000D01*
X96085000Y-87475000D02*
X97860000Y-87475000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X97905000Y-84850000D02*
X97925000Y-84870000D01*
X96475000Y-84850000D02*
X97905000Y-84850000D01*
X99705000Y-84870000D02*
X99875000Y-84700000D01*
X97925000Y-84870000D02*
X99705000Y-84870000D01*
X99875000Y-84900000D02*
X101325000Y-86350000D01*
X99875000Y-84700000D02*
X99875000Y-84900000D01*
%TO.N,Net-(R10-Pad2)*%
X99665000Y-86140000D02*
X99875000Y-86350000D01*
X97925000Y-86140000D02*
X99665000Y-86140000D01*
%TO.N,Net-(R9-Pad1)*%
X89825000Y-90550000D02*
X88200000Y-90550000D01*
X89925000Y-90450000D02*
X89825000Y-90550000D01*
X89575000Y-91925000D02*
X88200000Y-90550000D01*
X89800000Y-93750000D02*
X89575000Y-93525000D01*
X89575000Y-93525000D02*
X89575000Y-91925000D01*
X90550000Y-93750000D02*
X89800000Y-93750000D01*
%TO.N,Net-(R12-Pad2)*%
X89575000Y-95750000D02*
X90550000Y-95750000D01*
X89150000Y-96175000D02*
X89575000Y-95750000D01*
%TO.N,Net-(R24-Pad2)*%
X94250000Y-102325000D02*
X94000000Y-102575000D01*
X94000000Y-102575000D02*
X94000000Y-102875000D01*
X94250000Y-101450000D02*
X94250000Y-102325000D01*
%TD*%
M02*
