

================================================================
== Vivado HLS Report for 'calc_phi_hw'
================================================================
* Date:           Thu Aug 23 18:08:01 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_phi_hw
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.59|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   46|   46|   15|   15| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+----------+
        |                      |           |  Latency  |  Interval | Pipeline |
        |       Instance       |   Module  | min | max | min | max |   Type   |
        +----------------------+-----------+-----+-----+-----+-----+----------+
        |grp_phiOffSet_fu_150  |phiOffSet  |   42|   42|   15|   15| function |
        +----------------------+-----------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     956|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|     25|    4886|    9920|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     193|
|Register         |        -|      -|     614|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     26|    5500|   11069|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |calc_phi_hw_dmul_dEe_x_U6  |calc_phi_hw_dmul_dEe  |        0|     11|   456|   238|
    |calc_phi_hw_sitodeOg_x_U7  |calc_phi_hw_sitodeOg  |        0|      0|   412|   461|
    |grp_phiOffSet_fu_150       |phiOffSet             |        2|     14|  4018|  9221|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        2|     25|  4886|  9920|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |calc_phi_hw_am_adfYi_U8  |calc_phi_hw_am_adfYi  | (i0 + i1) * i2 |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |grp_phiOffSet_fu_150_sector_V  |     +    |      0|  0|    6|           6|           2|
    |ret_V_1_fu_543_p2              |     +    |      0|  0|   23|           1|          23|
    |tmp_13_fu_430_p2               |     +    |      0|  0|   12|          12|           6|
    |tmp_s_fu_285_p2                |     +    |      0|  0|   12|          12|           6|
    |F2_1_fu_273_p2                 |     -    |      0|  0|   12|          11|          12|
    |F2_fu_418_p2                   |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_398_p2              |     -    |      0|  0|   54|           1|          54|
    |man_V_4_fu_253_p2              |     -    |      0|  0|   54|           1|          54|
    |op2_fu_186_p2                  |     -    |      0|  0|   19|           1|          19|
    |tmp_14_fu_436_p2               |     -    |      0|  0|   12|           5|          12|
    |tmp_18_fu_291_p2               |     -    |      0|  0|   12|           5|          12|
    |tmp_27_fu_485_p2               |   ashr   |      0|  0|  178|          54|          54|
    |tmp_30_fu_340_p2               |   ashr   |      0|  0|  178|          54|          54|
    |tmp_10_fu_267_p2               |   icmp   |      0|  0|   22|          63|           1|
    |tmp_12_fu_424_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_15_fu_450_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_17_fu_279_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_19_fu_305_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_22_fu_476_p2               |   icmp   |      0|  0|    5|          12|           6|
    |tmp_23_fu_465_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_24_fu_331_p2               |   icmp   |      0|  0|    5|          12|           6|
    |tmp_25_fu_320_p2               |   icmp   |      0|  0|    5|          12|           5|
    |tmp_34_fu_537_p2               |   icmp   |      0|  0|    6|          16|           1|
    |tmp_5_fu_412_p2                |   icmp   |      0|  0|   22|          63|           1|
    |man_V_2_fu_404_p3              |  select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_259_p3              |  select  |      0|  0|   54|           1|          54|
    |p_2_fu_504_p3                  |  select  |      0|  0|    2|           1|           2|
    |p_3_fu_497_p3                  |  select  |      0|  0|    2|           1|           2|
    |p_s_fu_548_p3                  |  select  |      0|  0|   23|           1|          23|
    |sh_amt_1_fu_297_p3             |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_442_p3               |  select  |      0|  0|   12|           1|          12|
    |tmp_28_fu_470_p2               |    shl   |      0|  0|   48|          19|          19|
    |tmp_31_fu_325_p2               |    shl   |      0|  0|   48|          19|          19|
    |r_V_fu_180_p2                  |    xor   |      0|  0|   27|          19|          20|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  956|         476|         582|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  10|         16|    1|         16|
    |ap_enable_reg_pp0_iter0                          |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                          |   1|          2|    1|          2|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_105  |  38|         10|   19|        190|
    |ap_phi_precharge_reg_pp0_iter3_p_1_reg_140       |  23|          2|   23|         46|
    |grp_fu_155_p0                                    |  64|          3|   64|        192|
    |grp_fu_160_p0                                    |  32|          3|   32|         96|
    |grp_phiOffSet_fu_150_ap_start                    |   1|          2|    1|          2|
    |p_1_phi_fu_143_p4                                |  23|          2|   23|         46|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 193|         42|  165|        592|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0_preg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_105  |  19|   0|   19|          0|
    |ap_phi_precharge_reg_pp0_iter3_p_1_reg_140       |  23|   0|   23|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_reg_566            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_p_Val2_2_reg_105       |  19|   0|   19|          0|
    |isneg_1_reg_595                                  |   1|   0|    1|          0|
    |isneg_reg_650                                    |   1|   0|    1|          0|
    |man_V_2_reg_655                                  |  54|   0|   54|          0|
    |man_V_5_reg_600                                  |  54|   0|   54|          0|
    |offset_V_reg_715                                 |  19|   0|   19|          0|
    |op2_reg_575                                      |  19|   0|   19|          0|
    |p_Val2_2_reg_105                                 |  19|   0|   19|          0|
    |reg_163                                          |  64|   0|   64|          0|
    |sh_amt_1_reg_615                                 |  12|   0|   12|          0|
    |sh_amt_reg_670                                   |  12|   0|   12|          0|
    |tmp_102_reg_695                                  |  19|   0|   19|          0|
    |tmp_103_reg_640                                  |  19|   0|   19|          0|
    |tmp_104_reg_727                                  |   1|   0|    1|          0|
    |tmp_10_reg_607                                   |   1|   0|    1|          0|
    |tmp_12_reg_666                                   |   1|   0|    1|          0|
    |tmp_15_reg_678                                   |   1|   0|    1|          0|
    |tmp_17_reg_611                                   |   1|   0|    1|          0|
    |tmp_19_reg_623                                   |   1|   0|    1|          0|
    |tmp_1_reg_590                                    |  64|   0|   64|          0|
    |tmp_22_reg_691                                   |   1|   0|    1|          0|
    |tmp_23_reg_682                                   |   1|   0|    1|          0|
    |tmp_24_reg_636                                   |   1|   0|    1|          0|
    |tmp_25_reg_627                                   |   1|   0|    1|          0|
    |tmp_28_reg_686                                   |  19|   0|   19|          0|
    |tmp_31_reg_631                                   |  19|   0|   19|          0|
    |tmp_34_reg_731                                   |   1|   0|    1|          0|
    |tmp_4_reg_720                                    |  23|   0|   23|          0|
    |tmp_5_reg_662                                    |   1|   0|    1|          0|
    |tmp_6_reg_585                                    |  64|   0|   64|          0|
    |tmp_98_reg_700                                   |  19|   0|   19|          0|
    |tmp_99_reg_645                                   |  19|   0|   19|          0|
    |tmp_reg_566                                      |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 614|   0|  614|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  calc_phi_hw  | return value |
|hwPhi_V               |  in |   19|   ap_none  |    hwPhi_V    |    scalar    |
|hwSector_V            |  in |    5|   ap_none  |   hwSector_V  |    scalar    |
|hwPhiGlobal_V         | out |   23|   ap_vld   | hwPhiGlobal_V |    pointer   |
|hwPhiGlobal_V_ap_vld  | out |    1|   ap_vld   | hwPhiGlobal_V |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 47
* Pipeline: 1
  Pipeline-0: II = 15, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
* FSM state operations: 

 <State 1>: 3.21ns
ST_1: hwSector_V_read (8)  [1/1] 0.00ns
:4  %hwSector_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %hwSector_V)

ST_1: hwPhi_V_read (9)  [1/1] 0.00ns
:5  %hwPhi_V_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %hwPhi_V)

ST_1: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:429
:7  %tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %hwPhi_V_read, i32 18)

ST_1: StgValue_51 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:429
:8  br i1 %tmp, label %1, label %10

ST_1: tmp_21 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_21 = sext i19 %hwPhi_V_read to i32

ST_1: tmp_6 (15)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_1: r_V (63)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430 (grouped into LUT with out node op2)
:0  %r_V = xor i19 %hwPhi_V_read, -262144

ST_1: op2 (64)  [1/1] 1.45ns  loc: src/tk-mu_simple.cpp:430 (out node of the LUT)
:1  %op2 = sub i19 0, %r_V

ST_1: lhs_V_1_cast (115)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:1  %lhs_V_1_cast = zext i5 %hwSector_V_read to i6

ST_1: r_V_2 (116)  [1/1] 1.27ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:2  %r_V_2 = add i6 %lhs_V_1_cast, -1

ST_1: offset_V (117)  [43/43] 1.27ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 2>: 3.59ns
ST_2: tmp_6 (15)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_2: tmp_20 (65)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:2  %tmp_20 = sext i19 %op2 to i32

ST_2: tmp_1 (66)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_2: offset_V (117)  [42/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 3>: 3.59ns
ST_3: tmp_6 (15)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_3: tmp_1 (66)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_3: offset_V (117)  [41/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 4>: 3.59ns
ST_4: tmp_6 (15)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_4: tmp_1 (66)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_4: offset_V (117)  [40/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 5>: 3.59ns
ST_5: tmp_6 (15)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_5: tmp_1 (66)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_5: offset_V (117)  [39/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 6>: 3.59ns
ST_6: tmp_6 (15)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_6 = sitofp i32 %tmp_21 to double

ST_6: tmp_1 (66)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_6: offset_V (117)  [38/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 7>: 3.59ns
ST_7: v_assign_1 (16)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_7: tmp_1 (66)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_1 = sitofp i32 %tmp_20 to double

ST_7: offset_V (117)  [37/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 8>: 3.59ns
ST_8: v_assign_1 (16)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_8: v_assign (67)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_8: offset_V (117)  [36/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 9>: 3.59ns
ST_9: v_assign_1 (16)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_9: v_assign (67)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_9: offset_V (117)  [35/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 10>: 3.59ns
ST_10: v_assign_1 (16)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_10: v_assign (67)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_10: offset_V (117)  [34/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 11>: 3.59ns
ST_11: v_assign_1 (16)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_11: v_assign (67)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_11: offset_V (117)  [33/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 12>: 3.59ns
ST_12: v_assign_1 (16)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_12: v_assign (67)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_12: offset_V (117)  [32/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 13>: 3.59ns
ST_13: v_assign_1 (16)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_13: v_assign (67)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_13: offset_V (117)  [31/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 14>: 3.59ns
ST_14: v_assign_1 (16)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_14: v_assign (67)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_14: offset_V (117)  [30/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 15>: 3.59ns
ST_15: v_assign_1 (16)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_15: v_assign (67)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_15: offset_V (117)  [29/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 16>: 3.59ns
ST_16: v_assign_1 (16)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:433
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

ST_16: v_assign (67)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_16: offset_V (117)  [28/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 17>: 3.59ns
ST_17: ireg_V_1 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:3  %ireg_V_1 = bitcast double %v_assign_1 to i64

ST_17: tmp_95 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:4  %tmp_95 = trunc i64 %ireg_V_1 to i63

ST_17: isneg_1 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

ST_17: exp_tmp_V_1 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

ST_17: tmp_7 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:7  %tmp_7 = zext i11 %exp_tmp_V_1 to i12

ST_17: tmp_97 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:8  %tmp_97 = trunc i64 %ireg_V_1 to i52

ST_17: tmp_8 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:9  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_97)

ST_17: p_Result_1 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:10  %p_Result_1 = zext i53 %tmp_8 to i54

ST_17: man_V_4 (25)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:433
:11  %man_V_4 = sub i54 0, %p_Result_1

ST_17: man_V_5 (26)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:433
:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

ST_17: tmp_10 (27)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:433
:13  %tmp_10 = icmp eq i63 %tmp_95, 0

ST_17: StgValue_116 (28)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:14  br i1 %tmp_10, label %ap_fixed_base.exit, label %11

ST_17: F2_1 (30)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:433
:0  %F2_1 = sub i12 1075, %tmp_7

ST_17: tmp_17 (31)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_17 = icmp sgt i12 %F2_1, 16

ST_17: tmp_s (32)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:433
:2  %tmp_s = add i12 %F2_1, -16

ST_17: tmp_18 (33)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:433
:3  %tmp_18 = sub i12 16, %F2_1

ST_17: sh_amt_1 (34)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:433
:4  %sh_amt_1 = select i1 %tmp_17, i12 %tmp_s, i12 %tmp_18

ST_17: tmp_19 (37)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:433
:7  %tmp_19 = icmp eq i12 %F2_1, 16

ST_17: StgValue_123 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:8  br i1 %tmp_19, label %12, label %13

ST_17: StgValue_124 (40)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:0  br i1 %tmp_17, label %14, label %17

ST_17: v_assign (67)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:430
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

ST_17: offset_V (117)  [27/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 18>: 3.59ns
ST_18: sh_amt_1_cast1 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:5  %sh_amt_1_cast1 = sext i12 %sh_amt_1 to i19

ST_18: sh_amt_1_cast (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

ST_18: tmp_101 (42)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_101 = trunc i54 %man_V_5 to i19

ST_18: tmp_25 (43)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_25 = icmp ult i12 %sh_amt_1, 19

ST_18: StgValue_131 (44)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:2  br i1 %tmp_25, label %18, label %ap_fixed_base.exit

ST_18: tmp_31 (46)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_31 = shl i19 %tmp_101, %sh_amt_1_cast1

ST_18: tmp_24 (49)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_24 = icmp ult i12 %sh_amt_1, 54

ST_18: StgValue_134 (50)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:1  br i1 %tmp_24, label %15, label %16

ST_18: tmp_29 (55)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_29 = zext i32 %sh_amt_1_cast to i54

ST_18: tmp_30 (56)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:433
:1  %tmp_30 = ashr i54 %man_V_5, %tmp_29

ST_18: tmp_103 (57)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:2  %tmp_103 = trunc i54 %tmp_30 to i19

ST_18: tmp_99 (60)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:433
:0  %tmp_99 = trunc i54 %man_V_5 to i19

ST_18: ireg_V (68)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:5  %ireg_V = bitcast double %v_assign to i64

ST_18: tmp_92 (69)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:6  %tmp_92 = trunc i64 %ireg_V to i63

ST_18: isneg (70)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:7  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_18: exp_tmp_V (71)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:8  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_18: tmp_2 (72)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:9  %tmp_2 = zext i11 %exp_tmp_V to i12

ST_18: tmp_94 (73)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:10  %tmp_94 = trunc i64 %ireg_V to i52

ST_18: tmp_3 (74)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:11  %tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_94)

ST_18: p_Result_s (75)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:12  %p_Result_s = zext i53 %tmp_3 to i54

ST_18: man_V_1 (76)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:430
:13  %man_V_1 = sub i54 0, %p_Result_s

ST_18: man_V_2 (77)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:430
:14  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_18: tmp_5 (78)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:430
:15  %tmp_5 = icmp eq i63 %tmp_92, 0

ST_18: StgValue_150 (79)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:16  br i1 %tmp_5, label %ap_fixed_base.exit, label %2

ST_18: F2 (81)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:430
:0  %F2 = sub i12 1075, %tmp_2

ST_18: tmp_12 (82)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:430
:1  %tmp_12 = icmp sgt i12 %F2, 16

ST_18: tmp_13 (83)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:430
:2  %tmp_13 = add i12 %F2, -16

ST_18: tmp_14 (84)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:430
:3  %tmp_14 = sub i12 16, %F2

ST_18: sh_amt (85)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:430
:4  %sh_amt = select i1 %tmp_12, i12 %tmp_13, i12 %tmp_14

ST_18: tmp_15 (88)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:430
:7  %tmp_15 = icmp eq i12 %F2, 16

ST_18: StgValue_157 (89)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:8  br i1 %tmp_15, label %3, label %4

ST_18: StgValue_158 (91)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:0  br i1 %tmp_12, label %5, label %8

ST_18: offset_V (117)  [26/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 19>: 3.59ns
ST_19: sh_amt_cast2 (86)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:5  %sh_amt_cast2 = sext i12 %sh_amt to i19

ST_19: sh_amt_cast (87)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:6  %sh_amt_cast = sext i12 %sh_amt to i32

ST_19: tmp_100 (93)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:0  %tmp_100 = trunc i54 %man_V_2 to i19

ST_19: tmp_23 (94)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:430
:1  %tmp_23 = icmp ult i12 %sh_amt, 19

ST_19: StgValue_164 (95)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:2  br i1 %tmp_23, label %9, label %ap_fixed_base.exit

ST_19: tmp_28 (97)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:430
:0  %tmp_28 = shl i19 %tmp_100, %sh_amt_cast2

ST_19: tmp_22 (100)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:430
:0  %tmp_22 = icmp ult i12 %sh_amt, 54

ST_19: StgValue_167 (101)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:1  br i1 %tmp_22, label %6, label %7

ST_19: tmp_26 (106)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:0  %tmp_26 = zext i32 %sh_amt_cast to i54

ST_19: tmp_27 (107)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:430
:1  %tmp_27 = ashr i54 %man_V_2, %tmp_26

ST_19: tmp_102 (108)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:2  %tmp_102 = trunc i54 %tmp_27 to i19

ST_19: tmp_98 (111)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
:0  %tmp_98 = trunc i54 %man_V_2 to i19

ST_19: offset_V (117)  [25/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 20>: 3.59ns
ST_20: StgValue_173 (47)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:1  br label %ap_fixed_base.exit

ST_20: p_3 (52)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:433
:0  %p_3 = select i1 %isneg_1, i19 -1, i19 0

ST_20: StgValue_175 (53)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:1  br label %ap_fixed_base.exit

ST_20: StgValue_176 (58)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:3  br label %ap_fixed_base.exit

ST_20: StgValue_177 (61)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:433
:1  br label %ap_fixed_base.exit

ST_20: StgValue_178 (98)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:1  br label %ap_fixed_base.exit

ST_20: p_2 (103)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:430
:0  %p_2 = select i1 %isneg, i19 -1, i19 0

ST_20: StgValue_180 (104)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:1  br label %ap_fixed_base.exit

ST_20: StgValue_181 (109)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:3  br label %ap_fixed_base.exit

ST_20: StgValue_182 (112)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:430
:1  br label %ap_fixed_base.exit

ST_20: offset_V (117)  [24/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 21>: 3.59ns
ST_21: p_Val2_2 (114)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:430
ap_fixed_base.exit:0  %p_Val2_2 = phi i19 [ 0, %1 ], [ %tmp_98, %3 ], [ %tmp_102, %6 ], [ %tmp_28, %9 ], [ 0, %8 ], [ %p_2, %7 ], [ 0, %10 ], [ %tmp_99, %12 ], [ %tmp_103, %15 ], [ %tmp_31, %18 ], [ 0, %17 ], [ %p_3, %16 ]

ST_21: offset_V (117)  [23/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 22>: 3.59ns
ST_22: offset_V (117)  [22/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 23>: 3.59ns
ST_23: offset_V (117)  [21/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 24>: 3.59ns
ST_24: offset_V (117)  [20/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 25>: 3.59ns
ST_25: offset_V (117)  [19/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 26>: 3.59ns
ST_26: offset_V (117)  [18/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 27>: 3.59ns
ST_27: offset_V (117)  [17/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 28>: 3.59ns
ST_28: offset_V (117)  [16/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 29>: 3.59ns
ST_29: offset_V (117)  [15/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 30>: 3.59ns
ST_30: offset_V (117)  [14/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 31>: 3.59ns
ST_31: offset_V (117)  [13/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 32>: 3.59ns
ST_32: offset_V (117)  [12/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 33>: 3.59ns
ST_33: offset_V (117)  [11/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 34>: 3.59ns
ST_34: offset_V (117)  [10/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 35>: 3.59ns
ST_35: offset_V (117)  [9/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 36>: 3.59ns
ST_36: offset_V (117)  [8/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 37>: 3.59ns
ST_37: offset_V (117)  [7/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 38>: 3.59ns
ST_38: offset_V (117)  [6/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 39>: 3.59ns
ST_39: offset_V (117)  [5/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 40>: 3.59ns
ST_40: offset_V (117)  [4/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 41>: 3.59ns
ST_41: offset_V (117)  [3/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 42>: 3.59ns
ST_42: offset_V (117)  [2/43] 3.59ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 43>: 2.39ns
ST_43: offset_V (117)  [1/43] 2.39ns  loc: src/tk-mu_simple.cpp:436
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)


 <State 44>: 3.07ns
ST_44: tmp_32 (118)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:4  %tmp_32 = sext i19 %p_Val2_2 to i20

ST_44: tmp_33 (119)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:5  %tmp_33 = sext i19 %offset_V to i20

ST_44: r_V_1 (120)  [1/1] 2.12ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:6  %r_V_1 = add i20 %tmp_32, %tmp_33

ST_44: OP1_V_cast (121)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:7  %OP1_V_cast = sext i20 %r_V_1 to i39

ST_44: r_V_4 (122)  [3/3] 0.95ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216


 <State 45>: 0.95ns
ST_45: r_V_4 (122)  [2/3] 0.95ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216


 <State 46>: 1.29ns
ST_46: r_V_4 (122)  [1/3] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216

ST_46: tmp_4 (123)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:9  %tmp_4 = call i23 @_ssdm_op_PartSelect.i23.i39.i32.i32(i39 %r_V_4, i32 16, i32 38)

ST_46: tmp_104 (124)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:10  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %r_V_4, i32 38)

ST_46: StgValue_217 (125)  [1/1] 0.89ns  loc: src/tk-mu_simple.cpp:438
ap_fixed_base.exit:11  br i1 %tmp_104, label %19, label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

ST_46: tmp_105 (127)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
:0  %tmp_105 = trunc i39 %r_V_4 to i16

ST_46: tmp_34 (128)  [1/1] 1.29ns  loc: src/tk-mu_simple.cpp:438
:1  %tmp_34 = icmp eq i16 %tmp_105, 0


 <State 47>: 3.11ns
ST_47: StgValue_220 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i19 %hwPhi_V), !map !383

ST_47: StgValue_221 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i5 %hwSector_V), !map !389

ST_47: StgValue_222 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i23* %hwPhiGlobal_V), !map !393

ST_47: StgValue_223 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @calc_phi_hw_str) nounwind

ST_47: StgValue_224 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:425
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_47: ret_V_1 (129)  [1/1] 1.51ns  loc: src/tk-mu_simple.cpp:438
:2  %ret_V_1 = add i23 1, %tmp_4

ST_47: p_s (130)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:438
:3  %p_s = select i1 %tmp_34, i23 %tmp_4, i23 %ret_V_1

ST_47: StgValue_227 (131)  [1/1] 0.89ns  loc: src/tk-mu_simple.cpp:438
:4  br label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

ST_47: p_1 (133)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_1 = phi i23 [ %p_s, %19 ], [ %tmp_4, %ap_fixed_base.exit ]

ST_47: StgValue_229 (134)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:438
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i23P(i23* %hwPhiGlobal_V, i23 %p_1)

ST_47: StgValue_230 (135)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:448
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hwPhi_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hwSector_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hwPhiGlobal_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwSector_V_read (read          ) [ 000000000000000000000000000000000000000000000000]
hwPhi_V_read    (read          ) [ 000000000000000000000000000000000000000000000000]
tmp             (bitselect     ) [ 011111111111111111111000000000000000000000000000]
StgValue_51     (br            ) [ 000000000000000000000000000000000000000000000000]
tmp_21          (sext          ) [ 001111100000000000000000000000000000000000000000]
r_V             (xor           ) [ 000000000000000000000000000000000000000000000000]
op2             (sub           ) [ 001000000000000000000000000000000000000000000000]
lhs_V_1_cast    (zext          ) [ 000000000000000000000000000000000000000000000000]
r_V_2           (add           ) [ 000000000000000000000000000000000000000000000000]
tmp_20          (sext          ) [ 000111110000000000000000000000000000000000000000]
tmp_6           (sitodp        ) [ 010000011111111110000000000000000000000000000000]
tmp_1           (sitodp        ) [ 011000001111111111000000000000000000000000000000]
v_assign_1      (dmul          ) [ 001000000000000001000000000000000000000000000000]
ireg_V_1        (bitcast       ) [ 000000000000000000000000000000000000000000000000]
tmp_95          (trunc         ) [ 000000000000000000000000000000000000000000000000]
isneg_1         (bitselect     ) [ 000111000000000000111000000000000000000000000000]
exp_tmp_V_1     (partselect    ) [ 000000000000000000000000000000000000000000000000]
tmp_7           (zext          ) [ 000000000000000000000000000000000000000000000000]
tmp_97          (trunc         ) [ 000000000000000000000000000000000000000000000000]
tmp_8           (bitconcatenate) [ 000000000000000000000000000000000000000000000000]
p_Result_1      (zext          ) [ 000000000000000000000000000000000000000000000000]
man_V_4         (sub           ) [ 000000000000000000000000000000000000000000000000]
man_V_5         (select        ) [ 000100000000000000100000000000000000000000000000]
tmp_10          (icmp          ) [ 001111000000000001111000000000000000000000000000]
StgValue_116    (br            ) [ 001111100000000001111100000000000000000000000000]
F2_1            (sub           ) [ 000000000000000000000000000000000000000000000000]
tmp_17          (icmp          ) [ 000111000000000000111000000000000000000000000000]
tmp_s           (add           ) [ 000000000000000000000000000000000000000000000000]
tmp_18          (sub           ) [ 000000000000000000000000000000000000000000000000]
sh_amt_1        (select        ) [ 000100000000000000100000000000000000000000000000]
tmp_19          (icmp          ) [ 001111000000000001111000000000000000000000000000]
StgValue_123    (br            ) [ 000000000000000000000000000000000000000000000000]
StgValue_124    (br            ) [ 000000000000000000000000000000000000000000000000]
v_assign        (dmul          ) [ 000100000000000000100000000000000000000000000000]
sh_amt_1_cast1  (sext          ) [ 000000000000000000000000000000000000000000000000]
sh_amt_1_cast   (sext          ) [ 000000000000000000000000000000000000000000000000]
tmp_101         (trunc         ) [ 000000000000000000000000000000000000000000000000]
tmp_25          (icmp          ) [ 000111000000000000111000000000000000000000000000]
StgValue_131    (br            ) [ 001111100000000001111100000000000000000000000000]
tmp_31          (shl           ) [ 001111100000000001111100000000000000000000000000]
tmp_24          (icmp          ) [ 000111000000000000111000000000000000000000000000]
StgValue_134    (br            ) [ 000000000000000000000000000000000000000000000000]
tmp_29          (zext          ) [ 000000000000000000000000000000000000000000000000]
tmp_30          (ashr          ) [ 000000000000000000000000000000000000000000000000]
tmp_103         (trunc         ) [ 001111100000000001111100000000000000000000000000]
tmp_99          (trunc         ) [ 001111100000000001111100000000000000000000000000]
ireg_V          (bitcast       ) [ 000000000000000000000000000000000000000000000000]
tmp_92          (trunc         ) [ 000000000000000000000000000000000000000000000000]
isneg           (bitselect     ) [ 000011000000000000011000000000000000000000000000]
exp_tmp_V       (partselect    ) [ 000000000000000000000000000000000000000000000000]
tmp_2           (zext          ) [ 000000000000000000000000000000000000000000000000]
tmp_94          (trunc         ) [ 000000000000000000000000000000000000000000000000]
tmp_3           (bitconcatenate) [ 000000000000000000000000000000000000000000000000]
p_Result_s      (zext          ) [ 000000000000000000000000000000000000000000000000]
man_V_1         (sub           ) [ 000000000000000000000000000000000000000000000000]
man_V_2         (select        ) [ 000010000000000000010000000000000000000000000000]
tmp_5           (icmp          ) [ 000111000000000000111000000000000000000000000000]
StgValue_150    (br            ) [ 001111100000000001111100000000000000000000000000]
F2              (sub           ) [ 000000000000000000000000000000000000000000000000]
tmp_12          (icmp          ) [ 000011000000000000011000000000000000000000000000]
tmp_13          (add           ) [ 000000000000000000000000000000000000000000000000]
tmp_14          (sub           ) [ 000000000000000000000000000000000000000000000000]
sh_amt          (select        ) [ 000010000000000000010000000000000000000000000000]
tmp_15          (icmp          ) [ 000111000000000000111000000000000000000000000000]
StgValue_157    (br            ) [ 000000000000000000000000000000000000000000000000]
StgValue_158    (br            ) [ 000000000000000000000000000000000000000000000000]
sh_amt_cast2    (sext          ) [ 000000000000000000000000000000000000000000000000]
sh_amt_cast     (sext          ) [ 000000000000000000000000000000000000000000000000]
tmp_100         (trunc         ) [ 000000000000000000000000000000000000000000000000]
tmp_23          (icmp          ) [ 000011000000000000011000000000000000000000000000]
StgValue_164    (br            ) [ 001111100000000001111100000000000000000000000000]
tmp_28          (shl           ) [ 001111100000000001111100000000000000000000000000]
tmp_22          (icmp          ) [ 000011000000000000011000000000000000000000000000]
StgValue_167    (br            ) [ 000000000000000000000000000000000000000000000000]
tmp_26          (zext          ) [ 000000000000000000000000000000000000000000000000]
tmp_27          (ashr          ) [ 000000000000000000000000000000000000000000000000]
tmp_102         (trunc         ) [ 001111100000000001111100000000000000000000000000]
tmp_98          (trunc         ) [ 001111100000000001111100000000000000000000000000]
StgValue_173    (br            ) [ 001111100000000001111100000000000000000000000000]
p_3             (select        ) [ 001111100000000001111100000000000000000000000000]
StgValue_175    (br            ) [ 001111100000000001111100000000000000000000000000]
StgValue_176    (br            ) [ 001111100000000001111100000000000000000000000000]
StgValue_177    (br            ) [ 001111100000000001111100000000000000000000000000]
StgValue_178    (br            ) [ 001111100000000001111100000000000000000000000000]
p_2             (select        ) [ 001111100000000001111100000000000000000000000000]
StgValue_180    (br            ) [ 001111100000000001111100000000000000000000000000]
StgValue_181    (br            ) [ 001111100000000001111100000000000000000000000000]
StgValue_182    (br            ) [ 001111100000000001111100000000000000000000000000]
p_Val2_2        (phi           ) [ 011111111111111100000111111111111111111111111000]
offset_V        (call          ) [ 000000000000001000000000000000000000000000001000]
tmp_32          (sext          ) [ 000000000000000000000000000000000000000000000000]
tmp_33          (sext          ) [ 000000000000000000000000000000000000000000000000]
r_V_1           (add           ) [ 000000000000000000000000000000000000000000000000]
OP1_V_cast      (sext          ) [ 010000000000000100000000000000000000000000000110]
r_V_4           (mul           ) [ 000000000000000000000000000000000000000000000000]
tmp_4           (partselect    ) [ 011000000000000000000000000000000000000000000011]
tmp_104         (bitselect     ) [ 011000000000000000000000000000000000000000000011]
StgValue_217    (br            ) [ 011000000000000000000000000000000000000000000011]
tmp_105         (trunc         ) [ 000000000000000000000000000000000000000000000000]
tmp_34          (icmp          ) [ 001000000000000000000000000000000000000000000001]
StgValue_220    (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
StgValue_221    (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
StgValue_222    (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
StgValue_223    (spectopmodule ) [ 000000000000000000000000000000000000000000000000]
StgValue_224    (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
ret_V_1         (add           ) [ 000000000000000000000000000000000000000000000000]
p_s             (select        ) [ 000000000000000000000000000000000000000000000000]
StgValue_227    (br            ) [ 000000000000000000000000000000000000000000000000]
p_1             (phi           ) [ 001000000000000000000000000000000000000000000001]
StgValue_229    (write         ) [ 000000000000000000000000000000000000000000000000]
StgValue_230    (ret           ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hwPhi_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwPhi_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hwSector_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwSector_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hwPhiGlobal_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwPhiGlobal_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phiOffSet"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i39.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_phi_hw_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i23P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="hwSector_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwSector_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="hwPhi_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="19" slack="0"/>
<pin id="94" dir="0" index="1" bw="19" slack="0"/>
<pin id="95" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwPhi_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_229_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="23" slack="0"/>
<pin id="101" dir="0" index="2" bw="23" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_229/47 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_Val2_2_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="19" slack="2"/>
<pin id="107" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_Val2_2_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="3"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="19" slack="2"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="4" bw="19" slack="2"/>
<pin id="115" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="19" slack="2"/>
<pin id="117" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="8" bw="1" slack="2"/>
<pin id="119" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="10" bw="19" slack="1"/>
<pin id="121" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="12" bw="1" slack="4"/>
<pin id="123" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="14" bw="19" slack="3"/>
<pin id="125" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="16" bw="19" slack="3"/>
<pin id="127" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="18" bw="19" slack="3"/>
<pin id="129" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="20" bw="1" slack="3"/>
<pin id="131" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="22" bw="19" slack="1"/>
<pin id="133" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="24" bw="19" slack="23"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/21 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_1_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="23" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="23" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/47 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_phiOffSet_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="19" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="offset_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign_1/7 v_assign/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_6/1 tmp_1/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 v_assign "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="19" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_21_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="19" slack="0"/>
<pin id="182" dir="0" index="1" bw="19" slack="0"/>
<pin id="183" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="op2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="19" slack="0"/>
<pin id="189" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="lhs_V_1_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_V_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_20_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ireg_V_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/17 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_95_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/17 "/>
</bind>
</comp>

<comp id="215" class="1004" name="isneg_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/17 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exp_tmp_V_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_97_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_97/17 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="53" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="52" slack="0"/>
<pin id="245" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="53" slack="0"/>
<pin id="251" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_1/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="man_V_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="53" slack="0"/>
<pin id="256" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="man_V_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="54" slack="0"/>
<pin id="262" dir="0" index="2" bw="54" slack="0"/>
<pin id="263" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/17 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_10_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="63" slack="0"/>
<pin id="269" dir="0" index="1" bw="63" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="273" class="1004" name="F2_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_17_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_18_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sh_amt_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="0" index="2" bw="12" slack="0"/>
<pin id="301" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/17 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_19_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sh_amt_1_cast1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast1/18 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sh_amt_1_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast/18 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_101_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="54" slack="1"/>
<pin id="319" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_25_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="1"/>
<pin id="322" dir="0" index="1" bw="12" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/18 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_31_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="19" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="0"/>
<pin id="328" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_31/18 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_24_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="1"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_29_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_30_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="54" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_30/18 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_103_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="54" slack="0"/>
<pin id="347" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_103/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_99_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="54" slack="1"/>
<pin id="351" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/18 "/>
</bind>
</comp>

<comp id="352" class="1004" name="ireg_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/18 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_92_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/18 "/>
</bind>
</comp>

<comp id="360" class="1004" name="isneg_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/18 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exp_tmp_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/18 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_94_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/18 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="53" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="52" slack="0"/>
<pin id="390" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Result_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="53" slack="0"/>
<pin id="396" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="man_V_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="53" slack="0"/>
<pin id="401" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/18 "/>
</bind>
</comp>

<comp id="404" class="1004" name="man_V_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="54" slack="0"/>
<pin id="407" dir="0" index="2" bw="54" slack="0"/>
<pin id="408" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/18 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="63" slack="0"/>
<pin id="414" dir="0" index="1" bw="63" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="418" class="1004" name="F2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_13_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_14_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/18 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sh_amt_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="0" index="2" bw="12" slack="0"/>
<pin id="446" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/18 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_15_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="0" index="1" bw="12" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sh_amt_cast2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast2/19 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sh_amt_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/19 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_100_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="54" slack="1"/>
<pin id="464" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_100/19 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_23_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="0" index="1" bw="12" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/19 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_28_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="19" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/19 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_22_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="1"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/19 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_26_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/19 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_27_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="54" slack="1"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_102_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="54" slack="0"/>
<pin id="492" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_98_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="54" slack="1"/>
<pin id="496" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="3"/>
<pin id="499" dir="0" index="1" bw="19" slack="0"/>
<pin id="500" dir="0" index="2" bw="19" slack="0"/>
<pin id="501" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/20 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="0" index="1" bw="19" slack="0"/>
<pin id="507" dir="0" index="2" bw="19" slack="0"/>
<pin id="508" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/20 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_32_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="19" slack="23"/>
<pin id="513" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/44 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_33_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="19" slack="1"/>
<pin id="517" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33/44 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="0"/>
<pin id="520" dir="0" index="1" bw="39" slack="0"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="0" index="3" bw="7" slack="0"/>
<pin id="523" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/46 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_104_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="39" slack="0"/>
<pin id="530" dir="0" index="2" bw="7" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/46 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_105_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="39" slack="0"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/46 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_34_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/46 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ret_V_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="23" slack="1"/>
<pin id="546" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/47 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="23" slack="1"/>
<pin id="551" dir="0" index="2" bw="23" slack="0"/>
<pin id="552" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/47 "/>
</bind>
</comp>

<comp id="555" class="1007" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="19" slack="0"/>
<pin id="557" dir="0" index="1" bw="19" slack="0"/>
<pin id="558" dir="0" index="2" bw="19" slack="0"/>
<pin id="559" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_1/44 OP1_V_cast/44 r_V_4/44 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_21_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="575" class="1005" name="op2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="19" slack="1"/>
<pin id="577" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="op2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_20_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_6_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="isneg_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="3"/>
<pin id="597" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="man_V_5_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="54" slack="1"/>
<pin id="602" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_10_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_17_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="615" class="1005" name="sh_amt_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="1"/>
<pin id="617" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_19_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_25_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="2"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_31_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="3"/>
<pin id="633" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_24_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_103_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="19" slack="3"/>
<pin id="642" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_99_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="19" slack="3"/>
<pin id="647" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="650" class="1005" name="isneg_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="2"/>
<pin id="652" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="655" class="1005" name="man_V_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="54" slack="1"/>
<pin id="657" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_12_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="670" class="1005" name="sh_amt_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="1"/>
<pin id="672" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_15_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_23_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_28_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="19" slack="2"/>
<pin id="688" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_22_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_102_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="19" slack="2"/>
<pin id="697" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_98_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="19" slack="2"/>
<pin id="702" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_3_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="19" slack="1"/>
<pin id="707" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="p_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="19" slack="1"/>
<pin id="712" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="offset_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="19" slack="1"/>
<pin id="717" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset_V "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_4_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="23" slack="1"/>
<pin id="722" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_104_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_34_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="84" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="135"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="136"><net_src comp="105" pin="1"/><net_sink comp="109" pin=8"/></net>

<net id="137"><net_src comp="105" pin="1"/><net_sink comp="109" pin=12"/></net>

<net id="138"><net_src comp="105" pin="1"/><net_sink comp="109" pin=20"/></net>

<net id="139"><net_src comp="109" pin="24"/><net_sink comp="105" pin=0"/></net>

<net id="149"><net_src comp="143" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="92" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="92" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="184"><net_src comp="92" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="86" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="210"><net_src comp="163" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="207" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="207" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="215" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="249" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="211" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="233" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="273" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="273" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="279" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="291" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="273" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="311" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="314" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="163" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="352" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="352" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="360" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="394" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="356" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="378" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="424" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="430" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="418" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="456" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="459" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="16" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="16" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="105" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="60" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="554"><net_src comp="548" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="560"><net_src comp="511" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="515" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="54" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="555" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="564"><net_src comp="555" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="565"><net_src comp="555" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="569"><net_src comp="167" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="175" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="578"><net_src comp="186" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="583"><net_src comp="203" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="588"><net_src comp="160" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="593"><net_src comp="160" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="598"><net_src comp="215" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="603"><net_src comp="259" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="610"><net_src comp="267" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="279" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="297" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="626"><net_src comp="305" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="320" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="325" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="109" pin=18"/></net>

<net id="639"><net_src comp="331" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="345" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="109" pin=16"/></net>

<net id="648"><net_src comp="349" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="109" pin=14"/></net>

<net id="653"><net_src comp="360" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="658"><net_src comp="404" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="665"><net_src comp="412" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="424" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="442" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="681"><net_src comp="450" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="465" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="470" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="109" pin=6"/></net>

<net id="694"><net_src comp="476" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="490" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="703"><net_src comp="494" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="708"><net_src comp="497" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="109" pin=22"/></net>

<net id="713"><net_src comp="504" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="109" pin=10"/></net>

<net id="718"><net_src comp="150" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="723"><net_src comp="518" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="730"><net_src comp="527" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="537" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="548" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hwPhiGlobal_V | {47 }
 - Input state : 
	Port: calc_phi_hw : hwPhi_V | {1 }
	Port: calc_phi_hw : hwSector_V | {1 }
  - Chain level:
	State 1
		StgValue_51 : 1
		tmp_6 : 1
		r_V_2 : 1
		offset_V : 2
	State 2
		tmp_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_95 : 1
		isneg_1 : 1
		exp_tmp_V_1 : 1
		tmp_7 : 2
		tmp_97 : 1
		tmp_8 : 2
		p_Result_1 : 3
		man_V_4 : 4
		man_V_5 : 5
		tmp_10 : 2
		StgValue_116 : 3
		F2_1 : 3
		tmp_17 : 4
		tmp_s : 4
		tmp_18 : 4
		sh_amt_1 : 5
		tmp_19 : 4
		StgValue_123 : 5
		StgValue_124 : 5
	State 18
		StgValue_131 : 1
		tmp_31 : 1
		StgValue_134 : 1
		tmp_29 : 1
		tmp_30 : 2
		tmp_103 : 3
		tmp_92 : 1
		isneg : 1
		exp_tmp_V : 1
		tmp_2 : 2
		tmp_94 : 1
		tmp_3 : 2
		p_Result_s : 3
		man_V_1 : 4
		man_V_2 : 5
		tmp_5 : 2
		StgValue_150 : 3
		F2 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
		sh_amt : 5
		tmp_15 : 4
		StgValue_157 : 5
		StgValue_158 : 5
	State 19
		StgValue_164 : 1
		tmp_28 : 1
		StgValue_167 : 1
		tmp_26 : 1
		tmp_27 : 2
		tmp_102 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		r_V_1 : 1
		OP1_V_cast : 2
		r_V_4 : 3
	State 45
	State 46
		tmp_4 : 1
		tmp_104 : 1
		StgValue_217 : 2
		tmp_105 : 1
		tmp_34 : 2
	State 47
		p_s : 1
		p_1 : 2
		StgValue_229 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_phiOffSet_fu_150    |    2    |    14   |  25.29  |   4474  |   9267  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  sitodp  |         grp_fu_160         |    0    |    0    |    0    |   412   |   461   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   dmul   |         grp_fu_155         |    0    |    11   |    0    |   456   |   238   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   ashr   |        tmp_30_fu_340       |    0    |    0    |    0    |    0    |   178   |
|          |        tmp_27_fu_485       |    0    |    0    |    0    |    0    |   178   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |       man_V_5_fu_259       |    0    |    0    |    0    |    0    |    54   |
|          |       sh_amt_1_fu_297      |    0    |    0    |    0    |    0    |    12   |
|          |       man_V_2_fu_404       |    0    |    0    |    0    |    0    |    54   |
|  select  |        sh_amt_fu_442       |    0    |    0    |    0    |    0    |    12   |
|          |         p_3_fu_497         |    0    |    0    |    0    |    0    |    19   |
|          |         p_2_fu_504         |    0    |    0    |    0    |    0    |    19   |
|          |         p_s_fu_548         |    0    |    0    |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |         op2_fu_186         |    0    |    0    |    0    |    0    |    19   |
|          |       man_V_4_fu_253       |    0    |    0    |    0    |    0    |    53   |
|          |         F2_1_fu_273        |    0    |    0    |    0    |    0    |    12   |
|    sub   |        tmp_18_fu_291       |    0    |    0    |    0    |    0    |    12   |
|          |       man_V_1_fu_398       |    0    |    0    |    0    |    0    |    53   |
|          |          F2_fu_418         |    0    |    0    |    0    |    0    |    12   |
|          |        tmp_14_fu_436       |    0    |    0    |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|    shl   |        tmp_31_fu_325       |    0    |    0    |    0    |    0    |    48   |
|          |        tmp_28_fu_470       |    0    |    0    |    0    |    0    |    48   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        tmp_10_fu_267       |    0    |    0    |    0    |    0    |    22   |
|          |        tmp_17_fu_279       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_19_fu_305       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_25_fu_320       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_24_fu_331       |    0    |    0    |    0    |    0    |    5    |
|   icmp   |        tmp_5_fu_412        |    0    |    0    |    0    |    0    |    22   |
|          |        tmp_12_fu_424       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_15_fu_450       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_23_fu_465       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_22_fu_476       |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_34_fu_537       |    0    |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        r_V_2_fu_196        |    0    |    0    |    0    |    0    |    5    |
|    add   |        tmp_s_fu_285        |    0    |    0    |    0    |    0    |    12   |
|          |        tmp_13_fu_430       |    0    |    0    |    0    |    0    |    12   |
|          |       ret_V_1_fu_543       |    0    |    0    |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|    xor   |         r_V_fu_180         |    0    |    0    |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  addmul  |         grp_fu_555         |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   read   | hwSector_V_read_read_fu_86 |    0    |    0    |    0    |    0    |    0    |
|          |   hwPhi_V_read_read_fu_92  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   write  |  StgValue_229_write_fu_98  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |         tmp_fu_167         |    0    |    0    |    0    |    0    |    0    |
| bitselect|       isneg_1_fu_215       |    0    |    0    |    0    |    0    |    0    |
|          |        isneg_fu_360        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_104_fu_527       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        tmp_21_fu_175       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_20_fu_203       |    0    |    0    |    0    |    0    |    0    |
|          |    sh_amt_1_cast1_fu_311   |    0    |    0    |    0    |    0    |    0    |
|   sext   |    sh_amt_1_cast_fu_314    |    0    |    0    |    0    |    0    |    0    |
|          |     sh_amt_cast2_fu_456    |    0    |    0    |    0    |    0    |    0    |
|          |     sh_amt_cast_fu_459     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_32_fu_511       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_33_fu_515       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     lhs_V_1_cast_fu_192    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_7_fu_233        |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_1_fu_249     |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_29_fu_336       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_2_fu_378        |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_s_fu_394     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_26_fu_481       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        tmp_95_fu_211       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_97_fu_237       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_101_fu_317       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_103_fu_345       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_99_fu_349       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_92_fu_356       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_94_fu_382       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_100_fu_462       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_102_fu_490       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_98_fu_494       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_105_fu_534       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     exp_tmp_V_1_fu_223     |    0    |    0    |    0    |    0    |    0    |
|partselect|      exp_tmp_V_fu_368      |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_4_fu_518        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|        tmp_8_fu_241        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_386        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    2    |    26   |  25.29  |   5342  |  10952  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| isneg_1_reg_595|    1   |
|  isneg_reg_650 |    1   |
| man_V_2_reg_655|   54   |
| man_V_5_reg_600|   54   |
|offset_V_reg_715|   19   |
|   op2_reg_575  |   19   |
|   p_1_reg_140  |   23   |
|   p_2_reg_710  |   19   |
|   p_3_reg_705  |   19   |
|p_Val2_2_reg_105|   19   |
|     reg_163    |   64   |
|sh_amt_1_reg_615|   12   |
| sh_amt_reg_670 |   12   |
| tmp_102_reg_695|   19   |
| tmp_103_reg_640|   19   |
| tmp_104_reg_727|    1   |
| tmp_10_reg_607 |    1   |
| tmp_12_reg_666 |    1   |
| tmp_15_reg_678 |    1   |
| tmp_17_reg_611 |    1   |
| tmp_19_reg_623 |    1   |
|  tmp_1_reg_590 |   64   |
| tmp_20_reg_580 |   32   |
| tmp_21_reg_570 |   32   |
| tmp_22_reg_691 |    1   |
| tmp_23_reg_682 |    1   |
| tmp_24_reg_636 |    1   |
| tmp_25_reg_627 |    1   |
| tmp_28_reg_686 |   19   |
| tmp_31_reg_631 |   19   |
| tmp_34_reg_731 |    1   |
|  tmp_4_reg_720 |   23   |
|  tmp_5_reg_662 |    1   |
|  tmp_6_reg_585 |   64   |
| tmp_98_reg_700 |   19   |
| tmp_99_reg_645 |   19   |
|   tmp_reg_566  |    1   |
+----------------+--------+
|      Total     |   658  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_Val2_2_reg_105 |  p0  |   2  |  19  |   38   ||    19   |
|    grp_fu_155    |  p0  |   2  |  64  |   128  ||    64   |
|    grp_fu_160    |  p0  |   4  |  19  |   76   ||    19   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   242  ||  2.676  ||   102   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   26   |   25   |  5342  |  10952 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   102  |
|  Register |    -   |    -   |    -   |   658  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   26   |   27   |  6000  |  11054 |
+-----------+--------+--------+--------+--------+--------+
