Generating HDL for page 45.20.07.1 CONSOLE CYCLE CTRL MATRIX OUTPUT at 10/30/2020 2:10:54 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_20_07_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT_tb.vhdl, generating default test bench code.
Removed 6 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2H to ignored block(s) or identical signal names
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of PS_CONS_MX_Y1_POS,PS_CONS_MX_X4_POS
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_R
	and inputs of OUT_4C_NoPin
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_NoPin
	and inputs of PS_CONS_MX_Y2_POS,PS_CONS_MX_X4_POS
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_D
	and inputs of OUT_4D_NoPin
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of PS_CONS_MX_Y3_POS,PS_CONS_MX_X4_POS
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_H
	and inputs of PS_CONS_MX_X4_POS,PS_CONS_MX_Y4_POS
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_A
	and inputs of OUT_4F_H
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of PS_CONS_MX_X4_POS,PS_CONS_MX_Y5_POS
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_NoPin
	and inputs of PS_CONS_MX_X4_POS,PS_CONS_MX_Y6_POS
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_R
	and inputs of OUT_4H_NoPin
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_19_POS
	from gate output OUT_2C_R
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_20_POS
	from gate output OUT_2D_D
Generating output sheet edge signal assignment to 
	signal MS_CONS_MX_21_POS
	from gate output OUT_4E_C
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_22_POS
	from gate output OUT_2F_A
Generating output sheet edge signal assignment to 
	signal MS_CONS_MX_23_POS
	from gate output OUT_4G_D
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_24_POS
	from gate output OUT_2H_R
