#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct 10 18:48:35 2020
# Process ID: 17229
# Current directory: /home/diego/Escritorio/CEP/Practica2/PS2/PS2.runs/synth_1
# Command line: vivado -log Unidad_Operativa.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Unidad_Operativa.tcl
# Log file: /home/diego/Escritorio/CEP/Practica2/PS2/PS2.runs/synth_1/Unidad_Operativa.vds
# Journal file: /home/diego/Escritorio/CEP/Practica2/PS2/PS2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Unidad_Operativa.tcl -notrace
Command: synth_design -top Unidad_Operativa -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17253 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.645 ; gain = 0.000 ; free physical = 1253 ; free virtual = 6311
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Unidad_Operativa' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:48]
INFO: [Synth 8-3491] module 'detector_flancos' declared at '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:34' bound to instance 'inst_detector_flancos' of component 'detector_flancos' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:101]
INFO: [Synth 8-638] synthesizing module 'detector_flancos' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'detector_flancos' (1#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-3491] module 'reg_desplazamiento' declared at '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:34' bound to instance 'inst_reg_desplaza' of component 'reg_desplazamiento' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:107]
INFO: [Synth 8-638] synthesizing module 'reg_desplazamiento' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_desplazamiento' (2#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
INFO: [Synth 8-3491] module 'contador_estados' declared at '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:34' bound to instance 'inst_contador_estados' of component 'contador_estados' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:117]
INFO: [Synth 8-638] synthesizing module 'contador_estados' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element tc_reg was removed.  [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'contador_estados' (3#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:34' bound to instance 'inst_reg' of component 'Reg' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Reg' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Detector_paridad' declared at '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:34' bound to instance 'inst_detector_paridad' of component 'Detector_paridad' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Detector_paridad' [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Detector_paridad' (5#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Operativa' (6#1) [/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.508 ; gain = 3.863 ; free physical = 1265 ; free virtual = 6322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.508 ; gain = 3.863 ; free physical = 1264 ; free virtual = 6322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.512 ; gain = 11.867 ; free physical = 1265 ; free virtual = 6322
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.520 ; gain = 19.875 ; free physical = 1251 ; free virtual = 6309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detector_flancos 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_desplazamiento 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador_estados 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Detector_paridad 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1089 ; free virtual = 6147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1089 ; free virtual = 6147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1088 ; free virtual = 6146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     1|
|5     |LUT4 |     4|
|6     |FDCE |    10|
|7     |FDRE |    17|
|8     |IBUF |     7|
|9     |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |    58|
|2     |  inst_contador_estados |contador_estados   |     8|
|3     |  inst_detector_flancos |detector_flancos   |     3|
|4     |  inst_detector_paridad |Detector_paridad   |     5|
|5     |  inst_reg              |Reg                |     8|
|6     |  inst_reg_desplaza     |reg_desplazamiento |    12|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1087 ; free virtual = 6146
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.340 ; gain = 150.695 ; free physical = 1089 ; free virtual = 6148
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.348 ; gain = 150.695 ; free physical = 1089 ; free virtual = 6148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.367 ; gain = 0.000 ; free physical = 1005 ; free virtual = 6063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.367 ; gain = 281.859 ; free physical = 1062 ; free virtual = 6121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.367 ; gain = 0.000 ; free physical = 1062 ; free virtual = 6121
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/diego/Escritorio/CEP/Practica2/PS2/PS2.runs/synth_1/Unidad_Operativa.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Unidad_Operativa_utilization_synth.rpt -pb Unidad_Operativa_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 10 18:48:49 2020...
