<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4761" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4761{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4761{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4761{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4761{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_4761{left:540px;bottom:998px;letter-spacing:-0.12px;}
#t6_4761{left:540px;bottom:976px;letter-spacing:-0.12px;}
#t7_4761{left:540px;bottom:959px;letter-spacing:-0.11px;}
#t8_4761{left:540px;bottom:943px;letter-spacing:-0.13px;}
#t9_4761{left:190px;bottom:918px;letter-spacing:-0.14px;}
#ta_4761{left:540px;bottom:918px;letter-spacing:-0.12px;}
#tb_4761{left:190px;bottom:894px;letter-spacing:-0.2px;}
#tc_4761{left:540px;bottom:894px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_4761{left:540px;bottom:872px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#te_4761{left:540px;bottom:855px;letter-spacing:-0.11px;}
#tf_4761{left:540px;bottom:834px;letter-spacing:-0.11px;}
#tg_4761{left:540px;bottom:817px;letter-spacing:-0.1px;}
#th_4761{left:190px;bottom:793px;letter-spacing:-0.19px;}
#ti_4761{left:540px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4761{left:540px;bottom:771px;letter-spacing:-0.11px;}
#tk_4761{left:540px;bottom:755px;letter-spacing:-0.11px;}
#tl_4761{left:540px;bottom:733px;letter-spacing:-0.11px;}
#tm_4761{left:540px;bottom:716px;letter-spacing:-0.1px;}
#tn_4761{left:190px;bottom:692px;letter-spacing:-0.14px;}
#to_4761{left:540px;bottom:692px;letter-spacing:-0.14px;}
#tp_4761{left:190px;bottom:668px;letter-spacing:-0.18px;}
#tq_4761{left:540px;bottom:668px;letter-spacing:-0.11px;}
#tr_4761{left:540px;bottom:646px;letter-spacing:-0.11px;}
#ts_4761{left:540px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tt_4761{left:540px;bottom:608px;letter-spacing:-0.11px;}
#tu_4761{left:540px;bottom:591px;letter-spacing:-0.1px;}
#tv_4761{left:190px;bottom:567px;letter-spacing:-0.21px;}
#tw_4761{left:540px;bottom:567px;letter-spacing:-0.11px;word-spacing:-1.22px;}
#tx_4761{left:540px;bottom:545px;letter-spacing:-0.11px;}
#ty_4761{left:540px;bottom:529px;letter-spacing:-0.11px;}
#tz_4761{left:540px;bottom:512px;letter-spacing:-0.11px;}
#t10_4761{left:540px;bottom:490px;letter-spacing:-0.11px;}
#t11_4761{left:540px;bottom:474px;letter-spacing:-0.1px;}
#t12_4761{left:190px;bottom:449px;letter-spacing:-0.2px;}
#t13_4761{left:540px;bottom:449px;letter-spacing:-0.12px;}
#t14_4761{left:540px;bottom:428px;letter-spacing:-0.12px;}
#t15_4761{left:540px;bottom:411px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_4761{left:540px;bottom:389px;letter-spacing:-0.11px;}
#t17_4761{left:540px;bottom:373px;letter-spacing:-0.1px;}
#t18_4761{left:190px;bottom:348px;letter-spacing:-0.2px;}
#t19_4761{left:540px;bottom:348px;letter-spacing:-0.14px;}
#t1a_4761{left:190px;bottom:324px;letter-spacing:-0.18px;}
#t1b_4761{left:540px;bottom:324px;letter-spacing:-0.11px;}
#t1c_4761{left:540px;bottom:302px;letter-spacing:-0.11px;}
#t1d_4761{left:540px;bottom:286px;letter-spacing:-0.11px;}
#t1e_4761{left:540px;bottom:264px;letter-spacing:-0.11px;}
#t1f_4761{left:540px;bottom:247px;letter-spacing:-0.1px;}
#t1g_4761{left:190px;bottom:223px;letter-spacing:-0.21px;}
#t1h_4761{left:540px;bottom:223px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4761{left:540px;bottom:202px;letter-spacing:-0.11px;}
#t1j_4761{left:540px;bottom:185px;letter-spacing:-0.11px;}
#t1k_4761{left:540px;bottom:168px;letter-spacing:-0.12px;}
#t1l_4761{left:540px;bottom:147px;letter-spacing:-0.11px;}
#t1m_4761{left:540px;bottom:130px;letter-spacing:-0.1px;}
#t1n_4761{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1o_4761{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1p_4761{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1q_4761{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1r_4761{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1s_4761{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t1t_4761{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1u_4761{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1v_4761{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4761{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4761{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4761{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4761{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4761{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4761" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4761Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4761" style="-webkit-user-select: none;"><object width="935" height="1210" data="4761/4761.svg" type="image/svg+xml" id="pdf4761" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4761" class="t s1_4761">Vol. 4 </span><span id="t2_4761" class="t s1_4761">2-239 </span>
<span id="t3_4761" class="t s2_4761">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4761" class="t s3_4761">11 </span><span id="t5_4761" class="t s3_4761">Package-Level PL2 Power Limiting Status (R0) </span>
<span id="t6_4761" class="t s3_4761">When set, frequency is reduced below the operating </span>
<span id="t7_4761" class="t s3_4761">system request due to package-level power limiting </span>
<span id="t8_4761" class="t s3_4761">PL2. </span>
<span id="t9_4761" class="t s3_4761">15:12 </span><span id="ta_4761" class="t s3_4761">Reserved </span>
<span id="tb_4761" class="t s3_4761">16 </span><span id="tc_4761" class="t s3_4761">PROCHOT Log </span>
<span id="td_4761" class="t s3_4761">When set, indicates that the PROCHOT Status bit has </span>
<span id="te_4761" class="t s3_4761">asserted since the log bit was last cleared. </span>
<span id="tf_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="tg_4761" class="t s3_4761">writing 0. </span>
<span id="th_4761" class="t s3_4761">17 </span><span id="ti_4761" class="t s3_4761">Thermal Log </span>
<span id="tj_4761" class="t s3_4761">When set, indicates that the Thermal Status bit has </span>
<span id="tk_4761" class="t s3_4761">asserted since the log bit was last cleared. </span>
<span id="tl_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="tm_4761" class="t s3_4761">writing 0. </span>
<span id="tn_4761" class="t s3_4761">19:18 </span><span id="to_4761" class="t s3_4761">Reserved </span>
<span id="tp_4761" class="t s3_4761">20 </span><span id="tq_4761" class="t s3_4761">Graphics Driver Log </span>
<span id="tr_4761" class="t s3_4761">When set, indicates that the Graphics Driver Status </span>
<span id="ts_4761" class="t s3_4761">bit has asserted since the log bit was last cleared. </span>
<span id="tt_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="tu_4761" class="t s3_4761">writing 0. </span>
<span id="tv_4761" class="t s3_4761">21 </span><span id="tw_4761" class="t s3_4761">Autonomous Utilization-Based Frequency Control Log </span>
<span id="tx_4761" class="t s3_4761">When set, indicates that the Autonomous Utilization- </span>
<span id="ty_4761" class="t s3_4761">Based Frequency Control Status bit has asserted </span>
<span id="tz_4761" class="t s3_4761">since the log bit was last cleared. </span>
<span id="t10_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="t11_4761" class="t s3_4761">writing 0. </span>
<span id="t12_4761" class="t s3_4761">22 </span><span id="t13_4761" class="t s3_4761">VR Therm Alert Log </span>
<span id="t14_4761" class="t s3_4761">When set, indicates that the VR Therm Alert Status </span>
<span id="t15_4761" class="t s3_4761">bit has asserted since the log bit was last cleared. </span>
<span id="t16_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="t17_4761" class="t s3_4761">writing 0. </span>
<span id="t18_4761" class="t s3_4761">23 </span><span id="t19_4761" class="t s3_4761">Reserved </span>
<span id="t1a_4761" class="t s3_4761">24 </span><span id="t1b_4761" class="t s3_4761">Electrical Design Point Log </span>
<span id="t1c_4761" class="t s3_4761">When set, indicates that the EDP Status bit has </span>
<span id="t1d_4761" class="t s3_4761">asserted since the log bit was last cleared. </span>
<span id="t1e_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="t1f_4761" class="t s3_4761">writing 0. </span>
<span id="t1g_4761" class="t s3_4761">25 </span><span id="t1h_4761" class="t s3_4761">Core Power Limiting Log </span>
<span id="t1i_4761" class="t s3_4761">When set, indicates that the Core Power Limiting </span>
<span id="t1j_4761" class="t s3_4761">Status bit has asserted since the log bit was last </span>
<span id="t1k_4761" class="t s3_4761">cleared. </span>
<span id="t1l_4761" class="t s3_4761">This log bit will remain set until cleared by software </span>
<span id="t1m_4761" class="t s3_4761">writing 0. </span>
<span id="t1n_4761" class="t s4_4761">Table 2-30. </span><span id="t1o_4761" class="t s4_4761">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1p_4761" class="t s5_4761">Register </span>
<span id="t1q_4761" class="t s5_4761">Address </span><span id="t1r_4761" class="t s5_4761">Register Name / Bit Fields </span><span id="t1s_4761" class="t s5_4761">Scope </span><span id="t1t_4761" class="t s5_4761">Bit Description </span>
<span id="t1u_4761" class="t s5_4761">Hex </span><span id="t1v_4761" class="t s5_4761">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
