{
    "sym.nss_crypto_debugfs_add_session": {
        "function_address": "0x08002534",
        "instructions": [
            "push {r4, r5, r6, r7, r8, sb, lr}",
            "mov sb, 0x44",
            "mla sb, sb, r1, r0",
            "ldr r3, [r0, 0xc0]",
            "sub sp, sp, 0x44",
            "mov r5, r0",
            "cmp r3, 0",
            "mov r6, r1",
            "add sb, sb, 0xd0",
            "add r4, sb, 4",
            "bne 0x8002580",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r1, [0x08002770]",
            "mov r2, 0xa5",
            "ldr r0, [0x08002774]",
            "bl printk",
            "b 0x8002768",
            "mov r0, r1",
            "bl nss_crypto_get_cipher",
            "mov r8, r0",
            "mov r0, r6",
            "bl nss_crypto_get_auth",
            "mov r1, 0x40",
            "mov r7, r0",
            "mov r0, sp",
            "bl __memzero",
            "mov r1, 0x40",
            "ldr r2, [0x08002778]",
            "mov r3, r6",
            "mov r0, sp",
            "bl scnprintf",
            "mov r0, sp",
            "ldr r1, [r5, 0xc4]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "str r0, [r4, 0x30]",
            "bne 0x80025ec",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r0, [0x0800277c]",
            "mov r2, 0xb1",
            "ldr r1, [0x08002770]",
            "b 0x8002628",
            "add r1, sb, 0x24",
            "bl fcn.080022c0",
            "ldr r1, [r5, 0xc8]",
            "mov r0, sp",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "mov r1, r0",
            "str r0, [r4, 0x34]",
            "bne 0x8002630",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r0, [0x08002780]",
            "mov r2, 0xbf",
            "ldr r1, [0x08002770]",
            "mov r3, sp",
            "b printk",
            "ldr r0, [0x08002784]",
            "bl debugfs_create_dir",
            "subs r2, r0, 0",
            "bne 0x800265c",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r0, [0x08002788]",
            "mov r2, 0xc8",
            "ldr r1, [0x08002770]",
            "b 0x8002628",
            "cmp r8, 4",
            "ldrls pc, [pc, r8, lsl 2]",
            "b net_ratelimit",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x80026d0",
            "ldr r0, [0x080027a0]",
            "mov r2, 0xe7",
            "ldr r1, [0x08002770]",
            "mov r3, r8",
            "bl printk",
            "ldr r0, [0x080027a4]",
            "ldr r1, [r4, 0x34]",
            "bl debugfs_create_dir",
            "subs r2, r0, 0",
            "bne 0x8002700",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r0, [0x080027a8]",
            "mov r2, 0xf0",
            "ldr r1, [0x08002770]",
            "b 0x8002628",
            "cmp r7, 3",
            "ldrls pc, [pc, r7, lsl 2]",
            "b net_ratelimit",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8002768",
            "ldr r0, [0x080027b4]",
            "movw r2, 0x10b",
            "ldr r1, [0x08002770]",
            "mov r3, r7",
            "bl printk",
            "add sp, sp, 0x44",
            "pop {r4, r5, r6, r7, r8, sb, pc}",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, ror r2",
            "andeq r0, r0, r6, lsr r0",
            "andeq r0, r0, r2, lsl 5",
            "strdeq r0, r1, [r0], -ip",
            "andeq r0, r0, r4, asr 2",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, ror r2",
            "andeq r0, r0, r6, lsr r0",
            "andeq r0, r0, r2, lsl 5",
            "andeq r0, r0, r7, lsr r1",
            "andeq r0, r0, sl, asr 2",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, lsr 12",
            "strheq r0, [r0], -r4",
            "andeq r0, r0, r2, lsr r6",
            "andeq r0, r0, r4, lsl 6",
            "andeq r0, r0, sp, asr r3",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, lsr 12",
            "ldrdeq r0, r1, [r0], -r4",
            "andeq r0, r0, r2, lsr r6",
            "andeq r0, r0, r6, lsl 10",
            "andeq r0, r0, r3, ror r4",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, lsr 12",
            "andeq r0, r0, r8, ror 3",
            "andeq r0, r0, r2, lsr r6",
            "andeq r0, r0, fp, lsr r5",
            "strdeq r0, r1, [r0], -r6",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, lsr 12",
            "andeq r0, r0, r3, lsl 4",
            "andeq r0, r0, r2, lsr r6",
            "andeq r0, r0, pc, ror 10",
            "andeq r0, r0, r1, ror 4",
            "andeq r0, r0, r0",
            "andeq r0, r0, r3, lsr 12",
            "andeq r0, r0, ip, lsr r2",
            "andeq r0, r0, r2, lsr r6",
            "andeq r0, r0, r1, lsr 11",
            "andeq r0, r0, r0, lsl r4",
            "andeq r0, r0, r0",
            "andeq r0, r0, fp, asr 30",
            "andeq r0, r0, r4, lsl r3",
            "andeq r0, r0, sl, asr pc",
            "andeq r0, r0, sb, lsl ip",
            "andeq r0, r0, pc, lsr 1",
            "andeq r0, r0, r0",
            "andeq r0, r0, fp, asr 30",
            "andeq r0, r0, r4, lsl r3",
            "andeq r0, r0, sl, asr pc",
            "andeq r0, r0, r5, ror ip",
            "andeq r0, r0, r7, asr 1",
            "andeq r0, r0, r0",
            "andeq r0, r0, fp, asr 30",
            "andeq r0, r0, r2, asr 6",
            "andeq r0, r0, sl, asr pc",
            "andeq r0, r0, sb, lsr 30",
            "ldrdeq r0, r1, [r0], -sl",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "svcpl 0x616371",
            "svcpl 0x73736e",
            "rsbsvc r7, sb, r3, ror 4",
            "andeq r6, r0, r4, ror pc",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r8",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r0, lsl r0",
            "adcshi r0, r1, sb, lsr 15",
            "ldrdeq r0, r1, [r0], -ip",
            "strhthi fp, [sl], r0",
            "andeq r0, r0, r0, lsl 3",
            "adcshi r0, r1, sb, lsr 17",
            "andeq r0, r0, ip, lsr 3",
            "adcshi r0, r1, lr, lsr 7",
            "andeq r0, r0, r0, lsr 6",
            "adcshi r0, r1, sp, lsr 15",
            "andeq r0, r0, r0, lsr 10",
            "adcshi r0, r1, sl, lsr 7",
            "andeq r0, r0, r4, ror 12",
            "strhthi fp, [r8], r0",
            "muleq r0, r0, r6",
            "strhthi fp, [ip], r0",
            "andeq r0, r0, r4, lsl 15",
            "strhthi fp, [ip], r0",
            "andeq r0, r0, ip, lsl 16",
            "adcshi r0, r1, sl, lsr 7",
            "andeq r0, r0, ip, lsr sb",
            "strhthi fp, [r8], r0",
            "muleq r0, ip, sb",
            "adcshi r5, r2, r8, lsr 19",
            "andeq r0, r0, r4, asr 20",
            "adcshi r5, r2, sl, lsr 19",
            "andeq r0, r0, r8, ror 22",
            "strhhi r0, [r4], r0",
            "ldrdeq r0, r1, [r0], -r0",
            "ldrhthi fp, [r0], r0",
            "ldrdeq r0, r1, [r0], -r8",
            "ldrhthi fp, [r0], r0",
            "strdeq r0, r1, [r0], -r0",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r8, lsl 24",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r0, lsr ip",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r8, asr ip",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r4, ror ip",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, ip, lsl 25",
            "ldrhthi fp, [r0], r0",
            "andeq r0, r0, r4, lsr 25",
            "strhhi sl, [r8], -r0",
            "andeq r1, r0, r8, asr 32",
            "strhthi fp, [r8], r0",
            "ldrdeq r1, r2, [r0], -r8",
            "adcshi r0, r1, sb, lsr 17",
            "andeq r1, r0, r8, lsr r2",
            "strhhi sl, [r4], -r0",
            "andeq r1, r0, r0, asr r5",
            "strhthi fp, [sl], r0",
            "andeq r1, r0, r0, asr 11",
            "adcshi r0, r1, lr, lsr 7",
            "andeq r1, r0, r0, lsr 16",
            "ldrhthi fp, [r0], r0",
            "andeq r1, r0, r4, lsl 17",
            "ldrhthi fp, [r0], r0",
            "andeq r1, r0, ip, lsl 17",
            "ldrhthi fp, [r0], r0",
            "strheq r1, [r0], -r8",
            "ldrhthi fp, [r0], r0",
            "andeq r1, r0, r8, asr 17",
            "ldrhhi sl, [r8], -r0",
            "andeq r1, r0, ip, ror 20",
            "ldrhhi sl, [r7], -r0",
            "andeq r2, r0, ip, lsl r0",
            "strhhi sl, [r4], -r0",
            "andeq r2, r0, r0, ror 3",
            "strhthi fp, [ip], r0",
            "andeq r2, r0, ip, lsl 5",
            "strhthi fp, [sl], r0",
            "andeq r2, r0, r4, ror 5",
            "strhthi fp, [sl], r0",
            "andeq r2, r0, ip, lsr r4",
            "strhhi sl, [pc], -r0",
            "andeq r2, r0, r0, lsl 10",
            "ldrhhi sl, [r0], -r0",
            "andeq r2, r0, r4, lsl 15",
            "adcshi r0, r1, sb, lsr 17",
            "andeq r2, r0, ip, lsl 16",
            "adcshi r0, r1, sp, lsr 15",
            "andeq r2, r0, r4, ror 17",
            "andeq r0, r0, r0",
            "andeq r2, r0, r0, lsl sb",
            "ldrhhi sl, [r2], -r0",
            "muleq r0, r8, sp",
            "adcshi r0, r1, sl, lsr 7",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "invalid",
            "invalid",
            "invalid",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0",
            "andeq r0, r0, r0"
        ]
    },
    "fcn.080022c0": {
        "function_address": "0x080022c0",
        "instructions": [
            "push {r4, r5, r6, lr}",
            "mov r5, r0",
            "mov r4, r1",
            "mov r2, r5",
            "mov r3, r4",
            "mov r1, 0x124",
            "ldr r0, [0x0800230c]",
            "bl debugfs_create_u32",
            "mov r2, r5",
            "add r3, r4, 4",
            "mov r1, 0x124",
            "ldr r0, [0x08002310]",
            "bl debugfs_create_u32",
            "mov r2, r5",
            "add r3, r4, 8",
            "ldr r0, [0x08002314]",
            "mov r1, 0x124",
            "pop {r4, r5, r6, lr}",
            "b debugfs_create_u32"
        ]
    },
    "sym.nss_crypto_idx_free": {
        "function_address": "0x080018fc",
        "instructions": [
            "push {r4, r5, r6, r7, r8, sb, lr}",
            "sub sp, sp, 0x64",
            "mov r1, 0x24",
            "mov r6, r0",
            "add r0, sp, 0x14",
            "bl __memzero",
            "add r0, sp, 0x38",
            "mov r1, 0x28",
            "bl __memzero",
            "ldr r0, [0x08001a84]",
            "bl _raw_spin_lock",
            "ldr r2, [0x08001a88]",
            "mov r3, 0",
            "add ip, sp, 0x18",
            "str r3, [sp, 0x14]",
            "add lr, r2, 0x40",
            "str r3, [sp, 0x38]",
            "add r3, r2, 0x20",
            "str r2, [sp, 0x3c]",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001948",
            "ldr r3, [0x08001a8c]",
            "add ip, sp, 0x40",
            "add lr, r3, 0x20",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001974",
            "ldr r4, [0x08001a90]",
            "mov r5, 0x44",
            "mov r1, 0",
            "mov sb, 0x330",
            "mla r5, r5, r6, r4",
            "mov r8, r4",
            "add r5, r5, 0xd4",
            "mov r0, r5",
            "bl nss_crypto_update_cipher_info",
            "mov r3, 0",
            "mov r7, r3",
            "mov r2, 2",
            "str r3, [r5, 0x10]",
            "str r3, [r5, 0x14]",
            "str r3, [r5, 0x1c]",
            "str r2, [r5, 0x2c]",
            "strh r3, [r5, 0x38]",
            "ldr r3, [r4, 0x14]",
            "ldr r5, [0x08001a90]",
            "cmp r7, r3",
            "bhs 0x8001a08",
            "ldr r0, [r8, 0xa4]",
            "mov r1, r6",
            "add r2, sp, 0x14",
            "add r3, sp, 0x38",
            "mla r0, sb, r7, r0",
            "bl fcn.08000cd8",
            "add r7, r7, 1",
            "b 0x80019d8",
            "mov r0, r6",
            "mov r1, r5",
            "bl _clear_bit",
            "ldr r3, [r5, 0x10]",
            "add r0, r5, 0x20",
            "sub r3, r3, 1",
            "str r3, [r5, 0x10]",
            "bl _raw_spin_unlock",
            "pldw [r5, 0xb8]",
            "add r3, r5, 0xb8",
            "ldrex r2, [r3]",
            "add r2, r2, 1",
            "strex r1, r2, [r3]",
            "teq r1, 0",
            "bne 0x8001a30",
            "ldr r0, [0x08001a94]",
            "ldrh r3, [r0, 0x2a]",
            "tst r3, 4",
            "beq 0x8001a7c",
            "ldr r3, [r4, 0x10]",
            "add r0, r0, 0x18",
            "str r6, [sp]",
            "ldr r1, [0x08001a98]",
            "str r3, [sp, 4]",
            "mov r3, 0x40",
            "ldr r2, [0x08001a9c]",
            "str r3, [sp, 8]",
            "movw r3, 0x473",
            "bl __dynamic_pr_debug",
            "add sp, sp, 0x64",
            "pop {r4, r5, r6, r7, r8, sb, pc}"
        ]
    },
    "fcn.08000cd8": {
        "function_address": "0x08000cd8",
        "instructions": [
            "push {r4, r5, r6, r7, r8, sb, sl, fp, lr}",
            "mov r7, r3",
            "mov r3, 0xc",
            "mov r5, r0",
            "mul r1, r3, r1",
            "sub sp, sp, 0x24",
            "mov r8, r2",
            "add r1, r1, 0x20",
            "add r6, r0, r1",
            "ldrh sb, [r0, r1]",
            "ldr r0, [r0, 0x14]",
            "ldmib r6, {r1, r4}",
            "cmp r0, 0",
            "beq 0x8000d24",
            "ldr r3, [r0, 0x118]",
            "ldr r2, [0x0800106c]",
            "cmp r3, 0",
            "moveq r3, r2",
            "b 0x8000d28",
            "ldr r3, [0x0800106c]",
            "ldr ip, [r3, 0x14]",
            "cmp ip, 0",
            "beq 0x8000d48",
            "mov r3, 0",
            "movw r2, 0x51e0",
            "str r3, [sp]",
            "mov r3, 2",
            "blx ip",
            "ldr ip, [r5]",
            "lsl r1, sb, 5",
            "mvn r0, 0",
            "str r0, [r4, 8]",
            "add r3, ip, 0x1a400",
            "add lr, ip, 0x1a000",
            "bic r3, r3, 0xff000000",
            "str r3, [r4]",
            "orr r3, r1, 0xe0000",
            "add r2, lr, 0x200",
            "orr r3, r3, 0xe",
            "str r3, [r4, 4]",
            "ldr r3, [r8]",
            "bic r2, r2, 0xff000000",
            "str r0, [r4, 0x18]",
            "str r2, [r4, 0x10]",
            "add r2, lr, 0x300",
            "str r3, [r4, 0x14]",
            "bic r2, r2, 0xff000000",
            "ldr r3, [r7]",
            "str r2, [r4, 0x20]",
            "mov r2, 0",
            "str r0, [r4, 0x28]",
            "str r3, [r4, 0x24]",
            "ldr r3, [r8]",
            "adds r3, r3, 0",
            "mvnne r3, 0",
            "str r3, [r4, 0x18]",
            "ldr r3, [r7]",
            "str r0, [r4, 0x54]",
            "adds r3, r3, 0",
            "str r0, [r4, 0x58]",
            "mvnne r3, 0",
            "str r3, [r4, 0x28]",
            "add r3, lr, 0x21c",
            "add lr, lr, 0x310",
            "bic r3, r3, 0xff000000",
            "str r3, [r4, 0x50]",
            "mov r3, r4",
            "ldr sb, [r7, 4]",
            "add sl, lr, r2",
            "bic sl, sl, 0xff000000",
            "add r3, r3, 0x10",
            "ldr sb, [sb, r2]",
            "add r2, r2, 4",
            "str r0, [r3, 0x58]",
            "str sl, [r3, 0x50]",
            "str sb, [r3, 0x54]",
            "ldr sb, [r7]",
            "adds sb, sb, 0",
            "mvnne sb, 0",
            "cmp r2, 0x20",
            "str sb, [r3, 0x58]",
            "bne 0x8000de4",
            "add sl, ip, 0x1cc00",
            "mov r3, r4",
            "add sl, sl, 0x3fc",
            "mov r2, 0",
            "rsb sl, r8, sl",
            "mvn r0, 0",
            "ldr lr, [r8, 4]!",
            "add r2, r2, 1",
            "cmp r2, 8",
            "str r0, [r3, 0xe8]",
            "add sb, sl, r8",
            "rev lr, lr",
            "bic sb, sb, 0xff000000",
            "str lr, [r3, 0xe4]",
            "str sb, [r3, 0xe0]",
            "add r3, r3, 0x10",
            "bne 0x8000e38",
            "add r2, r7, 4",
            "add lr, r7, 0x24",
            "mov r3, r4",
            "mvn r8, 0",
            "add r2, r2, 4",
            "add r3, r3, 0x10",
            "mov r0, r2",
            "ldr sb, [r0], ip",
            "str r8, [r3, 0x158]",
            "add r0, r0, 0x1d000",
            "rev sb, sb",
            "add r0, r0, 0x38",
            "str sb, [r3, 0x154]",
            "rsb r0, r7, r0",
            "bic r0, r0, 0xff000000",
            "str r0, [r3, 0x150]",
            "ldr r0, [r7]",
            "adds r0, r0, 0",
            "mvnne r0, 0",
            "cmp r2, lr",
            "str r0, [r3, 0x158]",
            "bne 0x8000e74",
            "ldr sb, [0x08001070]",
            "mov r3, r4",
            "mov fp, 0x80",
            "mov lr, 0",
            "orr sb, r1, sb",
            "mvn r0, 0",
            "add r2, r4, 0x1f0",
            "add r7, r4, 0x200",
            "add sl, r4, 0x250",
            "str r2, [sp, 0x14]",
            "str r7, [sp, 0x18]",
            "str sl, [sp, 0x1c]",
            "ldr r8, [r5]",
            "mvn ip, 0x9f",
            "ldr r7, [sp, 0x14]",
            "add r1, r8, 0x1a000",
            "ldr sl, [sp, 0x18]",
            "add r2, r1, 0x110",
            "str lr, [r3, 0x1e4]",
            "bic r2, r2, 0xff000000",
            "str r2, [r3, 0x1e0]",
            "mul r2, ip, fp",
            "str r0, [r3, 0x1e8]",
            "add ip, r7, r2",
            "add r7, r1, 0x204",
            "add ip, ip, 0x5000",
            "bic r7, r7, 0xff000000",
            "str r0, [ip, 8]",
            "stm ip, {r7, lr}",
            "add ip, sl, r2",
            "add ip, ip, 0x5000",
            "add r7, r1, 0x304",
            "bic r7, r7, 0xff000000",
            "add sl, r1, 0x20c",
            "stm ip, {r7, lr}",
            "mov r7, 0",
            "str r0, [ip, 8]",
            "add ip, r3, 0x1e0",
            "str sl, [sp, 0x10]",
            "ldr sl, [sp, 0x10]",
            "add ip, ip, 0x10",
            "str lr, [ip, 0x24]",
            "add sl, sl, r7",
            "add r7, r7, 4",
            "cmp r7, 0x10",
            "bic sl, sl, 0xff000000",
            "str r0, [ip, 0x28]",
            "str sl, [ip, 0x20]",
            "bne 0x8000f58",
            "ldr r7, [sp, 0x1c]",
            "mvn sl, 0",
            "add r1, r1, 0x120",
            "adds fp, fp, sl",
            "add ip, r7, r2",
            "add r7, r8, 0x1a400",
            "add ip, ip, 0x5000",
            "bic r7, r7, 0xff000000",
            "bic r1, r1, 0xff000000",
            "add r8, r8, 0x1f000",
            "stm ip, {r7, sb}",
            "bic r8, r8, 0xff000000",
            "str sl, [ip, 8]",
            "add ip, r4, 0x260",
            "add ip, ip, r2",
            "add r3, r3, 0xa0",
            "add ip, ip, 0x5000",
            "str r1, [ip]",
            "mov r1, 5",
            "stmib ip, {r1, sl}",
            "add r1, r4, 0x270",
            "add r2, r1, r2",
            "mov r1, 1",
            "add r2, r2, 0x5000",
            "str r8, [r2]",
            "stmib r2, {r1, sl}",
            "bne 0x8000eec",
            "ldr r0, [r5, 0x14]",
            "ldr r2, [r6, 8]",
            "cmp r0, 0",
            "beq 0x8001010",
            "ldr r3, [r0, 0x118]",
            "ldr r1, [0x0800106c]",
            "cmp r3, 0",
            "moveq r3, r1",
            "b 0x8001014",
            "ldr r3, [0x0800106c]",
            "ldr ip, [0x08001074]",
            "add lr, r2, 0x81000000",
            "ubfx r2, r2, 0, 0xc",
            "ldm ip, {r1, r4}",
            "ldr ip, [0x08001078]",
            "lsr r1, r1, 0xc",
            "orr r1, r1, r4, lsl 20",
            "mov r4, 1",
            "rsb r1, r1, lr, lsr 12",
            "ldr lr, [ip]",
            "mov ip, 0",
            "stm sp, {r4, ip}",
            "add r1, lr, r1, lsl 5",
            "ldr ip, [r3, 0x10]",
            "movw r3, 0x51e0",
            "blx ip",
            "ldr r3, [r6, 4]",
            "cmp r0, r3",
            "beq 0x8001064",
            "invalid",
            "add sp, sp, 0x24",
            "pop {r4, r5, r6, r7, r8, sb, sl, fp, pc}"
        ]
    },
    "sym.nss_crypto_pipe_init": {
        "function_address": "0x080015f4",
        "instructions": [
            "push {r0, r1, r4, r5, r6, r7, r8, sb, sl, lr}",
            "lsl r8, r1, 1",
            "mov r5, r0",
            "mov r7, r1",
            "mov r1, r8",
            "mov sl, r2",
            "mov sb, r3",
            "bl fcn.08000b9c",
            "add r1, r8, 1",
            "mov r0, r5",
            "bl fcn.08000b9c",
            "mov r0, 0x1800",
            "movw r1, 0x80d1",
            "ldr r6, [r5, 0x14]",
            "bl __kmalloc",
            "subs r4, r0, 0",
            "bne 0x800165c",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq net_ratelimit",
            "ldr r1, [0x08001830]",
            "movw r2, 0x13a",
            "mov r3, 6",
            "ldr r0, [0x08001834]",
            "bl printk",
            "b net_ratelimit",
            "tst r4, 7",
            "beq 0x8001668",
            "invalid",
            "cmp r6, 0",
            "beq 0x8001684",
            "ldr ip, [r6, 0x118]",
            "ldr r3, [0x08001838]",
            "cmp ip, 0",
            "moveq ip, r3",
            "b 0x8001688",
            "ldr ip, [0x08001838]",
            "ldr r2, [0x0800183c]",
            "mov lr, 0",
            "add r1, r4, 0x81000000",
            "ldr r3, [r2]",
            "ldr r0, [r2, 4]",
            "ldr r2, [0x08001840]",
            "lsr r3, r3, 0xc",
            "orr r3, r3, r0, lsl 20",
            "mov r0, 1",
            "rsb r3, r3, r1, lsr 12",
            "ldr r1, [r2]",
            "stm sp, {r0, lr}",
            "ubfx r2, r4, 0, 0xc",
            "add r1, r1, r3, lsl 5",
            "ldr ip, [ip, 0x10]",
            "mov r0, r6",
            "mov r3, 0x1800",
            "blx ip",
            "cmp r0, 0",
            "bne 0x800172c",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x80016fc",
            "str r4, [sp]",
            "movw r2, 0x142",
            "ldr r0, [0x08001844]",
            "mov r3, r6",
            "ldr r1, [0x08001830]",
            "bl printk",
            "mov r0, r4",
            "bl kfree",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x8001828",
            "ldr r0, [0x08001848]",
            "movw r2, 0x171",
            "ldr r1, [0x0800184c]",
            "mov r3, r5",
            "add sp, sp, 8",
            "pop {r4, r5, r6, r7, r8, sb, sl, lr}",
            "b printk",
            "str r0, [sl]",
            "str r4, [sb]",
            "dsb st",
            "lsl r1, r8, 0xc",
            "ldr r2, [r5, 0xc]",
            "add r3, r1, 0x1800",
            "add r3, r3, 0x1c",
            "add r3, r2, r3",
            "str r0, [r3]",
            "dsb st",
            "ldr r2, [r5, 0xc]",
            "add r3, r1, 0x1800",
            "add r3, r3, 0x20",
            "add r3, r2, r3",
            "mov r2, 0x1000",
            "str r2, [r3]",
            "dsb st",
            "add r3, r1, 0x2800",
            "ldr r2, [r5, 0xc]",
            "add r3, r3, 0x1c",
            "add r0, r0, 0x1000",
            "add r3, r2, r3",
            "str r0, [r3]",
            "dsb st",
            "ldr r3, [r5, 0xc]",
            "add r1, r1, 0x2800",
            "add r1, r1, 0x20",
            "add r1, r3, r1",
            "mov r3, 0x800",
            "str r3, [r1]",
            "mov r0, 0",
            "mov r3, r4",
            "mov r2, r0",
            "mov sl, 0xc00",
            "mov sb, 0x90",
            "mov r8, 0x800",
            "mov r6, 0x5000",
            "mov r5, 0x10",
            "mov lr, 0xa00",
            "mov ip, 0x80",
            "add r1, r4, r0",
            "add r0, r0, 0x10",
            "add r1, r1, 0x1000",
            "cmp r0, 0x800",
            "strh r2, [r3, 4]",
            "add r3, r3, 0x20",
            "str r2, [r3, -0x20]",
            "strh sl, [r3, -0x1a]",
            "strh sb, [r3, -0x14]",
            "str r2, [r3, -0x18]",
            "strh r8, [r3, -0x12]",
            "strh r6, [r3, -0xa]",
            "strh r5, [r3, -4]",
            "str r2, [r3, -8]",
            "strh lr, [r3, -2]",
            "strh r2, [r1, 6]",
            "strh ip, [r1, 0xc]",
            "bne 0x80017cc",
            "ldr r0, [0x08001850]",
            "mov r1, r7",
            "add sp, sp, 8",
            "pop {r4, r5, r6, r7, r8, sb, sl, lr}",
            "b printk",
            "add sp, sp, 8",
            "pop {r4, r5, r6, r7, r8, sb, sl, pc}"
        ]
    },
    "fcn.08000b9c": {
        "function_address": "0x08000b9c",
        "instructions": [
            "str lr, [sp, -4]!",
            "dsb st",
            "lsl r3, r1, 0xc",
            "ldr ip, [r0, 0xc]",
            "add r2, r3, 0x1000",
            "mov lr, 1",
            "add r2, r2, 4",
            "add ip, ip, r2",
            "str lr, [ip]",
            "dsb st",
            "ldr ip, [r0, 0xc]",
            "add r2, ip, r2",
            "mov ip, 0",
            "str ip, [r2]",
            "and r2, r1, 1",
            "bic r1, r1, 1",
            "lsl r1, r1, 0x10",
            "orr r1, r1, r2, lsl 3",
            "orr r1, r1, 0x22",
            "dsb st",
            "ldr r2, [r0, 0xc]",
            "add r3, r3, 0x1000",
            "add r3, r2, r3",
            "str r1, [r3]",
            "mov r0, 0",
            "pop {pc}"
        ]
    },
    "sym.nss_crypto_session_alloc": {
        "function_address": "0x08001aa0",
        "instructions": [
            "push {r4, r5, r6, r7, r8, sb, sl, lr}",
            "sub sp, sp, 0x60",
            "add r0, sp, 0x14",
            "mov r5, r1",
            "mov r1, 0x24",
            "mov r8, r3",
            "mov r6, r2",
            "bl __memzero",
            "mov r1, 0x28",
            "add r0, sp, 0x38",
            "bl __memzero",
            "mov r1, sp",
            "bic r3, r1, 0x1fc0",
            "bic r3, r3, 0x3f",
            "ldr r3, [r3, 4]",
            "bics r3, r3, 0x200000",
            "beq 0x8001ae8",
            "invalid",
            "cmp r5, 0",
            "str r3, [sp, 0x14]",
            "bne 0x8001b24",
            "ldr r3, [0x0800200c]",
            "add ip, sp, 0x18",
            "add lr, r3, 0x20",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001b00",
            "b 0x8001d04",
            "ldr r0, [0x08002010]",
            "ldrh r3, [r0, 0x42]",
            "tst r3, 4",
            "beq 0x8001b58",
            "ldr r3, [r5]",
            "add r0, r0, 0x30",
            "ldr r1, [0x08002014]",
            "ldr r2, [0x08002018]",
            "str r3, [sp]",
            "ldr r3, [r5, 4]",
            "str r3, [sp, 4]",
            "movw r3, 0x1f6",
            "bl __dynamic_pr_debug",
            "ldr r3, [r5]",
            "cmp r3, 4",
            "bne 0x8001bf8",
            "ldr r3, [r5, 4]",
            "cmp r3, 0x10",
            "bne 0x8001bac",
            "ldr r3, [sp, 0x14]",
            "add ip, sp, 0x18",
            "orr r3, r3, 0x82",
            "str r3, [sp, 0x14]",
            "ldr r3, [r5, 0xc]",
            "add lr, r3, 0x10",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001b88",
            "b 0x8001d04",
            "cmp r3, 0x20",
            "beq 0x8001bbc",
            "mov r0, 6",
            "b 0x8002004",
            "ldr r3, [sp, 0x14]",
            "add ip, sp, 0x18",
            "orr r3, r3, 0x92",
            "str r3, [sp, 0x14]",
            "ldr r3, [r5, 0xc]",
            "add lr, r3, 0x20",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001bd4",
            "b 0x8001d04",
            "cmp r3, 1",
            "bne 0x8001c8c",
            "ldr r3, [r5, 4]",
            "cmp r3, 0x10",
            "bne 0x8001c48",
            "ldr r3, [sp, 0x14]",
            "add ip, sp, 0x18",
            "orr r3, r3, 0x42",
            "str r3, [sp, 0x14]",
            "ldr r3, [r5, 0xc]",
            "add lr, r3, 0x10",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001c24",
            "b 0x8001d04",
            "cmp r3, 0x20",
            "bne 0x8001bb4",
            "ldr r3, [sp, 0x14]",
            "add ip, sp, 0x18",
            "orr r3, r3, 0x52",
            "str r3, [sp, 0x14]",
            "ldr r3, [r5, 0xc]",
            "add lr, r3, 0x20",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001c68",
            "b 0x8001d04",
            "cmp r3, 2",
            "bne 0x8001bb4",
            "ldr r3, [r5, 4]",
            "cmp r3, 8",
            "bne 0x8001cc4",
            "ldr r2, [r5, 0xc]",
            "ldr r3, [sp, 0x14]",
            "ldr r1, [r2, 4]",
            "orr r3, r3, 0x41",
            "str r3, [sp, 0x14]",
            "add r3, sp, 0x18",
            "ldr r0, [r2]",
            "stm r3!, {r0, r1}",
            "b 0x8001d04",
            "cmp r3, 0x18",
            "bne 0x8001bb4",
            "ldr r2, [r5, 0xc]",
            "add ip, sp, 0x18",
            "ldr r3, [sp, 0x14]",
            "add lr, r2, 0x18",
            "orr r3, r3, 0x49",
            "str r3, [sp, 0x14]",
            "ldr r0, [r2]",
            "add r2, r2, 8",
            "ldr r1, [r2, -4]",
            "cmp r2, lr",
            "mov r3, ip",
            "stm r3!, {r0, r1}",
            "mov ip, r3",
            "bne 0x8001ce4",
            "mov r3, 0",
            "cmp r6, r3",
            "str r3, [sp, 0x3c]",
            "str r3, [sp, 0x38]",
            "bne 0x8001d50",
            "ldr r2, [0x0800201c]",
            "add ip, sp, 0x40",
            "add r3, r2, 0x40",
            "add lr, r2, 0x60",
            "str r2, [sp, 0x3c]",
            "ldr r0, [r3]",
            "add r3, r3, 8",
            "ldr r1, [r3, -4]",
            "cmp r3, lr",
            "mov r2, ip",
            "stm r2!, {r0, r1}",
            "mov ip, r2",
            "bne 0x8001d2c",
            "b 0x8001e44",
            "ldr r0, [0x08002010]",
            "ldrh r3, [r0, 0x5a]",
            "tst r3, 4",
            "beq 0x8001d84",
            "ldr r3, [r6]",
            "add r0, r0, 0x48",
            "ldr r1, [0x08002020]",
            "ldr r2, [0x08002024]",
            "str r3, [sp]",
            "ldr r3, [r6, 4]",
            "str r3, [sp, 4]",
            "movw r3, 0x261",
            "bl __dynamic_pr_debug",
            "ldr r3, [r6]",
            "cmp r3, 1",
            "bne 0x8001dec",
            "ldr r3, [r6, 4]",
            "cmp r3, 0x14",
            "bne 0x8001bb4",
            "ldr r3, [0x08002028]",
            "ldr r2, [r6, 0xc]",
            "str r3, [sp, 0x3c]",
            "add lr, r2, 0x10",
            "ldr r3, [sp, 0x38]",
            "orr r3, r3, 0x30000",
            "orr r3, r3, 0x41",
            "str r3, [sp, 0x38]",
            "add r3, sp, 0x40",
            "ldr r0, [r2]",
            "add r2, r2, 8",
            "ldr r1, [r2, -4]",
            "cmp r2, lr",
            "mov ip, r3",
            "stm ip!, {r0, r1}",
            "mov r3, ip",
            "bne 0x8001dc0",
            "ldr r0, [r2]",
            "str r0, [ip]",
            "b 0x8001e44",
            "cmp r3, 2",
            "bne 0x8001bb4",
            "ldr r3, [r6, 4]",
            "cmp r3, 0x20",
            "bne 0x8001bb4",
            "ldr r3, [0x0800202c]",
            "add ip, sp, 0x40",
            "ldr r2, [sp, 0x38]",
            "str r3, [sp, 0x3c]",
            "ldr r3, [0x08002030]",
            "orr r3, r2, r3",
            "ldr r2, [r6, 0xc]",
            "str r3, [sp, 0x38]",
            "add lr, r2, 0x20",
            "ldr r0, [r2]",
            "add r2, r2, 8",
            "ldr r1, [r2, -4]",
            "cmp r2, lr",
            "mov r3, ip",
            "stm r3!, {r0, r1}",
            "mov ip, r3",
            "bne 0x8001e24",
            "ldr r7, [0x08002034]",
            "add r0, r7, 0x20",
            "bl _raw_spin_lock_bh",
            "ldr r3, [r7, 0x10]",
            "mov r4, r7",
            "cmp r3, 0x40",
            "bne 0x8001e70",
            "add r0, r7, 0x20",
            "bl _raw_spin_unlock_bh",
            "mov r0, 5",
            "b 0x8002004",
            "mov r1, 0x40",
            "mov r0, r4",
            "bl _find_first_zero_bit_le",
            "mov sb, 0x44",
            "ldr r3, [r4, 0x10]",
            "mov r1, r4",
            "mov sl, 0x330",
            "add r3, r3, 1",
            "str r3, [r4, 0x10]",
            "mov r7, r0",
            "bl _set_bit",
            "mla sb, sb, r7, r4",
            "mov r0, r7",
            "add r1, r4, 8",
            "bl _clear_bit",
            "mov r1, r5",
            "add sb, sb, 0xd4",
            "mov r0, sb",
            "bl nss_crypto_update_cipher_info",
            "mov r0, sb",
            "mov r1, r6",
            "mov r6, 0",
            "bl nss_crypto_update_auth_info",
            "mov r3, 1",
            "str r3, [sb, 0x2c]",
            "mov sb, r4",
            "ldr r3, [r4, 0x14]",
            "cmp r6, r3",
            "bhs 0x8001f04",
            "ldr r0, [sb, 0xa4]",
            "mov r1, r7",
            "add r2, sp, 0x14",
            "add r3, sp, 0x38",
            "mla r0, sl, r6, r0",
            "bl fcn.08000cd8",
            "add r6, r6, 1",
            "b 0x8001ed8",
            "cmp r5, 0",
            "ldr r0, [0x08002038]",
            "ldrne r5, [r5]",
            "moveq r5, 3",
            "bl _raw_spin_unlock_bh",
            "ldr r3, [0x0800203c]",
            "pldw [r3]",
            "ldrex r2, [r3]",
            "add r2, r2, 1",
            "strex r1, r2, [r3]",
            "teq r1, 0",
            "bne 0x8001f20",
            "sub r6, r3, 0xb4",
            "ldr r3, [r6, 0x1c]",
            "cmp r3, 2",
            "beq 0x8001f60",
            "mov r2, r5",
            "mov r0, r7",
            "mov r1, 1",
            "bl nss_crypto_send_session_update",
            "subs r5, r0, 0",
            "beq 0x8001f90",
            "b 0x8001fdc",
            "ldr r3, [reloc.gbl_ctx]",
            "mov r1, 3",
            "ldr r0, [r3, 4]",
            "bl nss_pm_set_perf_level",
            "movw r0, 0x2710",
            "bl msecs_to_jiffies",
            "mov r1, r0",
            "add r0, r6, 0x5c",
            "bl wait_for_completion_timeout",
            "cmp r0, 0",
            "beq 0x8001fdc",
            "b 0x8001f44",
            "ldr r0, [0x08002010]",
            "str r7, [r8]",
            "ldrh r3, [r0, 0x72]",
            "ubfx r3, r3, 2, 1",
            "cmp r3, 0",
            "moveq r0, r3",
            "beq 0x8002004",
            "str r7, [sp]",
            "add r0, r0, 0x60",
            "ldr r3, [r4, 0x10]",
            "ldr r1, [0x08002044]",
            "ldr r2, [0x08002048]",
            "str r3, [sp, 4]",
            "mov r3, 0x40",
            "str r3, [sp, 8]",
            "mov r3, 0x410",
            "bl __dynamic_pr_debug",
            "mov r0, r5",
            "b 0x8002004",
            "ldr r3, [0x0800204c]",
            "pldw [r3]",
            "ldrex r2, [r3]",
            "add r2, r2, 1",
            "strex r1, r2, [r3]",
            "teq r1, 0",
            "bne 0x8001fe4",
            "mov r0, r7",
            "bl nss_crypto_idx_free",
            "mov r0, 1",
            "add sp, sp, 0x60",
            "pop {r4, r5, r6, r7, r8, sb, sl, pc}"
        ]
    },
    "sym.nss_crypto_debugfs_init": {
        "function_address": "0x08002318",
        "instructions": [
            "push {r4, r5, r6, lr}",
            "mov r1, 0",
            "mov r4, r0",
            "ldr r0, [0x08002438]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "mov r1, r0",
            "str r0, [r4, 0xc0]",
            "bne 0x8002348",
            "ldr r0, [0x0800243c]",
            "pop {r4, r5, r6, lr}",
            "b printk",
            "ldr r0, [0x08002440]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "str r0, [r4, 0xc4]",
            "ldreq r0, [0x08002444]",
            "beq printk",
            "ldr r0, [0x08002448]",
            "ldr r1, [r4, 0xc0]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "str r0, [r4, 0xc8]",
            "bne 0x800238c",
            "ldr r0, [0x0800244c]",
            "bl printk",
            "ldr r0, [r4, 0xc0]",
            "pop {r4, r5, r6, lr}",
            "b debugfs_remove_recursive",
            "ldr r0, [0x08002450]",
            "ldr r1, [r4, 0xc4]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "bne 0x80023bc",
            "bl net_ratelimit",
            "cmp r0, 0",
            "popeq {r4, r5, r6, pc}",
            "ldr r0, [0x08002454]",
            "mov r2, 0x63",
            "ldr r1, [0x08002458]",
            "b 0x80023f0",
            "add r1, r4, 0xa8",
            "bl fcn.080022c0",
            "ldr r0, [0x0800245c]",
            "ldr r1, [r4, 0xc4]",
            "bl debugfs_create_dir",
            "subs r5, r0, 0",
            "bne 0x80023f8",
            "bl net_ratelimit",
            "cmp r0, 0",
            "popeq {r4, r5, r6, pc}",
            "ldr r0, [0x08002460]",
            "mov r2, 0x71",
            "ldr r1, [0x08002458]",
            "pop {r4, r5, r6, lr}",
            "b printk",
            "mov r2, r5",
            "add r3, r4, 0xb4",
            "mov r1, 0x124",
            "ldr r0, [0x08002464]",
            "bl debugfs_create_atomic_t",
            "mov r2, r5",
            "add r3, r4, 0xb8",
            "mov r1, 0x124",
            "ldr r0, [0x08002468]",
            "bl debugfs_create_atomic_t",
            "mov r2, r5",
            "add r3, r4, 0xbc",
            "ldr r0, [0x0800246c]",
            "mov r1, 0x124",
            "pop {r4, r5, r6, lr}",
            "b debugfs_create_atomic_t"
        ]
    },
    "sym.nss_crypto_debugfs_add_engine": {
        "function_address": "0x08002470",
        "instructions": [
            "push {r4, r5, r6, lr}",
            "mov r5, 0x330",
            "ldr r3, [r0, 0xa4]",
            "sub sp, sp, 0x40",
            "mov r4, r0",
            "mov r6, r1",
            "mla r5, r5, r1, r3",
            "ldr r3, [r0, 0xc0]",
            "cmp r3, 0",
            "bne 0x80024b8",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x800251c",
            "ldr r1, [0x08002524]",
            "mov r2, 0x85",
            "ldr r0, [0x08002528]",
            "bl printk",
            "b 0x800251c",
            "mov r0, sp",
            "mov r1, 0x40",
            "bl __memzero",
            "mov r1, 0x40",
            "ldr r2, [0x0800252c]",
            "mov r3, r6",
            "mov r0, sp",
            "bl scnprintf",
            "mov r0, sp",
            "ldr r1, [r4, 0xc4]",
            "bl debugfs_create_dir",
            "cmp r0, 0",
            "str r0, [r5, 0x32c]",
            "bne 0x8002514",
            "bl net_ratelimit",
            "cmp r0, 0",
            "beq 0x800251c",
            "ldr r1, [0x08002524]",
            "mov r2, 0x8e",
            "mov r3, sp",
            "ldr r0, [0x08002530]",
            "bl printk",
            "b 0x800251c",
            "add r1, r5, 0x320",
            "bl fcn.080022c0",
            "add sp, sp, 0x40",
            "pop {r4, r5, r6, pc}"
        ]
    }
}