# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10797 \
    name out_img_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_26 \
    op interface \
    ports { out_img_26_address0 { O 13 vector } out_img_26_ce0 { O 1 bit } out_img_26_we0 { O 1 bit } out_img_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10798 \
    name out_img_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_25 \
    op interface \
    ports { out_img_25_address0 { O 13 vector } out_img_25_ce0 { O 1 bit } out_img_25_we0 { O 1 bit } out_img_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10799 \
    name out_img_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_24 \
    op interface \
    ports { out_img_24_address0 { O 13 vector } out_img_24_ce0 { O 1 bit } out_img_24_we0 { O 1 bit } out_img_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10800 \
    name out_img_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_23 \
    op interface \
    ports { out_img_23_address0 { O 13 vector } out_img_23_ce0 { O 1 bit } out_img_23_we0 { O 1 bit } out_img_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10801 \
    name out_img_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_22 \
    op interface \
    ports { out_img_22_address0 { O 13 vector } out_img_22_ce0 { O 1 bit } out_img_22_we0 { O 1 bit } out_img_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10802 \
    name out_img_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_21 \
    op interface \
    ports { out_img_21_address0 { O 13 vector } out_img_21_ce0 { O 1 bit } out_img_21_we0 { O 1 bit } out_img_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10803 \
    name out_img_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_20 \
    op interface \
    ports { out_img_20_address0 { O 13 vector } out_img_20_ce0 { O 1 bit } out_img_20_we0 { O 1 bit } out_img_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10804 \
    name out_img_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_19 \
    op interface \
    ports { out_img_19_address0 { O 13 vector } out_img_19_ce0 { O 1 bit } out_img_19_we0 { O 1 bit } out_img_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10805 \
    name out_img_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_18 \
    op interface \
    ports { out_img_18_address0 { O 13 vector } out_img_18_ce0 { O 1 bit } out_img_18_we0 { O 1 bit } out_img_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10806 \
    name out_img_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_17 \
    op interface \
    ports { out_img_17_address0 { O 13 vector } out_img_17_ce0 { O 1 bit } out_img_17_we0 { O 1 bit } out_img_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10807 \
    name out_img_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_16 \
    op interface \
    ports { out_img_16_address0 { O 13 vector } out_img_16_ce0 { O 1 bit } out_img_16_we0 { O 1 bit } out_img_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10808 \
    name out_img_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_15 \
    op interface \
    ports { out_img_15_address0 { O 13 vector } out_img_15_ce0 { O 1 bit } out_img_15_we0 { O 1 bit } out_img_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10809 \
    name out_img_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_14 \
    op interface \
    ports { out_img_14_address0 { O 13 vector } out_img_14_ce0 { O 1 bit } out_img_14_we0 { O 1 bit } out_img_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10810 \
    name out_img_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_13 \
    op interface \
    ports { out_img_13_address0 { O 13 vector } out_img_13_ce0 { O 1 bit } out_img_13_we0 { O 1 bit } out_img_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10811 \
    name out_img_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_12 \
    op interface \
    ports { out_img_12_address0 { O 13 vector } out_img_12_ce0 { O 1 bit } out_img_12_we0 { O 1 bit } out_img_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10812 \
    name out_img_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_11 \
    op interface \
    ports { out_img_11_address0 { O 13 vector } out_img_11_ce0 { O 1 bit } out_img_11_we0 { O 1 bit } out_img_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10813 \
    name out_img_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_10 \
    op interface \
    ports { out_img_10_address0 { O 13 vector } out_img_10_ce0 { O 1 bit } out_img_10_we0 { O 1 bit } out_img_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10814 \
    name out_img_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_9 \
    op interface \
    ports { out_img_9_address0 { O 13 vector } out_img_9_ce0 { O 1 bit } out_img_9_we0 { O 1 bit } out_img_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10815 \
    name out_img_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_8 \
    op interface \
    ports { out_img_8_address0 { O 13 vector } out_img_8_ce0 { O 1 bit } out_img_8_we0 { O 1 bit } out_img_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10816 \
    name out_img_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_7 \
    op interface \
    ports { out_img_7_address0 { O 13 vector } out_img_7_ce0 { O 1 bit } out_img_7_we0 { O 1 bit } out_img_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10817 \
    name out_img_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_6 \
    op interface \
    ports { out_img_6_address0 { O 13 vector } out_img_6_ce0 { O 1 bit } out_img_6_we0 { O 1 bit } out_img_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10818 \
    name out_img_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_5 \
    op interface \
    ports { out_img_5_address0 { O 13 vector } out_img_5_ce0 { O 1 bit } out_img_5_we0 { O 1 bit } out_img_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10819 \
    name out_img_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_4 \
    op interface \
    ports { out_img_4_address0 { O 13 vector } out_img_4_ce0 { O 1 bit } out_img_4_we0 { O 1 bit } out_img_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10820 \
    name out_img_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_3 \
    op interface \
    ports { out_img_3_address0 { O 13 vector } out_img_3_ce0 { O 1 bit } out_img_3_we0 { O 1 bit } out_img_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10821 \
    name out_img_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_2 \
    op interface \
    ports { out_img_2_address0 { O 13 vector } out_img_2_ce0 { O 1 bit } out_img_2_we0 { O 1 bit } out_img_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10822 \
    name out_img_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_1 \
    op interface \
    ports { out_img_1_address0 { O 13 vector } out_img_1_ce0 { O 1 bit } out_img_1_we0 { O 1 bit } out_img_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10823 \
    name out_img_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_0 \
    op interface \
    ports { out_img_0_address0 { O 13 vector } out_img_0_ce0 { O 1 bit } out_img_0_we0 { O 1 bit } out_img_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10825 \
    name conv_out \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out \
    op interface \
    ports { conv_out_address0 { O 5 vector } conv_out_ce0 { O 1 bit } conv_out_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10827 \
    name conv_out_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_1 \
    op interface \
    ports { conv_out_1_address0 { O 5 vector } conv_out_1_ce0 { O 1 bit } conv_out_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10828 \
    name conv_out_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_2 \
    op interface \
    ports { conv_out_2_address0 { O 5 vector } conv_out_2_ce0 { O 1 bit } conv_out_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10829 \
    name conv_out_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_3 \
    op interface \
    ports { conv_out_3_address0 { O 5 vector } conv_out_3_ce0 { O 1 bit } conv_out_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10830 \
    name conv_out_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_4 \
    op interface \
    ports { conv_out_4_address0 { O 5 vector } conv_out_4_ce0 { O 1 bit } conv_out_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10831 \
    name conv_out_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_5 \
    op interface \
    ports { conv_out_5_address0 { O 5 vector } conv_out_5_ce0 { O 1 bit } conv_out_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10832 \
    name conv_out_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_6 \
    op interface \
    ports { conv_out_6_address0 { O 5 vector } conv_out_6_ce0 { O 1 bit } conv_out_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10833 \
    name conv_out_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_7 \
    op interface \
    ports { conv_out_7_address0 { O 5 vector } conv_out_7_ce0 { O 1 bit } conv_out_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10834 \
    name conv_out_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_8 \
    op interface \
    ports { conv_out_8_address0 { O 5 vector } conv_out_8_ce0 { O 1 bit } conv_out_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10835 \
    name conv_out_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_9 \
    op interface \
    ports { conv_out_9_address0 { O 5 vector } conv_out_9_ce0 { O 1 bit } conv_out_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10836 \
    name conv_out_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_10 \
    op interface \
    ports { conv_out_10_address0 { O 5 vector } conv_out_10_ce0 { O 1 bit } conv_out_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10837 \
    name conv_out_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_11 \
    op interface \
    ports { conv_out_11_address0 { O 5 vector } conv_out_11_ce0 { O 1 bit } conv_out_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10838 \
    name conv_out_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_12 \
    op interface \
    ports { conv_out_12_address0 { O 5 vector } conv_out_12_ce0 { O 1 bit } conv_out_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10839 \
    name conv_out_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_13 \
    op interface \
    ports { conv_out_13_address0 { O 5 vector } conv_out_13_ce0 { O 1 bit } conv_out_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10840 \
    name conv_out_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_14 \
    op interface \
    ports { conv_out_14_address0 { O 5 vector } conv_out_14_ce0 { O 1 bit } conv_out_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10841 \
    name conv_out_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_15 \
    op interface \
    ports { conv_out_15_address0 { O 5 vector } conv_out_15_ce0 { O 1 bit } conv_out_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10842 \
    name conv_out_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_16 \
    op interface \
    ports { conv_out_16_address0 { O 5 vector } conv_out_16_ce0 { O 1 bit } conv_out_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10843 \
    name conv_out_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_17 \
    op interface \
    ports { conv_out_17_address0 { O 5 vector } conv_out_17_ce0 { O 1 bit } conv_out_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10844 \
    name conv_out_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_18 \
    op interface \
    ports { conv_out_18_address0 { O 5 vector } conv_out_18_ce0 { O 1 bit } conv_out_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10845 \
    name conv_out_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_19 \
    op interface \
    ports { conv_out_19_address0 { O 5 vector } conv_out_19_ce0 { O 1 bit } conv_out_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10846 \
    name conv_out_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_20 \
    op interface \
    ports { conv_out_20_address0 { O 5 vector } conv_out_20_ce0 { O 1 bit } conv_out_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10847 \
    name conv_out_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_21 \
    op interface \
    ports { conv_out_21_address0 { O 5 vector } conv_out_21_ce0 { O 1 bit } conv_out_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10848 \
    name conv_out_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_22 \
    op interface \
    ports { conv_out_22_address0 { O 5 vector } conv_out_22_ce0 { O 1 bit } conv_out_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10849 \
    name conv_out_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_23 \
    op interface \
    ports { conv_out_23_address0 { O 5 vector } conv_out_23_ce0 { O 1 bit } conv_out_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10850 \
    name conv_out_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_24 \
    op interface \
    ports { conv_out_24_address0 { O 5 vector } conv_out_24_ce0 { O 1 bit } conv_out_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10851 \
    name conv_out_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_25 \
    op interface \
    ports { conv_out_25_address0 { O 5 vector } conv_out_25_ce0 { O 1 bit } conv_out_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10852 \
    name conv_out_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv_out_26 \
    op interface \
    ports { conv_out_26_address0 { O 5 vector } conv_out_26_ce0 { O 1 bit } conv_out_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_26'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10824 \
    name mul_ln221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln221 \
    op interface \
    ports { mul_ln221 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10826 \
    name bias_conv2_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_conv2_load_1 \
    op interface \
    ports { bias_conv2_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName NN_flow_control_loop_pipe_sequential_init_U
set CompName NN_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix NN_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


