
*** Running vivado
    with args -log TopModule.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 264.047 ; gain = 86.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/TopModule.v:23]
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Processor.v:23]
	Parameter IDLE bound to: 8'b11110000 
	Parameter GET_THREAD_START_ADDR_0 bound to: 8'b11110001 
	Parameter GET_THREAD_START_ADDR_1 bound to: 8'b11110010 
	Parameter GET_THREAD_START_ADDR_2 bound to: 8'b11110011 
	Parameter CHOOSE_OPP bound to: 8'b00000000 
	Parameter READ_FROM_MEM_TO_A bound to: 8'b00010000 
	Parameter READ_FROM_MEM_TO_B bound to: 8'b00010001 
	Parameter READ_FROM_MEM_0 bound to: 8'b00010010 
	Parameter READ_FROM_MEM_1 bound to: 8'b00010011 
	Parameter READ_FROM_MEM_2 bound to: 8'b00010100 
	Parameter WRITE_TO_MEM_FROM_A bound to: 8'b00100000 
	Parameter WRITE_TO_MEM_FROM_B bound to: 8'b00100001 
	Parameter WRITE_TO_MEM_0 bound to: 8'b00100010 
	Parameter DO_MATHS_OPP_SAVE_IN_A bound to: 8'b00110000 
	Parameter DO_MATHS_OPP_SAVE_IN_B bound to: 8'b00110001 
	Parameter DO_MATHS_OPP_0 bound to: 8'b00110010 
	Parameter IF_A_EQUALITY_B_GOTO bound to: 8'b01000000 
	Parameter IF_A_EQUALITY_B_GOTO_0 bound to: 8'b01000001 
	Parameter IF_A_EQUALITY_B_GOTO_1 bound to: 8'b01000010 
	Parameter GOTO bound to: 8'b01010000 
	Parameter GOTO_0 bound to: 8'b01010001 
	Parameter GOTO_1 bound to: 8'b01010010 
	Parameter FUNCTION_START bound to: 8'b01100000 
	Parameter FUNCTION_START_0 bound to: 8'b01100001 
	Parameter FUNCTION_START_1 bound to: 8'b01100010 
	Parameter RETURN bound to: 8'b01110000 
	Parameter RETURN_0 bound to: 8'b01110001 
	Parameter DE_REFERENCE_A bound to: 8'b10000000 
	Parameter DE_REFERENCE_B bound to: 8'b10000001 
	Parameter DE_REFERENCE_0 bound to: 8'b10000010 
	Parameter DE_REFERENCE_1 bound to: 8'b10000011 
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Processor.v:211]
INFO: [Synth 8-256] done synthesizing module 'Processor' (2#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Processor.v:23]
WARNING: [Synth 8-350] instance 'CPU' of module 'Processor' requires 10 connections, but only 9 given [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/TopModule.v:47]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/RAM.v:23]
	Parameter RAMBaseAddr bound to: 0 - type: integer 
	Parameter RAMAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/s2736992/Desktop/Projekt-mouse/Complete_Demo_RAM.txt' is read successfully [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/RAM.v:46]
INFO: [Synth 8-256] done synthesizing module 'RAM' (3#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ROM.v:22]
	Parameter RAMAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/s2736992/Desktop/Projekt-mouse/Complete_Demo_ROM.txt' is read successfully [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ROM.v:34]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ROM.v:22]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Timer.v:22]
	Parameter TimerBaseAddr bound to: 8'b11110000 
	Parameter InitialInterruptRate bound to: 100 - type: integer 
	Parameter InitialInterruptEnable bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Timer' (5#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Timer.v:22]
INFO: [Synth 8-638] synthesizing module 'BusInterfaceSevenSegment' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceSevenSegment.v:24]
	Parameter BaseAddr bound to: 8'b11010000 
INFO: [Synth 8-638] synthesizing module 'SevenSegmentWrapper' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegmentWrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'GenericCounter' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/GenericCounter.v:23]
	Parameter COUNTER_MAX bound to: 99999 - type: integer 
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GenericCounter' (6#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/GenericCounter.v:23]
WARNING: [Synth 8-350] instance 'ClockDivider' of module 'GenericCounter' requires 5 connections, but only 4 given [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegmentWrapper.v:41]
INFO: [Synth 8-638] synthesizing module 'GenericCounter__parameterized0' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/GenericCounter.v:23]
	Parameter COUNTER_MAX bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GenericCounter__parameterized0' (6#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/GenericCounter.v:23]
WARNING: [Synth 8-350] instance 'DigitSelector' of module 'GenericCounter' requires 5 connections, but only 4 given [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegmentWrapper.v:55]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MUX.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MUX.v:33]
INFO: [Synth 8-256] done synthesizing module 'MUX' (7#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegment.v:31]
INFO: [Synth 8-226] default block is never used [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegment.v:50]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (8#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegment.v:31]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentWrapper' (9#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/SevenSegmentWrapper.v:23]
INFO: [Synth 8-256] done synthesizing module 'BusInterfaceSevenSegment' (10#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceSevenSegment.v:24]
INFO: [Synth 8-638] synthesizing module 'BusInterfaceMouse' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceMouse.v:23]
	Parameter BaseAddr bound to: 8'b10100000 
INFO: [Synth 8-638] synthesizing module 'MouseTransceiver' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseTransceiver.v:21]
	Parameter MouseLimitX bound to: 8'b10100000 
	Parameter MouseLimitY bound to: 8'b01111000 
INFO: [Synth 8-638] synthesizing module 'MouseTransmitter' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseTransmitter.v:22]
	Parameter IDLE bound to: 4'b0000 
	Parameter CLK_LINE_LOW bound to: 4'b0001 
	Parameter DATA_LINE_LOW bound to: 4'b0010 
	Parameter START_SEND bound to: 4'b0011 
	Parameter SEND_BYTE_TX bound to: 4'b0100 
	Parameter SEND_PARITY bound to: 4'b0101 
	Parameter SEND_STOP_BIT bound to: 4'b0110 
	Parameter RELEASE_DATA_LINE bound to: 4'b0111 
	Parameter CHECK_DATA_MOUSE_IN bound to: 4'b1000 
	Parameter CHECK_CLK_MOUSE_IN bound to: 4'b1001 
	Parameter CHECK_DATA_CLK_MOUSE_IN bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'MouseTransmitter' (11#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseTransmitter.v:22]
INFO: [Synth 8-638] synthesizing module 'MouseReceiver' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseReciever.v:22]
	Parameter IDLE bound to: 3'b000 
	Parameter RECEIVE bound to: 3'b001 
	Parameter PARITY_CHECK bound to: 3'b010 
	Parameter STOP_CHECK bound to: 3'b011 
	Parameter READY bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'MouseReceiver' (12#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseReciever.v:22]
INFO: [Synth 8-638] synthesizing module 'MouseMasterSM' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseMasterSM.v:23]
	Parameter INIT bound to: 4'b0000 
	Parameter SEND_FF bound to: 4'b0001 
	Parameter AWAIT_FF_SENT bound to: 4'b0010 
	Parameter ACK_BYTE_RECEIVED bound to: 4'b0011 
	Parameter SELF_TEST_PASS_ACK bound to: 4'b0100 
	Parameter BYTE_ACK bound to: 4'b0101 
	Parameter MOUSE_TRANSMIT bound to: 4'b0110 
	Parameter BYTE_SENT_ACK bound to: 4'b0111 
	Parameter BYTE_RECEIVED bound to: 4'b1000 
	Parameter MOUSE_MODE_EN bound to: 4'b1001 
	Parameter BYTE_SENT_ACK_10 bound to: 4'b1010 
	Parameter BYTE_RECEIVED_11 bound to: 4'b1011 
	Parameter SEND_INTR_STATE bound to: 4'b1100 
INFO: [Synth 8-256] done synthesizing module 'MouseMasterSM' (13#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseMasterSM.v:23]
WARNING: [Synth 8-3848] Net INTR in module/entity MouseTransceiver does not have driver. [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseTransceiver.v:31]
INFO: [Synth 8-256] done synthesizing module 'MouseTransceiver' (14#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/MouseTransceiver.v:21]
WARNING: [Synth 8-3848] Net MouseBytes[4] in module/entity BusInterfaceMouse does not have driver. [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceMouse.v:78]
WARNING: [Synth 8-3848] Net MouseBytes[3] in module/entity BusInterfaceMouse does not have driver. [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceMouse.v:78]
INFO: [Synth 8-256] done synthesizing module 'BusInterfaceMouse' (15#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceMouse.v:23]
INFO: [Synth 8-638] synthesizing module 'BusInterfaceLED' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceLED.v:22]
	Parameter BaseAddr bound to: 8'b11000000 
INFO: [Synth 8-256] done synthesizing module 'BusInterfaceLED' (16#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/BusInterfaceLED.v:22]
INFO: [Synth 8-638] synthesizing module 'BusInterfaceSwitch' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/new/BusInterfaceSwitch.v:22]
	Parameter SwitchBaseAddress bound to: 8'b10101000 
INFO: [Synth 8-256] done synthesizing module 'BusInterfaceSwitch' (17#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/new/BusInterfaceSwitch.v:22]
INFO: [Synth 8-638] synthesizing module 'VGA_Driver' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/VGA_Driver.v:23]
	Parameter VGABaseAddress bound to: 8'b10110000 
	Parameter MouseLimitY bound to: 8'b01111000 
INFO: [Synth 8-638] synthesizing module 'Frame_Buffer' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Frame_Buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Frame_Buffer' (18#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/Frame_Buffer.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Sig_Gen' [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/VGA_Sig_Gen.v:23]
	Parameter HTs bound to: 800 - type: integer 
	Parameter HTpw bound to: 96 - type: integer 
	Parameter HTDisp bound to: 640 - type: integer 
	Parameter Hbp bound to: 48 - type: integer 
	Parameter Hfp bound to: 16 - type: integer 
	Parameter VTs bound to: 521 - type: integer 
	Parameter VTpw bound to: 2 - type: integer 
	Parameter VTDisp bound to: 480 - type: integer 
	Parameter Vbp bound to: 29 - type: integer 
	Parameter Vfp bound to: 10 - type: integer 
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-256] done synthesizing module 'VGA_Sig_Gen' (19#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/VGA_Sig_Gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA_Driver' (20#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/VGA_Driver.v:23]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (21#1) [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/TopModule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 299.293 ; gain = 122.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 299.293 ; gain = 122.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/constrs_1/imports/Projekt-mouse/MouseInterface.xdc]
Finished Parsing XDC File [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/constrs_1/imports/Projekt-mouse/MouseInterface.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 592.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/s2736992/Final_VGA_MOUSE/Final_VGA_MOUSE.srcs/sources_1/imports/Projekt-mouse/ALU.v:39]
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'Processor'
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgCounterOffset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextBusDataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextRegSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgContext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "segment7_Input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'MouseReceiver'
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextByteReady" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseMasterSM'
INFO: [Synth 8-5545] ROM "Next_State" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "Next_Status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_SendInterrupt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ReadEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteToSend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_SendByte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_Counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDR_FB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              CHOOSE_OPP |                            00000 |                         00000000
      READ_FROM_MEM_TO_A |                            00001 |                         00010000
      READ_FROM_MEM_TO_B |                            00010 |                         00010001
         READ_FROM_MEM_0 |                            00011 |                         00010010
         READ_FROM_MEM_1 |                            00100 |                         00010011
         READ_FROM_MEM_2 |                            00101 |                         00010100
     WRITE_TO_MEM_FROM_A |                            00110 |                         00100000
     WRITE_TO_MEM_FROM_B |                            00111 |                         00100001
          WRITE_TO_MEM_0 |                            01000 |                         00100010
  DO_MATHS_OPP_SAVE_IN_A |                            01001 |                         00110000
  DO_MATHS_OPP_SAVE_IN_B |                            01010 |                         00110001
          DO_MATHS_OPP_0 |                            01011 |                         00110010
    IF_A_EQUALITY_B_GOTO |                            01100 |                         01000000
  IF_A_EQUALITY_B_GOTO_0 |                            01101 |                         01000001
  IF_A_EQUALITY_B_GOTO_1 |                            01110 |                         01000010
                    GOTO |                            01111 |                         01010000
                  GOTO_0 |                            10000 |                         01010001
                  GOTO_1 |                            10001 |                         01010010
                    IDLE |                            10010 |                         11110000
 GET_THREAD_START_ADDR_0 |                            10011 |                         11110001
 GET_THREAD_START_ADDR_1 |                            10100 |                         11110010
 GET_THREAD_START_ADDR_2 |                            10101 |                         11110011
          FUNCTION_START |                            10110 |                         01100000
        FUNCTION_START_0 |                            10111 |                         01100001
        FUNCTION_START_1 |                            11000 |                         01100010
                  RETURN |                            11001 |                         01110000
                RETURN_0 |                            11010 |                         01110001
          DE_REFERENCE_A |                            11011 |                         10000000
          DE_REFERENCE_B |                            11100 |                         10000001
          DE_REFERENCE_0 |                            11101 |                         10000010
          DE_REFERENCE_1 |                            11110 |                         10000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'Processor'
INFO: [Synth 8-5562] The signal Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal DATA_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 RECEIVE |                              001 |                              001
            PARITY_CHECK |                              010 |                              010
              STOP_CHECK |                              011 |                              011
                   READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'MouseReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
                 SEND_FF |                             0001 |                             0001
           AWAIT_FF_SENT |                             0010 |                             0010
       ACK_BYTE_RECEIVED |                             0011 |                             0011
      SELF_TEST_PASS_ACK |                             0100 |                             0100
                BYTE_ACK |                             0101 |                             0101
          MOUSE_TRANSMIT |                             0110 |                             0110
           BYTE_SENT_ACK |                             0111 |                             0111
           BYTE_RECEIVED |                             1000 |                             1000
           MOUSE_MODE_EN |                             1001 |                             1001
        BYTE_SENT_ACK_10 |                             1010 |                             1010
        BYTE_RECEIVED_11 |                             1011 |                             1011
         SEND_INTR_STATE |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseMasterSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  13 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 9     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 4     
	  16 Input      7 Bit        Muxes := 1     
	  47 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  14 Input      8 Bit        Muxes := 3     
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	  47 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 9     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module GenericCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module GenericCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module BusInterfaceSevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module MouseTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
Module MouseReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module MouseMasterSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     24 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
Module MouseTransceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module BusInterfaceMouse 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BusInterfaceLED 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BusInterfaceSwitch 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Frame_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module VGA_Sig_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module VGA_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "segment7_Input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Next_State" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sg/VCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDR_FB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5562] The signal rom/DATA_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 592.738 ; gain = 415.578

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal ram/Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | extrom     | 256x8         | Block RAM      | 
|Processor   | rom        | 32x8          | LUT            | 
|TopModule   | extrom     | 256x8         | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM:
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name              | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+
|TopModule   | ram/Mem_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | TopModule/extram__3            | 
|TopModule   | fb/Mem_reg  | 32 K x 1(READ_FIRST)   | W | R | 32 K x 1(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | TopModule/VGA_Driver/extram__5 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mouse/InterruptRaise_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU/\CurrProgCounterOffset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\switch/Out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led/\LEDS_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\CurrProgCounterOffset_reg[1] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrInterruptAck_reg[0] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[6] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[5] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[4] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[2] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[1] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[0] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[6] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[5] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[4] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[2] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[1] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[0] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/R/ClkMouseDelayed_reg ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (InterruptRaise_reg) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\LEDS_reg[11] ) is unused and will be removed from module BusInterfaceLED.
WARNING: [Synth 8-3332] Sequential element (\LEDS_reg[10] ) is unused and will be removed from module BusInterfaceLED.
WARNING: [Synth 8-3332] Sequential element (\LEDS_reg[9] ) is unused and will be removed from module BusInterfaceLED.
WARNING: [Synth 8-3332] Sequential element (\LEDS_reg[8] ) is unused and will be removed from module BusInterfaceLED.
WARNING: [Synth 8-3332] Sequential element (\sg/ADDRH_reg[1] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/ADDRH_reg[0] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/ADDRV_reg[9] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/ADDRV_reg[1] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/ADDRV_reg[0] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[6] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[5] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[4] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[3] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[2] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[1] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\sg/VGA_COLOUR_reg[0] ) is unused and will be removed from module VGA_Driver.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[7] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[6] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[5] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[4] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[3] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[2] ) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (\switch/Out_reg[1] ) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mouse/\MT/MouseY_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrState_reg[3] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrState_reg[2] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[7] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteToSend_reg[3] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrMouseDataOut_reg ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/T/CurrByteSent_reg ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[7] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MSM/Curr_ByteToSend_reg[3] ) is unused and will be removed from module BusInterfaceMouse.
WARNING: [Synth 8-3332] Sequential element (\MT/MouseY_reg[7] ) is unused and will be removed from module BusInterfaceMouse.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 592.738 ; gain = 415.578

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 592.738 ; gain = 415.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \ram/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \vga/fb/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rom/DATA_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    57|
|3     |LUT1       |   156|
|4     |LUT2       |   101|
|5     |LUT3       |    82|
|6     |LUT4       |    94|
|7     |LUT5       |    79|
|8     |LUT6       |   225|
|9     |MUXF7      |     7|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |RAMB36E1_1 |     1|
|13    |FDRE       |   395|
|14    |FDSE       |    22|
|15    |IBUF       |     3|
|16    |IOBUF      |     2|
|17    |OBUF       |    38|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               |  1266|
|2     |  CPU                   |Processor                      |   255|
|3     |    ALU0                |ALU                            |    49|
|4     |  led                   |BusInterfaceLED                |    12|
|5     |  mouse                 |BusInterfaceMouse              |   392|
|6     |    MT                  |MouseTransceiver               |   357|
|7     |      MSM               |MouseMasterSM                  |   134|
|8     |      R                 |MouseReceiver                  |    67|
|9     |      T                 |MouseTransmitter               |    78|
|10    |  ram                   |RAM                            |     2|
|11    |  rom                   |ROM                            |    69|
|12    |  seg7                  |BusInterfaceSevenSegment       |    78|
|13    |    SevenSegmentWrapper |SevenSegmentWrapper            |    62|
|14    |      ClockDivider      |GenericCounter                 |    43|
|15    |      DigitSelector     |GenericCounter__parameterized0 |    19|
|16    |  switch                |BusInterfaceSwitch             |     2|
|17    |  timer                 |Timer                          |   284|
|18    |  vga                   |VGA_Driver                     |   123|
|19    |    fb                  |Frame_Buffer                   |     5|
|20    |    sg                  |VGA_Sig_Gen                    |    92|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 603.176 ; gain = 99.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 603.176 ; gain = 426.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 603.176 ; gain = 393.184
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 603.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 04 01:45:11 2025...
