// Seed: 1887139944
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7
);
  type_9(
      id_1, 1, 1
  );
endmodule
