// Seed: 1205411296
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    output wor id_8
    , id_18,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14,
    input supply1 id_15,
    input supply0 id_16
);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    output supply0 id_7
);
  assign id_7 = id_1;
  module_0(
      id_2,
      id_6,
      id_5,
      id_7,
      id_3,
      id_1,
      id_5,
      id_6,
      id_6,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_0
  );
endmodule
