<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml camera_to_display.twx camera_to_display.ncd -o
camera_to_display.twr camera_to_display.pcf -ucf EXTEND_BOARD_BASE.ucf -ucf
EXTEND_BOARD_7SEG.ucf -ucf CQ_IMGP2_DISPLAY.ucf -ucf
CQ_IMGP2_CAMERA_J13_J15.ucf -ucf CQ_IMGP2.ucf

</twCmdLine><twDesign>camera_to_display.ncd</twDesign><twDesignPath>camera_to_display.ncd</twDesignPath><twPCF>camera_to_display.pcf</twPCF><twPcfPath>camera_to_display.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s1200e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-03-26</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_I_C1PCLK = PERIOD &quot;I_C1PCLK&quot; 40 ns HIGH 50%;" ScopeName="">TS_I_C1PCLK = PERIOD TIMEGRP &quot;I_C1PCLK&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_I_C1PCLK = PERIOD TIMEGRP &quot;I_C1PCLK&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="CAM1_DCM/DCM_SP_INST/CLKIN" logResource="CAM1_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="CAM1_DCM/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="CAM1_DCM/DCM_SP_INST/CLKIN" logResource="CAM1_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="CAM1_DCM/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="35.834" period="40.000" constraintValue="40.000" deviceLimit="4.166" freqLimit="240.038" physResource="CAM1_DCM/DCM_SP_INST/CLKIN" logResource="CAM1_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="CAM1_DCM/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_I_CLK25 = PERIOD &quot;I_CLK25&quot; 40 ns HIGH 50%;" ScopeName="">TS_I_CLK25 = PERIOD TIMEGRP &quot;I_CLK25&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: TS_I_CLK25 = PERIOD TIMEGRP &quot;I_CLK25&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="MAIN_DCM/DCM_SP_INST/CLKIN" logResource="MAIN_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="MAIN_DCM/CLKIN_IBUFG"/><twPinLimit anchorID="15" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="MAIN_DCM/DCM_SP_INST/CLKIN" logResource="MAIN_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="MAIN_DCM/CLKIN_IBUFG"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tdcmpc" slack="35.834" period="40.000" constraintValue="40.000" deviceLimit="4.166" freqLimit="240.038" physResource="MAIN_DCM/DCM_SP_INST/CLKIN" logResource="MAIN_DCM/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="MAIN_DCM/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_I_C1PCLK = PERIOD &quot;I_C1PCLK&quot; 40 ns HIGH 50%;" ScopeName="">TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;CAM1_DCM_CLK0_BUF&quot; TS_I_C1PCLK HIGH         50%;</twConstName><twItemCnt>10435</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>247</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.245</twMinPer></twConstHead><twPathRptBanner iPaths="88" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA8), 88 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.755</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.173</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>cam1_write_addr_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;7&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.775</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>13.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.809</twSlack><twSrc BELType="FF">cam1_line_count_2</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.121</twTotPathDel><twClkSkew dest = "0.229" src = "0.299">0.070</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>cam1_line_count_2</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp><twBEL>cam1_line_count_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P0</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>cam1_write_addr_mult0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>cam1_write_addr&lt;0&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;2&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;4&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.603</twLogDel><twRouteDel>6.518</twRouteDel><twTotDel>13.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.868</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.060</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>cam1_write_addr_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.842</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.662</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>13.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA11), 112 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.815</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.113</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>cam1_write_addr_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;7&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.257</twDelInfo><twComp>cam1_write_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.300</twLogDel><twRouteDel>5.813</twRouteDel><twTotDel>13.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.851</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.077</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cam1_write_addr_mult0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>cam1_write_addr_mult0000&lt;8&gt;_rt</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.257</twDelInfo><twComp>cam1_write_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.446</twLogDel><twRouteDel>5.631</twRouteDel><twTotDel>13.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.869</twSlack><twSrc BELType="FF">cam1_line_count_2</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.061</twTotPathDel><twClkSkew dest = "0.229" src = "0.299">0.070</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_2</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X3Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp><twBEL>cam1_line_count_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P0</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>cam1_write_addr_mult0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>cam1_write_addr&lt;0&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;2&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;4&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.257</twDelInfo><twComp>cam1_write_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.128</twLogDel><twRouteDel>5.933</twRouteDel><twTotDel>13.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA13), 128 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.904</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>13.024</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>cam1_write_addr_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;7&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;12&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.050</twDelInfo><twComp>cam1_write_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.418</twLogDel><twRouteDel>5.606</twRouteDel><twTotDel>13.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.940</twSlack><twSrc BELType="FF">cam1_line_count_8</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>12.988</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_8</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp><twBEL>cam1_line_count_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>cam1_line_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cam1_write_addr_mult0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>cam1_write_addr_mult0000&lt;8&gt;_rt</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;12&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.050</twDelInfo><twComp>cam1_write_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.564</twLogDel><twRouteDel>5.424</twRouteDel><twTotDel>12.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.958</twSlack><twSrc BELType="FF">cam1_line_count_2</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>12.972</twTotPathDel><twClkSkew dest = "0.229" src = "0.299">0.070</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>cam1_line_count_2</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X3Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp><twBEL>cam1_line_count_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>cam1_line_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y3.P0</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>Mmult_cam1_write_addr_mult0000</twComp><twBEL>Mmult_cam1_write_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>cam1_write_addr_mult0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>cam1_write_addr&lt;0&gt;</twComp><twBEL>Madd_cam1_write_addr_lut&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;0&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;2&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;4&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;6&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;8&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>cam1_write_addr&lt;10&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_cam1_write_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_cam1_write_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>cam1_write_addr&lt;12&gt;</twComp><twBEL>Madd_cam1_write_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_cam1_write_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.050</twDelInfo><twComp>cam1_write_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>7.246</twLogDel><twRouteDel>5.726</twRouteDel><twTotDel>12.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;CAM1_DCM_CLK0_BUF&quot; TS_I_C1PCLK HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cam1_y_valid (SLICE_X17Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.079</twSlack><twSrc BELType="FF">cam1_y_valid</twSrc><twDest BELType="FF">cam1_y_valid</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cam1_y_valid</twSrc><twDest BELType='FF'>cam1_y_valid</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>cam1_y_valid</twComp><twBEL>cam1_y_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>cam1_y_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>cam1_y_valid</twComp><twBEL>cam1_y_valid</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y1.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.097</twSlack><twSrc BELType="FF">cam1_y_0</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew dest = "0.124" src = "0.131">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cam1_y_0</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>cam1_y&lt;1&gt;</twComp><twBEL>cam1_y_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.DIA0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.694</twDelInfo><twComp>cam1_y&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y2.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.116</twSlack><twSrc BELType="FF">cam1_y_1</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>1.121</twTotPathDel><twClkSkew dest = "0.136" src = "0.131">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cam1_y_1</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>cam1_y&lt;1&gt;</twComp><twBEL>cam1_y_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.773</twDelInfo><twComp>cam1_y&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.348</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>1.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">cam1_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;CAM1_DCM_CLK0_BUF&quot; TS_I_C1PCLK HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tbpwl" slack="36.824" period="40.000" constraintValue="20.000" deviceLimit="1.588" physResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA" logResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA" locationPin="RAMB16_X0Y9.CLKA" clockNet="cam1_clk"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tbpwh" slack="36.824" period="40.000" constraintValue="20.000" deviceLimit="1.588" physResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA" logResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA" locationPin="RAMB16_X0Y9.CLKA" clockNet="cam1_clk"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tbp" slack="36.824" period="40.000" constraintValue="40.000" deviceLimit="3.176" freqLimit="314.861" physResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA" logResource="VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA" locationPin="RAMB16_X0Y9.CLKA" clockNet="cam1_clk"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_I_CLK25 = PERIOD &quot;I_CLK25&quot; 40 ns HIGH 50%;" ScopeName="">TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;MAIN_DCM_CLK0_BUF&quot; TS_I_CLK25 HIGH 50%;</twConstName><twItemCnt>4145</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>333</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.298</twMinPer></twConstHead><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAMB16_X0Y5.ENB), 90 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.702</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.282</twTotPathDel><twClkSkew dest = "0.006" src = "0.022">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P4</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>disp_read_addr_mult0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.831</twLogDel><twRouteDel>4.451</twRouteDel><twTotDel>12.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.776</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.208</twTotPathDel><twClkSkew dest = "0.006" src = "0.022">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>8</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;1&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.906</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>12.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.889</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.095</twTotPathDel><twClkSkew dest = "0.006" src = "0.022">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>8</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.793</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>12.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAMB16_X0Y4.ENB), 90 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.715</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.272</twTotPathDel><twClkSkew dest = "0.128" src = "0.141">0.013</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P4</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>disp_read_addr_mult0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.831</twLogDel><twRouteDel>4.441</twRouteDel><twTotDel>12.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.789</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.198</twTotPathDel><twClkSkew dest = "0.128" src = "0.141">0.013</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>8</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;1&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.906</twLogDel><twRouteDel>4.292</twRouteDel><twTotDel>12.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.902</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twTotPathDel>12.085</twTotPathDel><twClkSkew dest = "0.128" src = "0.141">0.013</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twDest><twLogLvls>8</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;10&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;10&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;12&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>disp_read_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B</twBEL></twPathDel><twLogDel>7.793</twLogDel><twRouteDel>4.292</twRouteDel><twTotDel>12.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAMB16_X0Y10.ADDRB9), 26 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.124</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>11.871</twTotPathDel><twClkSkew dest = "0.229" src = "0.234">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>3</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P4</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>disp_read_addr_mult0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.906</twDelInfo><twComp>disp_read_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>6.443</twLogDel><twRouteDel>5.428</twRouteDel><twTotDel>11.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.198</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>11.797</twTotPathDel><twClkSkew dest = "0.229" src = "0.234">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>5</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_lut&lt;1&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.906</twDelInfo><twComp>disp_read_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>6.518</twLogDel><twRouteDel>5.279</twRouteDel><twTotDel>11.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.311</twSlack><twSrc BELType="MULT">Mmult_disp_read_addr_mult0000</twSrc><twDest BELType="RAM">VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>11.684</twTotPathDel><twClkSkew dest = "0.229" src = "0.234">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='MULT'>Mmult_disp_read_addr_mult0000</twSrc><twDest BELType='RAM'>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>5</twLogLvls><twSrcSite>MULT18X18_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>MULT18X18_X0Y6.P1</twSite><twDelType>Tmsckp_A</twDelType><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Mmult_disp_read_addr_mult0000</twComp><twBEL>Mmult_disp_read_addr_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>disp_read_addr_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>disp_read_addr&lt;0&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;2&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;2&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;4&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;4&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_read_addr&lt;6&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;6&gt;</twBEL><twBEL>Madd_disp_read_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_disp_read_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>disp_read_addr&lt;8&gt;</twComp><twBEL>Madd_disp_read_addr_cy&lt;8&gt;</twBEL><twBEL>Madd_disp_read_addr_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.906</twDelInfo><twComp>disp_read_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>6.405</twLogDel><twRouteDel>5.279</twRouteDel><twTotDel>11.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;MAIN_DCM_CLK0_BUF&quot; TS_I_CLK25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (SLICE_X57Y105.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.233</twSlack><twSrc BELType="FF">Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9</twSrc><twDest BELType="FF">Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk</twDest><twTotPathDel>1.221</twTotPathDel><twClkSkew dest = "0.032" src = "0.044">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9</twSrc><twDest BELType='FF'>Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X53Y104.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;8&gt;</twComp><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y105.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.616</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1</twComp><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>1.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point disp_enable_8d_0 (SLICE_X1Y69.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.568</twSlack><twSrc BELType="FF">disp_enable</twSrc><twDest BELType="FF">disp_enable_8d_0</twDest><twTotPathDel>1.605</twTotPathDel><twClkSkew dest = "0.136" src = "0.099">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>disp_enable</twSrc><twDest BELType='FF'>disp_enable_8d_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>disp_enable</twComp><twBEL>disp_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.948</twDelInfo><twComp>disp_enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>disp_enable_8d&lt;0&gt;</twComp><twBEL>disp_enable_8d_0</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2 (SLICE_X53Y101.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twSrc><twDest BELType="FF">Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twDest><twTotPathDel>1.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twSrc><twDest BELType='FF'>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X53Y101.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;2&gt;</twComp><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y101.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;2&gt;</twComp><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer&lt;2&gt;_rt</twBEL><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/Mcount_sampling_timer_xor&lt;2&gt;</twBEL><twBEL>Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>1.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">O_LCD_CLK_OBUF</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;MAIN_DCM_CLK0_BUF&quot; TS_I_CLK25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tmsper_A" slack="35.833" period="40.000" constraintValue="40.000" deviceLimit="4.167" freqLimit="239.981" physResource="Mmult_disp_read_addr_mult0000/CLK" logResource="Mmult_disp_read_addr_mult0000/CLK" locationPin="MULT18X18_X0Y6.CLK" clockNet="O_LCD_CLK_OBUF"/><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tmspwl_A" slack="35.834" period="40.000" constraintValue="20.000" deviceLimit="2.083" physResource="Mmult_disp_read_addr_mult0000/CLK" logResource="Mmult_disp_read_addr_mult0000/CLK" locationPin="MULT18X18_X0Y6.CLK" clockNet="O_LCD_CLK_OBUF"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tmspwh_A" slack="35.834" period="40.000" constraintValue="20.000" deviceLimit="2.083" physResource="Mmult_disp_read_addr_mult0000/CLK" logResource="Mmult_disp_read_addr_mult0000/CLK" locationPin="MULT18X18_X0Y6.CLK" clockNet="O_LCD_CLK_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="75"><twConstRollup name="TS_I_C1PCLK" fullName="TS_I_C1PCLK = PERIOD TIMEGRP &quot;I_C1PCLK&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="13.245" errors="0" errorRollup="0" items="0" itemsRollup="10435"/><twConstRollup name="TS_CAM1_DCM_CLK0_BUF" fullName="TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;CAM1_DCM_CLK0_BUF&quot; TS_I_C1PCLK HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="13.245" actualRollup="N/A" errors="0" errorRollup="0" items="10435" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="76"><twConstRollup name="TS_I_CLK25" fullName="TS_I_CLK25 = PERIOD TIMEGRP &quot;I_CLK25&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="12.298" errors="0" errorRollup="0" items="0" itemsRollup="4145"/><twConstRollup name="TS_MAIN_DCM_CLK0_BUF" fullName="TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP &quot;MAIN_DCM_CLK0_BUF&quot; TS_I_CLK25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="12.298" actualRollup="N/A" errors="0" errorRollup="0" items="4145" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="8"><twDest>I_C1PCLK</twDest><twClk2SU><twSrc>I_C1PCLK</twSrc><twRiseRise>13.245</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="80" twDestWidth="7"><twDest>I_CLK25</twDest><twClk2SU><twSrc>I_CLK25</twSrc><twRiseRise>12.298</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="81"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>14580</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>729</twConnCnt></twConstCov><twStats anchorID="82"><twMinPer>13.245</twMinPer><twFootnote number="1" /><twMaxFreq>75.500</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>WED 23 OCT 16:49:34 2013 </twTimestamp></twFoot><twClientInfo anchorID="83"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 146 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
