static inline void\r\nF_1 ( struct V_1 * V_2 , unsigned char V_3 , unsigned char V_4 )\r\n{\r\nunsigned int V_5 = V_2 -> V_6 + V_7 ;\r\nV_3 = ~ V_3 & F_2 ( V_5 ) ;\r\nF_3 ( V_3 | V_4 , V_5 ) ;\r\n}\r\nstatic inline void\r\nF_4 ( T_1 * V_8 )\r\n{\r\nunsigned int V_5 = V_8 -> V_2 . V_6 + V_7 ;\r\nint V_9 ;\r\nV_9 = F_2 ( V_5 ) & ~ V_10 ;\r\nF_3 ( V_9 | V_10 , V_5 ) ;\r\nF_3 ( V_9 , V_5 ) ;\r\n}\r\nstatic inline int\r\nF_5 ( int V_11 )\r\n{\r\nunsigned int V_12 = F_6 ( V_11 * 100 ) ;\r\nreturn F_7 ( V_12 ) ;\r\n}\r\nstatic int\r\nF_8 ( T_1 * V_8 )\r\n{\r\nstruct V_1 * V_2 = & V_8 -> V_2 ;\r\nunsigned int V_12 , V_13 = - 1 ;\r\nF_1 ( V_2 , - 1 , V_14 ) ;\r\nF_5 ( 2 ) ;\r\nF_1 ( V_2 , V_14 , 0 ) ;\r\nV_12 = 500 ;\r\ndo {\r\nF_9 ( 2 ) ;\r\nif ( F_2 ( V_2 -> V_6 + V_15 ) & V_16 ) {\r\nV_13 = F_10 ( V_2 -> V_6 + V_17 ) ;\r\nif ( V_13 == 0x55aa )\r\nbreak;\r\n}\r\n} while ( -- V_12 );\r\nif ( V_12 == 0 ) {\r\nF_11 ( V_18 L_1 ) ;\r\nif ( V_13 != ( unsigned int ) - 1 )\r\nF_11 ( L_2 , V_13 ) ;\r\nF_11 ( L_3 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_12 ( T_1 * V_8 ,\r\nint V_19 , unsigned int * V_20 ,\r\nint V_21 , unsigned int * V_22 )\r\n{\r\nunsigned int V_6 = V_8 -> V_2 . V_6 ;\r\nunsigned int V_23 = 0 ;\r\nunsigned int V_24 ;\r\nif ( V_25 & V_26 ) {\r\nF_11 ( L_4 ) ;\r\nfor ( V_24 = 0 ; V_24 < V_19 ; V_24 ++ )\r\nF_11 ( L_5 , V_20 [ V_24 ] ) ;\r\nF_11 ( L_3 ) ;\r\n}\r\nif ( F_2 ( V_6 + V_15 ) & V_16 ) {\r\nint V_27 ;\r\nV_27 = F_10 ( V_6 + V_17 ) ;\r\nif ( V_25 & V_26 )\r\nF_11 ( L_6 , V_27 ) ;\r\nF_13 ( 10 ) ;\r\n}\r\nfor ( V_24 = 0 ; ! V_23 && V_24 < V_19 ; V_24 ++ ) {\r\nint V_28 ;\r\nfor ( V_28 = 5000 ; V_28 ; V_28 -- )\r\nif ( F_2 ( V_6 + V_15 ) & V_29 )\r\nbreak;\r\nif ( ! V_28 )\r\nV_23 = 1 ;\r\nelse\r\nF_14 ( V_20 [ V_24 ] , V_6 + V_17 ) ;\r\n}\r\nfor ( V_24 = 0 ; ! V_23 && V_24 < V_21 ; V_24 ++ ) {\r\nint V_28 ;\r\nfor ( V_28 = 5000 ; V_28 ; V_28 -- )\r\nif ( F_2 ( V_6 + V_15 ) & V_16 )\r\nbreak;\r\nif ( ! V_28 )\r\nV_23 = 1 ;\r\nelse\r\nV_22 [ V_24 ] = F_10 ( V_6 + V_17 ) ;\r\n}\r\nif ( V_25 & V_26 ) {\r\nif ( ! V_23 ) {\r\nF_11 ( L_7 ) ;\r\nfor ( V_24 = 0 ; V_24 < V_21 ; V_24 ++ )\r\nF_11 ( L_5 , V_22 [ V_24 ] ) ;\r\nF_11 ( L_3 ) ;\r\n} else\r\nF_11 ( L_8 ) ;\r\n}\r\nreturn V_23 ? 1 : 0 ;\r\n}\r\nstatic inline int\r\nF_15 ( T_1 * V_8 , unsigned int V_20 )\r\n{\r\nreturn F_12 ( V_8 , 1 , & V_20 , 0 , NULL ) ;\r\n}\r\nstatic inline unsigned int\r\nF_16 ( T_1 * V_8 , unsigned int V_20 )\r\n{\r\nunsigned int V_30 ;\r\nF_12 ( V_8 , 1 , & V_20 , 1 , & V_30 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic inline int\r\nF_17 ( T_1 * V_8 , unsigned int V_20 , unsigned int V_31 )\r\n{\r\nunsigned int V_32 [ 2 ] ;\r\nV_32 [ 0 ] = V_20 ;\r\nV_32 [ 1 ] = V_31 ;\r\nreturn F_12 ( V_8 , 2 , V_32 , 1 , V_32 ) ;\r\n}\r\nstatic inline int\r\nF_18 ( T_1 * V_8 , unsigned int V_20 ,\r\nunsigned int V_33 , unsigned int V_34 )\r\n{\r\nunsigned int V_32 [ 3 ] ;\r\nV_32 [ 0 ] = V_20 ;\r\nV_32 [ 1 ] = V_33 ;\r\nV_32 [ 2 ] = V_34 ;\r\nreturn F_12 ( V_8 , 3 , V_32 , 0 , NULL ) ;\r\n}\r\nstatic int\r\nF_19 ( T_1 * V_8 , char * V_35 )\r\n{\r\nunsigned int V_36 [ 2 ] ;\r\nunsigned int V_20 = V_37 ;\r\nF_12 ( V_8 , 1 , & V_20 , 2 , V_36 ) ;\r\nV_35 [ 0 ] = V_36 [ 0 ] >> 8 ;\r\nV_35 [ 1 ] = V_36 [ 0 ] & 255 ;\r\nV_35 [ 2 ] = '\0' ;\r\nreturn V_36 [ 0 ] ;\r\n}\r\nstatic int\r\nF_20 ( int V_38 , int V_39 )\r\n{\r\nT_1 * V_8 ;\r\nT_2 * V_40 ;\r\nunsigned long V_41 ;\r\nif ( V_38 < 0 || V_38 >= V_42 )\r\nreturn - V_43 ;\r\nV_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nV_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nif ( V_40 -> V_46 || ( V_8 -> V_46 & V_39 ) ) {\r\nF_22 ( & V_45 , V_41 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_8 -> V_48 = 0 ;\r\nV_8 -> V_46 |= V_39 ;\r\nV_40 -> V_46 = V_39 ;\r\nF_23 ( V_38 , 0 ) ;\r\nif ( V_39 & V_49 )\r\nV_8 -> V_50 = V_38 ;\r\nif ( V_39 & V_51 )\r\nV_8 -> V_52 = V_38 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_24 ( int V_38 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nunsigned long V_41 ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_25 ( V_38 ) ;\r\nV_8 -> V_48 = 0 ;\r\nV_8 -> V_46 &= ~ V_40 -> V_46 ;\r\nV_40 -> V_46 = 0 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic void\r\nF_26 ( int V_38 , unsigned long V_53 , int V_54 , int V_55 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nunsigned long V_41 ;\r\nunsigned int V_28 = V_54 ;\r\nif ( V_25 & V_56 )\r\nF_11 ( L_9 ,\r\nV_53 , V_28 ) ;\r\nif ( V_40 -> V_57 & ( V_58 | V_59 ) )\r\nV_28 >>= 1 ;\r\nif ( V_40 -> V_60 > 1 )\r\nV_28 >>= 1 ;\r\nV_28 -= 1 ;\r\nif ( V_8 -> V_48 & V_61 &&\r\nV_44 [ V_38 ] -> V_41 & V_62 &&\r\nV_55 &&\r\nV_28 == V_8 -> V_63 ) {\r\nV_8 -> V_48 |= V_61 ;\r\nreturn;\r\n}\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_17 ( V_8 , V_64 , V_28 ) ;\r\nV_8 -> V_63 = V_28 ;\r\nV_8 -> V_48 |= V_61 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic void\r\nF_27 ( int V_38 , unsigned long V_53 , int V_54 , int V_55 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nunsigned long V_41 ;\r\nunsigned int V_28 = V_54 ;\r\nif ( V_25 & V_65 )\r\nF_11 ( L_10 ,\r\nV_53 , V_28 ) ;\r\nif ( V_40 -> V_57 & ( V_58 | V_59 ) )\r\nV_28 >>= 1 ;\r\nif ( V_40 -> V_60 > 1 )\r\nV_28 >>= 1 ;\r\nV_28 -= 1 ;\r\nif ( V_8 -> V_48 & V_66 &&\r\nV_44 [ V_38 ] -> V_41 & V_62 &&\r\nV_55 &&\r\nV_28 == V_8 -> V_63 ) {\r\nV_8 -> V_48 |= V_66 ;\r\nreturn;\r\n}\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_17 ( V_8 , V_67 , V_28 ) ;\r\nV_8 -> V_63 = V_28 ;\r\nV_8 -> V_48 |= V_66 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic int\r\nF_28 ( int V_38 , unsigned int V_20 , void T_3 * V_31 )\r\n{\r\nreturn - V_68 ;\r\n}\r\nstatic unsigned int\r\nF_29 ( T_2 * V_40 )\r\n{\r\nunsigned int V_69 ;\r\nif ( V_40 -> V_69 == 8000 )\r\nV_69 = 0x2E71 ;\r\nelse if ( V_40 -> V_69 == 11025 )\r\nV_69 = 0x4000 ;\r\nelse if ( V_40 -> V_69 == 22050 )\r\nV_69 = 0x8000 ;\r\nelse if ( V_40 -> V_69 == 44100 )\r\nV_69 = 0x0 ;\r\nelse {\r\nV_69 = V_40 -> V_69 << 16 ;\r\nV_69 = ( V_69 / 44100 ) & 65535 ;\r\n}\r\nreturn V_69 ;\r\n}\r\nstatic unsigned int\r\nF_30 ( T_2 * V_40 )\r\n{\r\nunsigned int V_70 ;\r\nif ( V_40 -> V_57 == V_58 )\r\nV_70 = 1 ;\r\nelse if ( V_40 -> V_57 == V_71 )\r\nV_70 = 0 ;\r\nelse\r\nV_70 = 2 ;\r\nreturn V_70 ;\r\n}\r\nstatic int\r\nF_31 ( int V_38 , int V_72 , int V_73 )\r\n{\r\nunsigned long V_41 ;\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nunsigned int V_69 , V_70 ;\r\nif ( V_8 -> V_48 )\r\nreturn 0 ;\r\nV_69 = F_29 ( V_40 ) ;\r\nV_70 = F_30 ( V_40 ) ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nif ( F_17 ( V_8 , V_74 , V_70 ) )\r\nF_11 ( V_18 L_11\r\nL_12 , V_40 -> V_57 ) ;\r\nif ( F_17 ( V_8 , V_75 , V_40 -> V_60 ) )\r\nF_11 ( V_18 L_13\r\nL_14 , V_40 -> V_60 ) ;\r\nif ( F_17 ( V_8 , V_76 , V_69 ) )\r\nF_11 ( V_18 L_15\r\nL_16 , V_40 -> V_69 ) ;\r\nif ( F_17 ( V_8 , V_77 , 1 ) )\r\nF_11 ( V_18 L_15\r\nL_17 , 1 ) ;\r\nif ( F_17 ( V_8 , V_74 , V_70 ) )\r\nF_11 ( V_18 L_15\r\nL_18 , V_40 -> V_57 ) ;\r\nV_8 -> V_63 = 0 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\nF_32 ( V_38 ) ;\r\nif ( V_25 & V_78 ) {\r\nF_11 ( L_19 ,\r\nF_2 ( V_8 -> V_2 . V_6 + V_7 ) ) ;\r\nF_11 ( L_20 ,\r\nF_2 ( V_8 -> V_2 . V_6 + V_15 ) ) ;\r\nF_11 ( L_21 ,\r\nF_2 ( V_8 -> V_2 . V_6 + V_79 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_33 ( int V_38 , int V_72 , int V_73 )\r\n{\r\nunsigned long V_41 ;\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nunsigned int V_69 , V_70 ;\r\nV_69 = F_29 ( V_40 ) ;\r\nV_70 = F_30 ( V_40 ) ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nif ( F_17 ( V_8 , V_80 , V_69 ) &&\r\nF_17 ( V_8 , V_80 , V_69 ) )\r\nF_11 ( V_18 L_22\r\nL_16 , V_40 -> V_69 ) ;\r\nif ( F_17 ( V_8 , V_81 , V_40 -> V_60 ) )\r\nF_11 ( V_18 L_22\r\nL_14 , V_40 -> V_60 ) ;\r\nif ( F_17 ( V_8 , V_82 , 0 ) )\r\nF_11 ( V_18 L_22\r\nL_17 , 0 ) ;\r\nif ( F_17 ( V_8 , V_83 , V_70 ) )\r\nF_11 ( V_18 L_22\r\nL_18 , V_40 -> V_57 ) ;\r\nV_8 -> V_63 = 0 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\nF_34 ( V_38 ) ;\r\nif ( V_25 & V_78 ) {\r\nF_11 ( L_19 , F_2 ( V_8 -> V_2 . V_6 + V_7 ) ) ;\r\nF_11 ( L_20 , F_2 ( V_8 -> V_2 . V_6 + V_15 ) ) ;\r\nF_11 ( L_21 , F_2 ( V_8 -> V_2 . V_6 + V_79 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_25 ( int V_38 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nT_1 * V_8 ;\r\nif ( V_40 -> V_46 & V_51 )\r\nF_34 ( V_38 ) ;\r\nif ( V_40 -> V_46 & V_49 )\r\nF_32 ( V_38 ) ;\r\nV_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nV_8 -> V_48 = 0 ;\r\n}\r\nstatic void\r\nF_32 ( int V_38 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nunsigned long V_41 ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_15 ( V_8 , V_84 ) ;\r\nV_8 -> V_48 &= ~ V_66 ;\r\nif ( F_2 ( V_8 -> V_2 . V_6 + V_15 ) & V_85 )\r\nF_4 ( V_8 ) ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic void\r\nF_34 ( int V_38 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nunsigned long V_41 ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_15 ( V_8 , V_86 ) ;\r\nV_8 -> V_48 &= ~ V_61 ;\r\nif ( F_2 ( V_8 -> V_2 . V_6 + V_15 ) & V_85 )\r\nF_4 ( V_8 ) ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic void\r\nF_23 ( int V_38 , int V_87 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nunsigned long V_41 ;\r\nif ( V_25 & V_88 ) {\r\nF_11 ( L_23 ) ;\r\nif ( V_87 & V_66 )\r\nF_11 ( L_24 ) ;\r\nif ( V_87 & V_61 )\r\nF_11 ( L_25 ) ;\r\nF_11 ( L_3 ) ;\r\n}\r\nF_21 ( & V_45 , V_41 ) ;\r\nV_87 &= V_8 -> V_48 ;\r\nif ( V_40 -> V_46 & V_49 &&\r\nV_87 & V_66 )\r\nF_15 ( V_8 , V_89 ) ;\r\nif ( V_40 -> V_46 & V_51 &&\r\nV_87 & V_61 )\r\nF_15 ( V_8 , V_90 ) ;\r\nF_22 ( & V_45 , V_41 ) ;\r\n}\r\nstatic int\r\nF_35 ( int V_38 , int V_31 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nif ( V_31 <= 0 )\r\nreturn V_40 -> V_69 ;\r\nif ( V_31 < 5000 )\r\nV_31 = 5000 ;\r\nif ( V_31 > 44100 )\r\nV_31 = 44100 ;\r\nV_40 -> V_69 = V_31 ;\r\nreturn V_40 -> V_69 ;\r\n}\r\nstatic short\r\nF_36 ( int V_38 , short V_31 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nif ( V_31 != 1 && V_31 != 2 )\r\nreturn V_40 -> V_60 ;\r\nV_40 -> V_60 = V_31 ;\r\nreturn V_31 ;\r\n}\r\nstatic unsigned int\r\nF_37 ( int V_38 , unsigned int V_31 )\r\n{\r\nT_2 * V_40 = ( T_2 * ) V_44 [ V_38 ] -> V_40 ;\r\nif ( V_31 == 0 )\r\nreturn V_40 -> V_57 ;\r\nif ( ( V_31 != V_91 ) && ( V_31 != V_58 ) && ( V_31 != V_71 ) )\r\nV_31 = V_91 ;\r\nV_40 -> V_57 = V_31 ;\r\nreturn V_31 ;\r\n}\r\nstatic T_4\r\nF_38 ( int V_92 , void * V_93 )\r\n{\r\nT_1 * V_8 = V_93 ;\r\nint V_94 , V_95 ;\r\nF_39 ( & V_45 ) ;\r\nV_94 = F_2 ( V_8 -> V_2 . V_6 + V_79 ) ;\r\nV_95 = F_2 ( V_8 -> V_2 . V_6 + V_15 ) ;\r\nif ( V_25 & V_78 )\r\nF_11 ( L_26 ,\r\nV_95 , V_94 ) ;\r\nif ( V_95 & V_85 )\r\nF_4 ( V_8 ) ;\r\nelse\r\nF_11 ( V_18 L_27 ) ;\r\nif ( V_94 & 0x01 ) {\r\nint V_36 = 1 ;\r\nif ( ( V_95 & V_96 ) && ( V_8 -> V_48 & V_61 ) ) {\r\nF_40 ( V_8 -> V_52 , 1 ) ;\r\nV_36 = 0 ;\r\n}\r\nif ( ( V_95 & V_97 ) && ( V_8 -> V_48 & V_66 ) ) {\r\nF_41 ( V_8 -> V_50 ) ;\r\nV_36 = 0 ;\r\n}\r\nif ( V_36 )\r\nF_11 ( V_18 L_28 ) ;\r\n}\r\nif ( V_94 & 0x2 )\r\nF_11 ( V_18 L_29 ) ;\r\nF_42 ( & V_45 ) ;\r\nreturn V_98 ;\r\n}\r\nstatic void\r\nF_43 ( T_1 * V_8 , int V_99 )\r\n{\r\nunsigned int V_100 , V_101 ;\r\nV_100 = V_8 -> V_102 [ V_99 ] & 0xff ;\r\nV_101 = V_8 -> V_102 [ V_99 ] >> 8 ;\r\nif ( V_100 > 100 )\r\nV_100 = 100 ;\r\nif ( V_101 > 100 )\r\nV_101 = 100 ;\r\n#define F_44 ( T_5 , T_6 ) ((lev) * (max) / 100)\r\nif ( F_45 () && V_99 == V_103 )\r\nV_99 = V_104 ;\r\nif ( V_105 [ V_99 ] . V_106 || V_105 [ V_99 ] . V_107 ) {\r\nconst struct V_108 * V_109 = V_105 + V_99 ;\r\nunsigned int V_110 , V_111 , V_112 ;\r\nV_110 = V_109 -> T_6 << V_109 -> V_113 ;\r\nV_100 = F_44 ( V_100 , V_109 -> T_6 ) << V_109 -> V_113 ;\r\nV_101 = F_44 ( V_101 , V_109 -> T_6 ) << V_109 -> V_113 ;\r\nV_111 = F_16 ( V_8 , V_114 |\r\nV_109 -> V_106 << 8 ) ;\r\nV_112 = F_16 ( V_8 , V_114 |\r\nV_109 -> V_107 << 8 ) ;\r\nV_111 = ( V_111 & ~ V_110 ) | ( V_100 & V_110 ) ;\r\nV_112 = ( V_112 & ~ V_110 ) | ( V_101 & V_110 ) ;\r\nF_18 ( V_8 , V_115 , V_111 , V_112 ) ;\r\n} else {\r\nswitch( V_99 ) {\r\ncase V_116 :\r\nF_18 ( V_8 , V_117 ,\r\nF_44 ( V_100 , 32767 ) ,\r\nF_44 ( V_101 , 32767 ) ) ;\r\nbreak;\r\ncase V_118 :\r\nF_18 ( V_8 , 0x0100 | V_117 ,\r\nF_44 ( V_100 , 32767 ) ,\r\nF_44 ( V_101 , 32767 ) ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_46 ( T_1 * V_8 , char V_119 , char V_120 )\r\n{\r\nunsigned int V_121 , V_122 ;\r\nV_121 = F_16 ( V_8 , V_114 | 0x0800 ) ;\r\nV_122 = F_16 ( V_8 , V_114 | 0x0900 ) ;\r\nV_121 = ( V_121 & ~ 0x3f ) | V_120 << 3 | V_119 ;\r\nF_18 ( V_8 , V_115 , V_121 , V_122 ) ;\r\n}\r\nstatic unsigned int\r\nF_47 ( T_1 * V_8 , unsigned int V_123 ,\r\nunsigned char * V_124 , unsigned char * V_125 )\r\n{\r\nunsigned int V_126 = V_127 ;\r\nif ( V_123 & V_128 ) {\r\nV_123 = V_128 ;\r\nV_126 = V_129 ;\r\n} else if ( V_123 & V_130 ) {\r\nV_123 = V_130 ;\r\nV_126 = V_131 ;\r\n} else if ( V_123 & V_132 ) {\r\nV_123 = V_132 ;\r\nV_126 = V_133 ;\r\n} else if ( V_123 & V_134 ) {\r\nV_123 = V_134 ;\r\nV_126 = V_135 ;\r\n} else if ( V_123 & V_136 ) {\r\nV_123 = V_136 ;\r\nV_126 = V_137 ;\r\n}\r\n* V_124 = * V_125 = V_126 ;\r\nreturn V_123 ;\r\n}\r\nstatic int\r\nF_48 ( T_1 * V_8 , int V_38 , unsigned char V_138 ,\r\nunsigned char V_139 )\r\n{\r\nswitch ( V_38 ) {\r\ncase V_104 :\r\ncase V_118 :\r\ncase V_116 :\r\ncase V_140 :\r\ncase V_141 :\r\ncase V_142 :\r\ncase V_143 :\r\ncase V_144 :\r\nV_8 -> V_102 [ V_38 ] = V_138 | V_139 << 8 ;\r\nbreak;\r\ncase V_145 :\r\nbreak;\r\ndefault:\r\nV_38 = - V_68 ;\r\nbreak;\r\n}\r\nreturn V_38 ;\r\n}\r\nstatic int F_49 ( T_1 * V_8 , int V_38 )\r\n{\r\nreturn V_8 -> V_102 [ V_38 ] ;\r\n}\r\nstatic void\r\nF_50 ( T_1 * V_8 , unsigned int V_123 )\r\n{\r\nunsigned char V_124 , V_125 ;\r\nV_123 &= V_8 -> V_109 -> V_146 ;\r\nif ( F_51 ( V_123 ) > 1 )\r\nV_123 &= ~ V_8 -> V_123 ;\r\nV_8 -> V_123 = V_8 -> V_109 -> V_147 ( V_8 , V_123 ,\r\n& V_124 , & V_125 ) ;\r\nF_46 ( V_8 , V_124 , V_125 ) ;\r\n}\r\nstatic int\r\nF_52 ( T_1 * V_8 , int V_38 , unsigned int V_148 )\r\n{\r\nunsigned int V_100 = V_148 & 0x00ff ;\r\nunsigned int V_101 = ( V_148 & 0xff00 ) >> 8 ;\r\nif ( V_100 > 100 )\r\nV_100 = 100 ;\r\nif ( V_101 > 100 )\r\nV_101 = 100 ;\r\nif ( ! ( V_8 -> V_109 -> V_149 & ( 1 << V_38 ) ) )\r\nV_101 = V_100 ;\r\nV_38 = V_8 -> V_109 -> V_150 ( V_8 , V_38 , V_100 , V_101 ) ;\r\nif ( V_38 >= 0 )\r\nF_43 ( V_8 , V_38 ) ;\r\nreturn V_38 < 0 ? V_38 : 0 ;\r\n}\r\nstatic int\r\nF_53 ( int V_38 , unsigned int V_20 , void T_3 * V_31 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nint V_30 = 0 , V_151 , V_152 ;\r\nif ( ( ( V_20 >> 8 ) & 255 ) != 'M' )\r\nreturn - V_153 ;\r\n#ifdef F_54\r\nif ( F_45 () ) {\r\nV_30 = F_55 ( V_38 , V_20 , V_31 ) ;\r\nif ( V_30 != - V_153 )\r\nreturn V_30 ;\r\nelse\r\nV_30 = 0 ;\r\n}\r\n#endif\r\nV_152 = V_20 & 0xff ;\r\nif ( F_56 ( V_20 ) & V_154 ) {\r\nif ( F_57 ( V_151 , ( int T_3 * ) V_31 ) )\r\nreturn - V_155 ;\r\nswitch ( V_152 ) {\r\ncase V_156 :\r\nF_50 ( V_8 , V_151 ) ;\r\nbreak;\r\ndefault:\r\nV_30 = - V_68 ;\r\nif ( V_152 < V_157 &&\r\nV_8 -> V_109 -> V_158 & ( 1 << V_152 ) )\r\nV_30 = F_52 ( V_8 , V_152 , V_151 ) ;\r\n}\r\n}\r\nif ( V_30 == 0 && F_56 ( V_20 ) & V_159 ) {\r\nV_30 = - V_68 ;\r\nswitch ( V_152 ) {\r\ncase V_156 :\r\nV_30 = V_8 -> V_123 ;\r\nbreak;\r\ncase V_160 :\r\nV_30 = V_8 -> V_109 -> V_158 ;\r\nbreak;\r\ncase V_161 :\r\nV_30 = V_8 -> V_109 -> V_149 ;\r\nbreak;\r\ncase V_162 :\r\nV_30 = V_8 -> V_109 -> V_146 ;\r\nbreak;\r\ncase V_163 :\r\nV_30 = V_164 ;\r\nbreak;\r\ndefault:\r\nif ( V_152 < V_157 )\r\nV_30 = V_8 -> V_109 -> V_165 ( V_8 , V_152 ) ;\r\nbreak;\r\n}\r\nif ( V_30 >= 0 )\r\nV_30 = F_58 ( V_30 , ( int T_3 * ) V_31 ) ? - V_155 : 0 ;\r\n}\r\nreturn V_30 ;\r\n}\r\nstatic void\r\nF_59 ( T_1 * V_8 )\r\n{\r\nint V_24 ;\r\nif ( V_25 & V_166 )\r\nF_11 ( L_30 , V_8 -> V_2 . V_167 ) ;\r\nF_15 ( V_8 , V_168 ) ;\r\nF_18 ( V_8 , V_115 , 0x9800 , 0xa836 ) ;\r\nF_18 ( V_8 , V_115 , 0x4c00 , 0x8c00 ) ;\r\nF_18 ( V_8 , V_115 , 0x2801 , 0x6800 ) ;\r\nF_50 ( V_8 , 0 ) ;\r\nfor ( V_24 = 0 ; V_24 < V_157 ; V_24 ++ )\r\nF_43 ( V_8 , V_24 ) ;\r\n}\r\nstatic int T_7 F_60 ( T_1 * V_8 )\r\n{\r\nT_2 * V_40 ;\r\nchar V_35 [ 3 ] , V_169 [ 64 ] ;\r\nint V_170 ;\r\nif ( F_8 ( V_8 ) )\r\nreturn - V_171 ;\r\nsprintf ( V_169 , L_31 , V_8 -> V_2 . V_167 , V_8 -> V_172 ) ;\r\nif ( F_19 ( V_8 , V_35 ) ) {\r\nstrcat ( V_169 , L_32 ) ;\r\nstrcat ( V_169 , V_35 ) ;\r\n}\r\nstrcat ( V_169 , L_33 ) ;\r\nF_61 ( V_169 , V_8 -> V_2 . V_6 , V_8 -> V_2 . V_92 ,\r\nV_8 -> V_2 . V_173 , V_8 -> V_2 . V_174 ) ;\r\nV_40 = F_62 ( sizeof( T_2 ) , V_175 ) ;\r\nif ( V_40 == NULL )\r\ngoto V_176;\r\nV_170 = F_63 ( V_177 , V_169 ,\r\n& V_178 , sizeof( struct V_179 ) ,\r\nV_8 -> V_180 , V_91 | V_58 | V_71 ,\r\nV_8 , V_8 -> V_2 . V_173 , V_8 -> V_2 . V_174 ) ;\r\nif ( V_170 < 0 )\r\ngoto free;\r\nV_44 [ V_170 ] -> V_40 = V_40 ;\r\nF_59 ( V_8 ) ;\r\nF_4 ( V_8 ) ;\r\nif ( F_64 ( V_8 -> V_2 . V_92 , F_38 , 0 , V_8 -> V_2 . V_167 , V_8 ) < 0 ) {\r\nF_11 ( V_181 L_34 ,\r\nV_8 -> V_2 . V_167 , V_8 -> V_2 . V_92 ) ;\r\ngoto V_182;\r\n}\r\nif ( F_65 ( V_8 -> V_2 . V_173 , V_8 -> V_2 . V_167 ) ) {\r\nF_11 ( V_181 L_35 ,\r\nV_8 -> V_2 . V_167 , V_8 -> V_2 . V_173 ) ;\r\ngoto V_183;\r\n}\r\nif ( V_8 -> V_2 . V_173 != V_8 -> V_2 . V_174 && V_8 -> V_2 . V_174 != V_184 )\r\nif ( F_65 ( V_8 -> V_2 . V_174 , V_8 -> V_2 . V_167 ) ) {\r\nF_11 ( V_181 L_36 ,\r\nV_8 -> V_2 . V_167 , V_8 -> V_2 . V_174 ) ;\r\ngoto V_185;\r\n}\r\nF_1 ( & V_8 -> V_2 , 0 , V_186 | V_187 ) ;\r\nV_44 [ V_170 ] -> V_188 =\r\nF_66 ( V_189 ,\r\nV_169 ,\r\n& V_190 ,\r\nsizeof( struct V_191 ) ,\r\nV_8 ) ;\r\nreturn V_170 ;\r\nV_185:\r\nF_67 ( V_8 -> V_2 . V_173 ) ;\r\nV_183:\r\nF_68 ( V_8 -> V_2 . V_92 , V_8 ) ;\r\nV_182:\r\nF_69 ( V_170 ) ;\r\nfree:\r\nF_70 ( V_40 ) ;\r\nV_176:\r\nreturn - 1 ;\r\n}\r\nstatic int T_7 F_71 ( struct V_1 * V_192 )\r\n{\r\nT_1 * V_8 = & V_193 [ V_194 ] ;\r\nif ( V_194 >= V_195 ) {\r\nF_11 ( V_18 L_37 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_72 ( V_192 -> V_6 , 15 , V_192 -> V_167 ) ) {\r\nF_11 ( V_18 L_38 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_192 -> V_92 > 15 || V_192 -> V_92 < 0 ) {\r\nF_73 ( V_192 -> V_6 , 15 ) ;\r\nF_11 ( V_18 L_39 ,\r\nV_192 -> V_92 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_192 -> V_173 != 3 ) {\r\nF_73 ( V_192 -> V_6 , 15 ) ;\r\nF_11 ( V_18 L_40 ,\r\nV_192 -> V_173 ) ;\r\nreturn 0 ;\r\n}\r\nV_192 -> V_167 = L_41 ;\r\nV_8 -> V_2 = * V_192 ;\r\nV_8 -> V_46 = 0 ;\r\nV_8 -> V_172 = L_42 ;\r\nreturn 1 ;\r\n}\r\nstatic void T_7\r\nF_74 ( struct V_1 * V_2 , const struct V_196 * V_109 )\r\n{\r\nT_1 * V_8 = & V_193 [ V_194 ] ;\r\nV_8 -> V_2 = * V_2 ;\r\nV_8 -> V_2 . V_92 = ( V_2 -> V_92 > 0 ) ? V_2 -> V_92 : 0 ;\r\nV_8 -> V_46 = 0 ;\r\nV_8 -> V_52 = 0 ;\r\nV_8 -> V_50 = 0 ;\r\nV_8 -> V_180 = V_62 ;\r\nV_8 -> V_102 = V_102 ;\r\nif ( V_2 -> V_173 != V_2 -> V_174 && V_2 -> V_174 != V_184 )\r\nV_8 -> V_180 |= V_197 ;\r\nV_8 -> V_109 = V_109 ;\r\nV_8 -> V_198 = F_60 ( V_8 ) ;\r\nif ( V_8 -> V_198 < 0 )\r\nF_73 ( V_2 -> V_6 , 15 ) ;\r\nelse {\r\n#ifdef F_54\r\nif ( F_45 () ) {\r\nF_75 ( & V_199 ) ;\r\nV_199 . V_200 = V_201 ;\r\nV_199 . V_202 = V_203 ;\r\nV_199 . V_204 = V_194 ;\r\nF_76 ( & V_199 ) ;\r\nF_77 ( V_8 , 0 ) ;\r\nV_8 -> V_205 = 1 ;\r\n}\r\n#endif\r\nV_194 += 1 ;\r\n}\r\n}\r\nstatic void T_8 F_78 ( struct V_1 * V_2 )\r\n{\r\nT_1 * V_8 = NULL ;\r\nint V_24 ;\r\nfor ( V_24 = 0 ; V_24 < V_194 ; V_24 ++ )\r\nif ( V_2 -> V_6 == V_193 [ V_24 ] . V_2 . V_6 ) {\r\nV_8 = V_193 + V_24 ;\r\nbreak;\r\n}\r\nif ( V_8 != NULL ) {\r\nint V_206 ;\r\n#ifdef F_54\r\nif ( F_45 () )\r\nF_79 ( & V_199 ) ;\r\n#endif\r\nF_73 ( V_8 -> V_2 . V_6 , 15 ) ;\r\nF_1 ( & V_8 -> V_2 , V_186 | V_187 , 0 ) ;\r\nif ( V_8 -> V_2 . V_92 >= 0 )\r\nF_68 ( V_8 -> V_2 . V_92 , V_8 ) ;\r\nF_67 ( V_8 -> V_2 . V_173 ) ;\r\nif ( V_8 -> V_2 . V_173 != V_8 -> V_2 . V_174 &&\r\nV_8 -> V_2 . V_174 != V_184 )\r\nF_67 ( V_8 -> V_2 . V_174 ) ;\r\nV_206 = V_44 [ V_8 -> V_198 ] -> V_188 ;\r\nif ( V_206 >= 0 )\r\nF_80 ( V_206 ) ;\r\nif ( V_8 -> V_198 >= 0 )\r\nF_69 ( V_8 -> V_198 ) ;\r\nV_194 -= 1 ;\r\nfor (; V_24 < V_194 ; V_24 ++ )\r\nV_193 [ V_24 ] = V_193 [ V_24 + 1 ] ;\r\n} else\r\nF_11 ( V_18 L_43\r\nL_44 ) ;\r\n}\r\nstatic inline void\r\nF_81 ( T_1 * V_8 )\r\n{\r\nunsigned long V_41 ;\r\nF_21 ( & V_207 , V_41 ) ;\r\nF_82 ( V_208 , V_8 -> V_209 ? 0 : V_208 ) ;\r\nF_22 ( & V_207 , V_41 ) ;\r\n}\r\nstatic void\r\nF_83 ( T_1 * V_8 )\r\n{\r\nunsigned int V_111 , V_112 ;\r\nV_111 = F_16 ( V_8 , V_114 ) ;\r\nV_112 = F_16 ( V_8 , V_114 | 0x400 ) ;\r\nif ( V_8 -> V_210 ) {\r\nV_111 &= ~ 1 ;\r\nV_112 &= ~ 1 ;\r\n} else {\r\nV_111 |= 1 ;\r\nV_112 |= 1 ;\r\n}\r\nF_18 ( V_8 , V_115 , V_111 , V_112 ) ;\r\n}\r\nstatic int\r\nF_84 ( T_1 * V_8 )\r\n{\r\nstatic signed int V_211 ;\r\nunsigned long V_41 ;\r\nsigned int V_212 = 255 ;\r\n* V_213 = 0x00ffffff ;\r\nF_21 ( & V_45 , V_41 ) ;\r\nF_3 ( 0xFF , 0x201 ) ;\r\n* V_214 = V_215 | V_216 ;\r\nwhile ( V_212 && ( F_2 ( 0x201 ) & 0x01 ) )\r\nV_212 -- ;\r\n* V_214 = 0 ;\r\nF_22 ( & V_45 , V_41 ) ;\r\nV_212 = 0x00ffffff - * V_217 ;\r\n#ifndef F_85\r\nV_212 = 150 - ( V_212 >> 5 ) ;\r\n#else\r\nV_212 = ( V_212 >> 6 ) - 25 ;\r\n#endif\r\nif ( V_212 < 0 )\r\nV_212 = 0 ;\r\nif ( V_212 > 100 )\r\nV_212 = 100 ;\r\nif ( abs ( V_212 - V_211 ) > 7 ) {\r\nV_211 = V_212 ;\r\nif ( V_25 & V_166 )\r\nF_11 ( V_218 L_45 , V_212 ) ;\r\n}\r\nreturn V_211 ;\r\n}\r\nstatic unsigned int\r\nF_86 ( T_1 * V_8 , unsigned int V_123 ,\r\nunsigned char * V_124 , unsigned char * V_125 )\r\n{\r\nunsigned int V_219 = V_127 , V_220 = V_127 ;\r\nif ( V_123 & V_128 ) {\r\nV_123 = V_128 ;\r\nV_219 = V_129 ;\r\nV_220 = V_129 ;\r\n} else if ( V_123 & V_134 ) {\r\nV_123 = V_134 ;\r\nV_219 = V_135 ;\r\nV_220 = V_135 ;\r\n} else if ( V_123 & V_132 ) {\r\nV_123 = V_132 ;\r\nF_15 ( V_8 , V_221 ) ;\r\nV_219 = V_137 ;\r\nV_220 = V_127 ;\r\n} else if ( V_123 & V_222 ) {\r\nV_123 = V_222 ;\r\nF_15 ( V_8 , V_221 ) ;\r\nV_219 = V_133 ;\r\nV_220 = V_127 ;\r\n} else if ( V_123 & V_136 ) {\r\nV_123 = V_136 ;\r\nF_15 ( V_8 , V_221 | 0x100 ) ;\r\nV_219 = V_127 ;\r\nV_220 = V_137 ;\r\n}\r\n* V_124 = V_219 ;\r\n* V_125 = V_220 ;\r\nreturn V_123 ;\r\n}\r\nstatic int\r\nF_87 ( T_1 * V_8 , int V_38 , unsigned char V_138 ,\r\nunsigned char V_139 )\r\n{\r\nswitch ( V_38 ) {\r\ncase V_104 :\r\ncase V_118 :\r\ncase V_116 :\r\ncase V_140 :\r\ncase V_142 :\r\nV_8 -> V_102 [ V_38 ] = V_138 | V_139 << 8 ;\r\nbreak;\r\ncase V_141 :\r\nV_8 -> V_102 [ V_141 ] &= 0xff ;\r\nV_8 -> V_102 [ V_141 ] |= V_138 << 8 ;\r\nbreak;\r\ncase V_143 :\r\nV_8 -> V_102 [ V_141 ] &= 0xff00 ;\r\nV_8 -> V_102 [ V_141 ] |= V_138 ;\r\nV_38 = V_141 ;\r\nbreak;\r\ncase V_223 :\r\nV_8 -> V_102 [ V_143 ] = V_138 ;\r\nV_38 = V_143 ;\r\nbreak;\r\ncase V_145 :\r\ncase V_103 :\r\nbreak;\r\ndefault:\r\nV_38 = - V_68 ;\r\nbreak;\r\n}\r\nreturn V_38 ;\r\n}\r\nstatic int F_88 ( T_1 * V_8 , int V_38 )\r\n{\r\nint V_102 ;\r\nswitch ( V_38 ) {\r\ncase V_104 :\r\ncase V_118 :\r\ncase V_116 :\r\ncase V_140 :\r\ncase V_142 :\r\nV_102 = V_8 -> V_102 [ V_38 ] ;\r\nbreak;\r\ncase V_141 :\r\nV_102 = V_8 -> V_102 [ V_141 ] >> 8 ;\r\nV_102 |= V_102 << 8 ;\r\nbreak;\r\ncase V_143 :\r\nV_102 = V_8 -> V_102 [ V_141 ] & 0xff ;\r\nV_102 |= V_102 << 8 ;\r\nbreak;\r\ncase V_223 :\r\nV_102 = V_8 -> V_102 [ V_143 ] & 0xff ;\r\nV_102 |= V_102 << 8 ;\r\nbreak;\r\ndefault:\r\nV_102 = 0 ;\r\n}\r\nreturn V_102 ;\r\n}\r\nstatic void\r\nF_77 ( T_1 * V_8 , unsigned int V_123 )\r\n{\r\nif ( ! V_8 -> V_205 ) {\r\nif ( V_8 -> V_224 ) {\r\nV_123 = V_132 ;\r\nV_8 -> V_209 = V_8 -> V_210 = 1 ;\r\n} else if ( V_8 -> V_225 ) {\r\nV_123 = V_222 ;\r\nV_8 -> V_209 = V_8 -> V_210 = 1 ;\r\n} else {\r\nif ( ( V_8 -> V_123 & V_134 ) == 0 )\r\nV_8 -> V_123 = V_136 ;\r\nV_8 -> V_209 = V_8 -> V_210 = 0 ;\r\n}\r\nF_81 ( V_8 ) ;\r\nF_83 ( V_8 ) ;\r\nif ( V_123 != V_8 -> V_123 )\r\nF_50 ( V_8 , V_123 ) ;\r\n}\r\n}\r\nstatic int\r\nF_89 ( T_1 * V_8 )\r\n{\r\nsigned int V_226 ;\r\nunsigned int V_36 , V_227 , V_228 ;\r\nV_36 = F_2 ( 0x201 ) ;\r\nV_227 = V_8 -> V_224 ;\r\nV_228 = V_8 -> V_225 ;\r\nV_8 -> V_224 = ! ( V_36 & 0x10 ) ;\r\nV_8 -> V_225 = ! ! ( V_36 & 0x20 ) ;\r\nif ( ! V_8 -> V_205 &&\r\n( V_227 != V_8 -> V_224 ||\r\nV_228 != V_8 -> V_225 ) )\r\nF_77 ( V_8 , V_8 -> V_123 ) ;\r\nV_226 = F_84 ( V_8 ) ;\r\nif ( abs ( V_8 -> V_229 - V_226 ) > 20 )\r\nV_8 -> V_230 = 1 ;\r\nV_36 = V_102 [ V_104 ] & 0xFF ;\r\nif ( V_226 != V_36 && V_8 -> V_230 ) {\r\nV_8 -> V_229 = V_226 ;\r\nF_52 ( V_8 , V_104 ,\r\nV_226 | V_226 << 8 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nV_201 ( unsigned long V_204 )\r\n{\r\nint V_231 ;\r\nif ( F_89 ( V_193 + V_204 ) )\r\nV_231 = 5 ;\r\nelse\r\nV_231 = V_232 ;\r\nF_90 ( & V_199 , V_203 + V_231 ) ;\r\n}\r\nstatic int\r\nF_55 ( int V_38 , unsigned int V_20 , int T_3 * V_31 )\r\n{\r\nT_1 * V_8 = ( T_1 * ) V_44 [ V_38 ] -> V_8 ;\r\nint V_151 ;\r\nswitch ( V_20 ) {\r\ncase V_233 :\r\n{\r\nT_9 V_234 , V_235 , V_236 ;\r\nint V_151 ;\r\nif ( F_57 ( V_151 , V_31 ) )\r\nreturn - V_155 ;\r\nif ( V_151 & ~ ( V_237 |\r\nV_238 |\r\nV_239 ) )\r\nreturn - V_68 ;\r\nV_236 = V_8 -> V_205 ;\r\nV_234 = V_8 -> V_209 ;\r\nV_235 = V_8 -> V_210 ;\r\nV_8 -> V_205 = ( V_151 & V_239 ) ? 1 : 0 ;\r\nV_8 -> V_209 = ( V_151 & V_237 ) ? 1 : 0 ;\r\nV_8 -> V_210 = ( V_151 & V_238 ) ? 1 : 0 ;\r\nif ( V_234 != V_8 -> V_209 )\r\nF_81 ( V_8 ) ;\r\nif ( V_235 != V_8 -> V_210 )\r\nF_83 ( V_8 ) ;\r\nif ( V_236 != V_8 -> V_205 )\r\nF_77 ( V_8 , V_8 -> V_123 ) ;\r\nreturn 0 ;\r\n}\r\ncase V_240 :\r\nif ( F_57 ( V_151 , V_31 ) )\r\nreturn - V_155 ;\r\nswitch ( V_151 ) {\r\n#define F_91 0x53\r\n#define F_92 0x57\r\ncase F_91 :\r\nF_15 ( V_8 , 0x16 ) ;\r\nbreak;\r\ncase F_92 :\r\nF_15 ( V_8 , 0x18 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_68 ;\r\n}\r\nreturn 0 ;\r\ncase V_241 :\r\n{\r\nunsigned long V_41 ;\r\nint V_242 [ 15 ] , V_24 , V_151 ;\r\nif ( F_57 ( V_151 , V_31 ) )\r\nreturn - V_155 ;\r\nif ( F_93 ( V_242 , ( void * ) V_151 , sizeof( V_242 ) ) )\r\nreturn - V_155 ;\r\nswitch ( V_242 [ 14 ] ) {\r\ncase V_243 :\r\nF_59 ( V_8 ) ;\r\nbreak;\r\ncase V_244 :\r\nF_18 ( V_8 , V_115 , V_242 [ 0 ] , V_242 [ 4 ] ) ;\r\nF_18 ( V_8 , V_115 , V_242 [ 1 ] , V_242 [ 5 ] ) ;\r\nF_18 ( V_8 , V_115 , V_242 [ 2 ] , V_242 [ 6 ] ) ;\r\nF_18 ( V_8 , V_115 , V_242 [ 3 ] , V_242 [ 7 ] ) ;\r\nF_18 ( V_8 , V_115 , V_242 [ 8 ] , V_242 [ 9 ] ) ;\r\nF_18 ( V_8 , V_117 , V_242 [ 10 ] , V_242 [ 11 ] ) ;\r\nF_18 ( V_8 , V_117 , V_242 [ 12 ] , V_242 [ 13 ] ) ;\r\nbreak;\r\ncase V_245 :\r\nF_21 ( & V_45 , V_41 ) ;\r\nfor ( V_24 = 0x30 ; V_24 < 14 << 8 ; V_24 += 1 << 8 )\r\nF_12 ( V_8 , 1 , & V_24 , 1 , V_242 + ( V_24 >> 8 ) ) ;\r\nF_22 ( & V_45 , V_41 ) ;\r\nif ( F_94 ( ( void * ) V_151 , V_242 , sizeof( V_242 ) ) )\r\nreturn - V_155 ;\r\nbreak;\r\ndefault:\r\nreturn - V_68 ;\r\n}\r\nreturn 0 ;\r\n}\r\ncase V_246 :\r\nV_151 = ( V_8 -> V_209 ? V_237 : 0 ) |\r\n( V_8 -> V_210 ? V_238 : 0 ) |\r\n( V_8 -> V_224 ? V_247 : 0 ) |\r\n( V_8 -> V_225 ? V_248 : 0 ) |\r\n( V_8 -> V_205 ? V_239 : 0 ) ;\r\nreturn F_58 ( V_151 , V_31 ) ? - V_155 : 0 ;\r\n}\r\nif ( F_56 ( V_20 ) & V_154 ) {\r\nif ( ( V_20 & 0xff ) == V_104 )\r\nV_8 -> V_230 = 0 ;\r\nif ( ( V_20 & 0xff ) == V_249 ) {\r\nunsigned int V_151 , V_250 , V_251 ;\r\nif ( F_57 ( V_151 , V_31 ) )\r\nreturn - V_155 ;\r\nV_250 = V_151 & 0x7f ;\r\nV_251 = ( V_151 & 0x7f00 ) >> 8 ;\r\nV_151 = ( V_250 + V_251 ) / 2 ;\r\nV_8 -> V_102 [ V_249 ] = V_151 | ( V_151 << 8 ) ;\r\nV_8 -> V_209 = ( V_151 <= 50 ) ;\r\nF_81 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_153 ;\r\n}\r\nstatic int T_7 F_95 ( void )\r\n{\r\nconst struct V_196 * V_109 ;\r\nif ( ! V_252 && F_45 () ) {\r\nV_252 = 0x250 ;\r\nV_92 = 12 ;\r\nV_173 = 3 ;\r\nV_174 = 7 ;\r\n}\r\nV_109 = & V_253 ;\r\n#ifdef F_54\r\nif ( F_45 () )\r\nV_109 = & V_254 ;\r\n#endif\r\nV_255 . V_6 = V_252 ;\r\nV_255 . V_92 = V_92 ;\r\nV_255 . V_173 = V_173 ;\r\nV_255 . V_174 = V_174 ;\r\nif ( ! F_71 ( & V_255 ) )\r\nreturn - V_171 ;\r\nF_74 ( & V_255 , V_109 ) ;\r\nV_256 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_8 F_96 ( void )\r\n{\r\nif ( V_256 )\r\nF_78 ( & V_255 ) ;\r\n}\r\nstatic int T_7 F_97 ( char * V_257 )\r\n{\r\nint V_258 [ 5 ] ;\r\nV_257 = F_98 ( V_257 , F_99 ( V_258 ) , V_258 ) ;\r\nV_252 = V_258 [ 1 ] ;\r\nV_92 = V_258 [ 2 ] ;\r\nV_173 = V_258 [ 3 ] ;\r\nV_174 = V_258 [ 4 ] ;\r\nreturn 1 ;\r\n}
