================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Jan 20 23:44:15 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2093
FF:               3019
DSP:              3
BRAM:             2
URAM:             0
SRL:              366


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.779       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                       | 2093 | 3019 | 3   | 2    |      |     |        |      |         |          |        |
|   (inst)                   | 67   | 232  | 1   |      |      |     |        |      |         |          |        |
|   a_m_axi_U                | 509  | 756  |     | 1    |      |     |        |      |         |          |        |
|   b_m_axi_U                | 517  | 756  |     | 1    |      |     |        |      |         |          |        |
|   control_s_axi_U          | 230  | 245  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U1    |      |      |     |      |      |     |        |      |         |          |        |
|   sum_m_axi_U              | 750  | 1029 |     |      |      |     |        |      |         |          |        |
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.97%  | OK     |
| FD                                                        | 50%       | 2.14%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.27%  | OK     |
| CARRY8                                                    | 25%       | 0.93%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.83%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.46%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.65%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 118    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.27   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                             | ENDPOINT PIN                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                            |                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.221 | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[0]  |            6 |          1 |          2.723 |          2.707 |        0.016 |
| Path2 | 7.221 | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[10] |            6 |          1 |          2.723 |          2.707 |        0.016 |
| Path3 | 7.221 | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[11] |            6 |          1 |          2.723 |          2.707 |        0.016 |
| Path4 | 7.221 | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[12] |            6 |          1 |          2.723 |          2.707 |        0.016 |
| Path5 | 7.221 | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[13] |            6 |          1 |          2.723 |          2.707 |        0.016 |
+-------+-------+------------------------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+------------------------+
    | Path1 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path2 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path3 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path4 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path5 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_ALU_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | mul_ln12_reg_315_reg/DSP_OUTPUT_INST                      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


