// Seed: 254469621
module module_0 ();
  assign id_1[1] = 1'b0;
  wand id_2, id_3 = 1, id_4;
  always @(posedge 1 or 1);
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wand id_9,
    input supply1 id_10,
    input wire id_11,
    output wire id_12,
    input wand id_13,
    output supply0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    input wire id_18,
    input tri id_19,
    output uwire id_20,
    input wire id_21
    , id_29,
    input wor id_22,
    output wire id_23,
    input tri1 id_24,
    input supply1 id_25,
    output wor id_26,
    input wor id_27
);
  and primCall (
      id_12,
      id_13,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_24,
      id_25,
      id_27,
      id_29,
      id_3,
      id_5,
      id_6,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
