{
    "code": "module TopModule (\n    input  logic in_signal,  // Input: 1-bit unsigned\n    output logic out_signal  // Output: 1-bit unsigned\n);\n\n// Combinational logic: direct wire assignment\nassign out_signal = in_signal;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    }
}