$date
	Thu Feb 17 21:06:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_fa $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module ifa $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 % cin $end
$var wire 1 ! s $end
$var reg 1 & carry $end
$var reg 1 ' sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1'
1#
#20
1"
0!
1&
0'
1$
#30
0"
1!
0&
1'
0#
#40
0'
0"
1!
0$
1%
#50
1"
0!
1'
1#
#60
1!
1&
0'
1$
#70
0!
0&
1'
0#
#80
