<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Hardware design with open source tools</title>
  <style>
    body {
      max-width: 38rem;
      padding: 2rem;
      margin: auto;
      background-color: #FAF0E6;
    }
    table, th, td {
      border: 1px solid black;
      border-collapse: collapse;
    }
  </style>

</head>
<body>


<div id="header">
<a href="https://ju-sh.github.io">Home</a>
 | 
<a href="https://ju-sh.github.io/blog/index.html">Blog</a>
 | 
<a href="https://ju-sh.github.io/wiki/index.html">Wiki</a>
 | 
<a href="https://ju-sh.github.io/about.html">About</a>
</div>

<header id="title-block-header">
<h1 class="title">Hardware design with open source tools</h1>
</header>

<ul>
    </ul>



<div id="description">
EDA with open source tools: yosys + nextpnr.
</div>

<hr/>

<div id="content-container">
<p>As part of my masters course project, I generate verilog designs that
are then synthesized using vivado before being loaded onto FPGAs.</p>
<p>I once tried to see if open source tools can be used to achieve the
same.</p>
<p>Spent some time looking up stuff like <a
href="https://github.com/google/skywater-pdk">Skywater-PDK</a> (being a
hardware novice, I didn't realize for a while that PDK is for ASIC
designs).</p>
<p>Then I came across <a
href="https://learn.lushaylabs.com/os-toolchain-manual-installation/">this
article</a> which describes how a verilog design can be synthesised and
loaded onto an FPGA. The board used was a <a
href="https://dl.sipeed.com/shareURL/TANG/Nano%209K/6_Chip_Manual/EN">Sipeed
Tang Nano 9K</a>.</p>
<p>FOSS tools involved in this included:</p>
<table>
<thead>
<tr class="header">
<th>Tool / Project</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Yosys</td>
<td>Synthesis</td>
</tr>
<tr class="even">
<td>nextpnr</td>
<td>Placement, routing, STA</td>
</tr>
<tr class="odd">
<td>Project apicula</td>
<td>Bitstream generation</td>
</tr>
<tr class="even">
<td>openFPGALoader</td>
<td>Bitstream loading</td>
</tr>
</tbody>
</table>
<p>I found a Sipeed Tang Nano 9K and tried doing the stuff the stuff
mentioned in the article and it worked perfect!</p>
<p>This blog post is a description of that experience.</p>
<h2 id="the-board">The board</h2>
<p>First thing to do was to get an FPGA that is open-source friendly (or
became so by community effort).</p>
<p>After some time on the internet, I figured there were two options: a
lattice FPGA or a gowin FPGA. I couldn't find a lattice FPGA anywhere
but could get my hands on an gowin FPGA. What more? The board was a
Sipeed Tang Nano 9K itself. It helped that gowin FPGAs are relatively
cheap.</p>
<p>Sipeed Tang Nano 9K is a board made by Sipeed, a company from China,
and uses a Gowin FPGA. As the 'nano' in its name indicates, Tang Nano 9K
is one of the smaller boards offered by Sipeed. It is one of the most
cost effective boards with an FPGA available in the market that is
suitable for beginners.</p>
<p>This board is powered by a GW1NR-9 FPGA (GW1NR-LV9QN88PC6/I5) made by
Gowin, again a Chinese company.<br />
(If it weren't for Chinese companies offering cheap boards, a lot of us
wouldn't even see an FPGA.)</p>
<p>Some of the specs of this board <a
href="https://wiki.sipeed.com/hardware/en/tang/Tang-Nano-9K/Nano-9K.html">ˡ</a>
<a
href="https://www.gowinsemi.com/en/support/devkits_detail/43/">ˡ</a>:</p>
<table>
<tbody>
<tr class="odd">
<td>LUTs</td>
<td>8640 (LUT4)</td>
</tr>
<tr class="even">
<td>Registers / FFs</td>
<td>6480</td>
</tr>
<tr class="odd">
<td>PLLs</td>
<td>2</td>
</tr>
<tr class="even">
<td>Buttons</td>
<td>2</td>
</tr>
<tr class="odd">
<td>LEDs</td>
<td>6</td>
</tr>
<tr class="even">
<td>Crystal oscillator frequency</td>
<td>27MHz</td>
</tr>
<tr class="odd">
<td>Hard core processor</td>
<td>-NA-</td>
</tr>
<tr class="even">
<td>Debugging</td>
<td>Onboard USB-JTAG, USB-UART</td>
</tr>
</tbody>
</table>
<p>A schematic of Sipeed Tang Nano 9K is available <a
href="https://dl.sipeed.com/shareURL/TANG/Nano%209K/2_Schematic">here</a>.</p>
<p>In the example design that we use, we would be using all 6 LEDs for
output.</p>
<p>Gowin offers an IDE of its own which is free but still needs license
like Vivado. Since we are focusing on open source tools, we don't use
this.</p>
<h2 id="flow">Flow</h2>
<h3 id="verilog-design">Verilog design</h3>
<p>We are using a simple 6-bit ring counter as an example. I got the
verilog code for that as follows:</p>
<div class="sourceCode" id="cb1"><pre
class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> counter</span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a><span class="op">(</span></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span> clk<span class="op">,</span></span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>    <span class="dt">output</span> <span class="op">[</span><span class="dv">5</span><span class="op">:</span><span class="dv">0</span><span class="op">]</span> led</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a><span class="op">);</span></span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a><span class="co">// 27M cycles for 1 second</span></span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true" tabindex="-1"></a><span class="dt">localparam</span> WAIT_TIME <span class="op">=</span> <span class="dv">27000000</span><span class="op">;</span></span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-10"><a href="#cb1-10" aria-hidden="true" tabindex="-1"></a><span class="co">// Set initial value of cycle counter</span></span>
<span id="cb1-11"><a href="#cb1-11" aria-hidden="true" tabindex="-1"></a><span class="dt">reg</span> <span class="op">[</span><span class="dv">23</span><span class="op">:</span><span class="dv">0</span><span class="op">]</span> clockCounter <span class="op">=</span> <span class="dv">0</span><span class="op">;</span></span>
<span id="cb1-12"><a href="#cb1-12" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-13"><a href="#cb1-13" aria-hidden="true" tabindex="-1"></a><span class="co">// Indicates currently active LED</span></span>
<span id="cb1-14"><a href="#cb1-14" aria-hidden="true" tabindex="-1"></a><span class="co">// Initially, first LED is lit</span></span>
<span id="cb1-15"><a href="#cb1-15" aria-hidden="true" tabindex="-1"></a><span class="dt">reg</span> <span class="op">[</span><span class="dv">5</span><span class="op">:</span><span class="dv">0</span><span class="op">]</span> ledCounter <span class="op">=</span> <span class="dv">0</span><span class="op">;</span></span>
<span id="cb1-16"><a href="#cb1-16" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-17"><a href="#cb1-17" aria-hidden="true" tabindex="-1"></a><span class="kw">always</span> <span class="op">@(</span><span class="kw">posedge</span> clk<span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb1-18"><a href="#cb1-18" aria-hidden="true" tabindex="-1"></a>    <span class="co">// Step up cycle counter</span></span>
<span id="cb1-19"><a href="#cb1-19" aria-hidden="true" tabindex="-1"></a>    clockCounter <span class="op">&lt;=</span> clockCounter <span class="op">+</span> <span class="dv">1</span><span class="op">;</span></span>
<span id="cb1-20"><a href="#cb1-20" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-21"><a href="#cb1-21" aria-hidden="true" tabindex="-1"></a>    <span class="kw">if</span> <span class="op">(</span>clockCounter <span class="op">==</span> WAIT_TIME<span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb1-22"><a href="#cb1-22" aria-hidden="true" tabindex="-1"></a>        <span class="co">// Reset cycle counter once 1s is up</span></span>
<span id="cb1-23"><a href="#cb1-23" aria-hidden="true" tabindex="-1"></a>        clockCounter <span class="op">&lt;=</span> <span class="dv">0</span><span class="op">;</span></span>
<span id="cb1-24"><a href="#cb1-24" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-25"><a href="#cb1-25" aria-hidden="true" tabindex="-1"></a>        <span class="co">// Register change in active LED</span></span>
<span id="cb1-26"><a href="#cb1-26" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>ledCounter <span class="op">==</span> <span class="dv">0</span><span class="op">)</span></span>
<span id="cb1-27"><a href="#cb1-27" aria-hidden="true" tabindex="-1"></a>          ledCounter <span class="op">&lt;=</span> <span class="dv">1</span><span class="op">;</span></span>
<span id="cb1-28"><a href="#cb1-28" aria-hidden="true" tabindex="-1"></a>        <span class="kw">else</span></span>
<span id="cb1-29"><a href="#cb1-29" aria-hidden="true" tabindex="-1"></a>          ledCounter <span class="op">&lt;=</span> ledCounter <span class="op">&lt;&lt;</span> <span class="dv">1</span><span class="op">;</span></span>
<span id="cb1-30"><a href="#cb1-30" aria-hidden="true" tabindex="-1"></a>    <span class="kw">end</span></span>
<span id="cb1-31"><a href="#cb1-31" aria-hidden="true" tabindex="-1"></a><span class="kw">end</span></span>
<span id="cb1-32"><a href="#cb1-32" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-33"><a href="#cb1-33" aria-hidden="true" tabindex="-1"></a><span class="co">// Update change in active LED</span></span>
<span id="cb1-34"><a href="#cb1-34" aria-hidden="true" tabindex="-1"></a><span class="kw">assign</span> led <span class="op">=</span> <span class="op">~</span>ledCounter<span class="op">;</span></span>
<span id="cb1-35"><a href="#cb1-35" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div>
<p>There is no input other than clock. 6 output signals are activated
one by one, one at a time, with a delay of 1 second when operated at
27MHz frequency. These output signals are meant to be mapped to
LEDs.</p>
<p>(<code>iverilog</code> can be used for simulation with a test bench
or to just play around with the verilog file.)</p>
<h3 id="synthesis-yosys">Synthesis (<code>yosys</code>)</h3>
<p>yosys is used to convert the verilog design into corresponding
netlist containing data needed for placement and routing.</p>
<pre><code>yosys -p &quot;read_verilog counter.v; synth_gowin -top counter -json counter.json&quot;
</code></pre>
<p>This tells yosys to read the verilog file, run synthesis targeting a
gowin FPGA where top module is named <code>counter</code> and write
results into a file named <code>counter.json</code>. yosys will perform
optimizations, techmap, etc.</p>
<p>Output of synthesis is a netlist. The contents of
<code>counter.json</code> is a form of netlist.</p>
<p>We can use the <code>synth_gowin</code> command here thanks to yosys
providing support for gowin FPGAs out of the box.
<code>synth_gowin</code> is actually short for a bunch of yosys
commands. I've included these commands in the addendum of this post.</p>
<p>The <code>counter.json</code> will contain information like mapping
of blocks to FPGA components.</p>
<p>The <code>synth_gowin</code> command includes <a
href="https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html"><code>stat</code></a>
command of yosys, which prints resource utilzation data like number of
registers needed.</p>
<p>A sample report looks like this:</p>
<pre><code>=== counter ===

   Number of wires:                 78
   Number of wire bits:            127
   Number of public wires:          78
   Number of public wire bits:     127
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     ALU                            30
     DFFE                            6
     DFFR                           24
     GND                             1
     IBUF                            1
     LUT1                            9
     LUT4                            7
     MUX2_LUT5                       2
     OBUF                            6
     VCC                             1
</code></pre>
<p>I didn't know what many of these abbreviations meant. So looked up
some of them <a
href="https://www.gowinsemi.com/upload/database_doc/39/document/5bfcff2ce0b72.pdf">at
a gowin user guide</a>.</p>
<ul>
<li>DFFE: D-FF with clock enable (positive-edge triggered)</li>
<li>DFFR: D-FF with synchronous reset (positive-edge triggered)</li>
<li>ALU: 2-input ALU</li>
<li>IOBUF: Input/Ouput buffer (depending on a control bit, either input
or output is done)</li>
<li>LUT1: 1-input LUT. Used for a buffer or as an inverter</li>
</ul>
<h3 id="placement-and-routing-nextpnr">Placement and routing
(<code>nextpnr</code>)</h3>
<p>nextpnr is used to perform placement and routing after synthesis
based on the information generated by yosys. It offers a gowin-specific
command: <code>nextpnr-gowin</code>.</p>
<pre><code>nextpnr-gowin \
  --json counter.json \             # Info from yosys
  --freq 27 \                       # Desired frequency in MHz
  --write counter_pnr.json \        # Output file
  --device GW1NR-LV9QN88PC6/I5 \    # Target FPGA info
  --family GW1N-9C \                # Target FPGA family
  --cst tangnano9k.cst              # Physical constraints file
</code></pre>
<p>The constraints file say which pins are to be mapped to what. In our
case, its contents are as follows:</p>
<pre><code>IO_LOC &quot;clk&quot; 52;
IO_PORT &quot;clk&quot; PULL_MODE=UP;
IO_LOC &quot;led[0]&quot; 10;
IO_LOC &quot;led[1]&quot; 11;
IO_LOC &quot;led[2]&quot; 13;
IO_LOC &quot;led[3]&quot; 14;
IO_LOC &quot;led[4]&quot; 15;
IO_LOC &quot;led[5]&quot; 16;
</code></pre>
<p>which specifies the ports for clock and the LEDs.</p>
<p>The port numbers are available from the schematics of the gowin Tang
nano 9K FPGA. I could find such a schematic <a
href="https://dl.sipeed.com/shareURL/TANG/Nano%209K/2_Schematic">here</a>.</p>
<p>Above nextpnr command would write the information about the placed
and routed design to a file named <code>counter_pnr.json</code>. The
contents of this file is a netlist with placement and routing info.</p>
<p>First, nextpnr produces an FPGA-specific utilization report:</p>
<pre><code>Info: Device utilisation:
Info:                    VCC:     1/    1   100%
Info:                  SLICE:    79/ 8640     0%
Info:                    IOB:     7/  274     2%
Info:                 OSER16:     0/   38     0%
Info:                 IDES16:     0/   38     0%
Info:                IOLOGIC:     0/  296     0%
Info:              MUX2_LUT5:     2/ 4320     0%
Info:              MUX2_LUT6:     0/ 2160     0%
Info:              MUX2_LUT7:     0/ 1080     0%
Info:              MUX2_LUT8:     0/ 1056     0%
Info:                    GND:     1/    1   100%
Info:                   RAMW:     0/  270     0%
Info:                    OSC:     0/    1     0%
Info:                   rPLL:     0/    2     0%
</code></pre>
<p>Looks like it needed only two 5-input LUTs. I guess, the 7 IOBs are
the 6 LEDs and the input clock. But I'm not sure how the number of
slices is 79.</p>
<p>Abbreviations<a
href="https://www.gowinsemi.com/upload/database_doc/39/document/5bfcff2ce0b72.pdf">ˡ</a>:</p>
<ul>
<li>MUX2-LUTn: n-input LUT made with MUX2 and LUT4.</li>
<li>ISERn: 1-to-n deserializer</li>
<li>OSERn: n-to-1 serializer</li>
<li>OSC: Oscillator</li>
</ul>
<p>(Couldn't find what RAMW means..)</p>
<p>nextpnr is 'timing driven'. ie, it does some form of static timing
analysis by itself. Every path in the netlist that starts from a FF and
ends at another FF is analysed.</p>
<p>(nextpnr can be asked to output a report in json format with
<code>--report</code>. <a
href="https://github.com/YosysHQ/nextpnr/blob/master/docs/report.md">ᵈ</a>)</p>
<p>nextpnr architechture is something like this (this is an ascii-art
version of an image from <a
href="https://fpga-ignite.github.io/fpga_ignite_202/nextpnr/FPGA_Ignite_nextpnr.pdf">here</a>):</p>
<pre><code>+----------+     +--------+
|  JSON    |--&gt;--| Packer |
|front end |     +--------+
+----------+         |          +--------+
                     v          | Timing |
                     |          |  model |
                     |          +--------+
                 +--------+         |  
         +---&gt;---| Placer |--&lt;--+   v
         |       +--------+     |   |
     +------+        |       +----------+
     | Chip |        v       |  Timing  |
     | data |        |       | analysis |
     +------+        |       +----------+
         |       +--------+     |        
         +---&gt;---| Router |--&lt;--+  
                 +--------+
                     |
                     v
</code></pre>
<p>where timing model, chip-data and packer varies with the target
board.</p>
<p>I used to think that timing analysis cannot be done before routing.
But turns out that isn't the case. My wild guess is that paths can be
inferred from the netlist that yosys generated since it specifies the
paths in some form anyway. The separate routing proces can create more
efficient paths specific to target board.</p>
<p>This was the slack histogram that nextpnr gave post-placement but
pre-routing:</p>
<pre><code>Info: Max frequency for clock &#39;clk_IBUF_I_O&#39;: 316.86 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -&gt; &lt;async&gt;: 6.69 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33881,  33996) |***************************
Info: [ 33996,  34111) |
Info: [ 34111,  34226) |
Info: [ 34226,  34341) |
Info: [ 34341,  34456) |
Info: [ 34456,  34571) |
Info: [ 34571,  34686) |*
Info: [ 34686,  34801) |*
Info: [ 34801,  34916) |
Info: [ 34916,  35031) |
Info: [ 35031,  35146) |
Info: [ 35146,  35261) |
Info: [ 35261,  35376) |
Info: [ 35376,  35491) |
Info: [ 35491,  35606) |
Info: [ 35606,  35721) |
Info: [ 35721,  35836) |
Info: [ 35836,  35951) |
Info: [ 35951,  36066) |
Info: [ 36066,  36181) |*
Info: Checksum: 0xb9798815
</code></pre>
<p>The slack histogram groups slacks (in ps) into ranges and show how
many paths fit in each of the ranges.</p>
<p>In the above histogram, there are 27 asterisks next to <code>[ 33881,
33996)</code> which means that there are 27 paths whose slack is greater
than or equal to 33.881ns but less than 33.996ns.</p>
<p>The histogram would show negative values if there was negative slack.
No negative slack. Yay!</p>
<p>After doing placement and associated timing analysis, nextpnr will do
routing.</p>
<p>As it tries various routes, it will show what it's upto by printing
stuff like this:</p>
<pre><code>Info: Routing..
Info: Setting up routing queue.
Info: Routing 225 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        426 |      200        226 |  200   226 |         0|       1.82       1.82|
Info: Routing complete.
Info: Router1 time 1.82s
Info: Checksum: 0x756ec238
</code></pre>
<p>('ripup and reroute' is the name of a class of routing algorithms. <a
href="https://en.wikipedia.org/wiki/Routing_(electronic_design_automation)">ʷ</a>)</p>
<p>An <a
href="https://github.com/YosysHQ/nextpnr/blob/master/docs/faq.md">arc</a>
is a 'source-sink pair on a net' or a 'directed connection between two
nodes'. Looks like there were 225 of them in the netlist and nextpnr
spent 1.82 seconds performing 426 iterations.</p>
<p>Once routing is done, nextpnr will perform timing analysis once
again.</p>
<pre><code>Info: Critical path report for cross-domain path &#39;posedge clk_IBUF_I_O&#39; -&gt; &#39;&lt;async&gt;&#39;:
Info: curr total
Info:  0.5  0.5  Source ledCounter_DFFE_Q_DFFLC.Q
Info:  1.9  2.4    Net ledCounter[5] (3,17) -&gt; (1,22)
Info:                Sink ledCounter_LUT1_I0_3_LC.A
Info:                Defined in:
Info:                  counter.v:8.11-8.21
Info:  1.0  3.4  Source ledCounter_LUT1_I0_3_LC.F
Info:  1.4  4.8    Net led_OBUF_O_I[5] (1,22) -&gt; (0,25)
Info:                Sink led_OBUF_O$iob.I
Info: 1.5 ns logic, 3.4 ns routing

Info: Max frequency for clock &#39;clk_IBUF_I_O&#39;: 315.86 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -&gt; &lt;async&gt;: 4.84 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33871,  33991) |*
Info: [ 33991,  34111) |
Info: [ 34111,  34231) |*
Info: [ 34231,  34351) |******
Info: [ 34351,  34471) |
Info: [ 34471,  34591) |*********
Info: [ 34591,  34711) |**********
Info: [ 34711,  34831) |*
Info: [ 34831,  34951) |*
Info: [ 34951,  35071) |
Info: [ 35071,  35191) |
Info: [ 35191,  35311) |
Info: [ 35311,  35431) |
Info: [ 35431,  35551) |
Info: [ 35551,  35671) |
Info: [ 35671,  35791) |
Info: [ 35791,  35911) |
Info: [ 35911,  36031) |
Info: [ 36031,  36151) |
Info: [ 36151,  36271) |*
</code></pre>
<p>Hmm.. Not sure if I'm reading this correctly, but from the histograms
alone, it looks as if total slack actually went up after routing…</p>
<p>Still the value shown as 'Max delay posedge
<code>clk_IBUF_I_O</code>' has gone down to 4.84ns from 6.69ns.</p>
<p>Yet the max frequency of the clock went down a bit to 315.86MHz from
316.86MHz.</p>
<p>We had requested the design to be run at 27MHz. nextpnr figures it
can be run even at 315.86MHz (Fmax), so we are good in that aspect.</p>
<p>I have not yet figured out how the histogram is meant to be read.
This histogram is not that intriguing since it is a tiny design.
Histograph for a relatively less trivial design is shown <a
href="https://github.com/YosysHQ/nextpnr/pull/31">here</a>.</p>
<p>nextpnr also has a gui that is not part of default installation which
can provide visualizations of placed and routed nets. I have not used it
yet, but it looks nice.</p>
<h3 id="bitstream-generation-project-apicula">Bitstream generation
(Project Apicula)</h3>
<p>Now that we have all the information needed for a loadable FPGA
design, we convert the data into a bit stream that can then actually
loaded onto the FPGA.</p>
<p>For this we need to know the bitstream format used by the FPGA.
Usually FPGA vendors are not enthusiastic about revealing this
information to the public.</p>
<p>(Found a <a
href="https://news.ycombinator.com/item?id=10653179">hackernews
discussion on the topic</a> which was in response to <a
href="http://www.megacz.com/thoughts/bitstream.secrecy.html">this
post</a> suggesting that there's little point in keeping bitstream
format secret.)</p>
<p>There have been many attempts to document the bitstream formats of
different architectures over the years.</p>
<p>Examples include:</p>
<ul>
<li><a href="https://github.com/YosysHQ/prjtrellis">Project Trellis</a>:
Lattice ECP5</li>
<li><a href="https://github.com/YosysHQ/icestorm">Project IceStorm</a>:
Lattice iCE40</li>
<li><a href="https://github.com/f4pga/prjxray">Project X-Ray</a>: Xilinx
7-series</li>
</ul>
<p><a href="https://github.com/YosysHQ/apicula">Project apicula</a> is
an effort that successfully managed to figure out the bitstream format
of a class of gowin FPGAs that includes the one used by Sipeed Tang Nano
9K, which is what we are using.</p>
<p>The tools for apicula can be obtained by installing a python package
called <code>apycula</code>.</p>
<pre><code>pip3 install apycula
</code></pre>
<p><code>apycula</code> offers the <code>gowin_pack</code> to generate
bitstream. In our case, it can be used like:</p>
<pre><code>gowin_pack \
  -d GW1N-9C \      # Target FPGA family
  -o counter.fs \   # Output file with bitstream
  counter_pnr.json  # Input file with info from nextpnr
</code></pre>
<p>The <code>counter.fs</code> file is the generated bitstream.</p>
<p>(I tried opening this file in a text editor. Was expecting
gibberish-like strings, but it was literally showing as a bunch 0s and
1s.)</p>
<h3 id="loading-bitstream-to-fpga-openfpgaloader">Loading bitstream to
FPGA (<code>openFPGALoader</code>)</h3>
<p>Once we have the bitstream file, we can load it on to our FPGA with
openfpgaloader.</p>
<pre><code>openFPGALoader \
  -b tangnano9k \  # Board name
  -f counter.fs \  # Bitstream to be loaded
</code></pre>
<p>But before this command can work, something needs to be done inorder
for openfpgaloader to be able to detect connected FPGA connected to the
computer.</p>
<p>Otherwise we can get errors like this:</p>
<pre><code>$ openFPGALoader -b tangnano9k -f counter.fs
empty
write to flash
unable to open ftdi device: -3 (device not found)
JTAG init failed with: unable to open ftdi device


$ ls /dev/ttyUSB*
/dev/ttyUSB0  /dev/ttyUSB1
</code></pre>
<p>The developer of openfpgaloader themselves <a
href="https://trabucayre.github.io/openFPGALoader/guide/install.html">has
got a blog post</a> on getting around this error.</p>
<p>What we could do is to use udev rules:</p>
<pre><code>$ sudo cp 99-openfpgaloader.rules /etc/udev/rules.d/

$ ls /etc/udev/rules.d/
52-xilinx-digilent-usb.rules  52-xilinx-ftdi-usb.rules  52-xilinx-pcusb.rules  99-openfpgaloader.rules

$ sudo udevadm control --reload-rules
$ sudo udevadm trigger
$ sudo usermod -a $USER -G plugdev
</code></pre>
<p>The rule file (<code>99-openfpgaloader.rules</code>) file can be
obtained from <a
href="https://github.com/trabucayre/openFPGALoader/blob/master/99-openfpgaloader.rules">here</a>.</p>
<p>Once that's done, it should be smooth sailing. We can flash the FPGA
with:</p>
<pre><code>$ openFPGALoader -b tangnano9k -f counter.fs
empty
write to flash
Jtag frequency : requested 6.00MHz   -&gt; real 6.00MHz
Parse file Parse counter.fs:
Done
DONE
Jtag frequency : requested 2.50MHz   -&gt; real 2.00MHz
Erase SRAM DONE
Erase FLASH DONE
Erasing FLASH: [==================================================] 100.00%
Done
write Flash: [==================================================] 100.00%
Done
CRC check : FAIL
Read: 0x0000431b checksum: 0xb4bb
</code></pre>
<p>I still have not figured out why the 'CRC check FAIL' is showing up,
but it does not seem to prevent the bitstream being loaded onto the
FPGA.</p>
<p>Once the FPGA is powered on, we can see the LED light blinking
one-by-one, one-at-a-time.</p>
<p>:-)</p>
<h2 id="conclusion">Conclusion</h2>
<p>The 6-bit ring counter design we used is tiny and simple. One got to
try larger designs to get a better feel of how it works.</p>
<p>It is helpful to have a Makefile to run the commands. I made one
like:</p>
<pre><code>NAME=counter
BOARD=tangnano9k
FAMILY=GW1N-9C
DEVICE=GW1NR-LV9QN88PC6/I5

all: $(NAME).fs

synth: $(NAME).v
    yosys -p &quot;read_verilog $(NAME).v; synth_gowin -top $(NAME) -json $(NAME).json&quot;

pnr: $(NAME).json
    nextpnr-gowin --json $(NAME).json --freq 1 --write $(NAME)_pnr.json \
        --device $(DEVICE) --family $(FAMILY) --cst $(BOARD).cst

bits: $(NAME)_pnr.json
    gowin_pack -d $(FAMILY) -o $(NAME).fs $(NAME)_pnr.json

load: $(NAME).fs
    openFPGALoader -b $(BOARD) -f $(NAME).fs
</code></pre>
<p>Versions of software used:</p>
<ul>
<li>Yosys: 0.38 (git sha1 543faed9c8c, gcc 13.2.0 -fPIC -Os)</li>
<li>nextpnr: 0.7</li>
<li>Apycula: 0.12</li>
<li>openFPGALoader: 0.12.1</li>
</ul>
<p>Also see: <a href="https://arxiv.org/abs/1903.10407">Yosys+nextpnr:
an Open Source Framework from Verilog to Bitstream for Commercial
FPGAs</a> - David Shah, Eddie Hung, Clifford Wolf, Serge Bazanski, Dan
Gisselquist, Miodrag Milanović (2019)</p>
<h2 id="addendum">Addendum</h2>
<h3 id="commands-corresponding-to-synth_gowin-of-yosys">Commands
corresponding to <code>synth_gowin</code> of yosys</h3>
<p>As mentioned in the <a
href="https://yosys.readthedocs.io/_/downloads/en/latest/pdf/">manual</a>,
<code>synth_gowin</code> stands for:</p>
<pre><code># yosys&gt; help synth_gowin

    begin:
        read_verilog -specify -lib +/gowin/cells_sim.v
        read_verilog -specify -lib +/gowin/cells_xtra.v
        hierarchy -check -top &lt;top&gt;

    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout

    coarse:
        synth -run coarse [-no-rw-check]

    map_ram:
        memory_libmap -lib +/gowin/lutrams.txt -lib +/gowin/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/gowin/lutrams_map.v -map +/gowin/brams_map.v

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine

    map_gates:
        techmap -map +/techmap.v -map +/gowin/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O -toutpad TBUF ~OEN:I:O -tinoutpad IOBUF ~OEN:O:I:IO    (unless -noiopads)

    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_?P_ 0 -cell $_SDFF_?P?_ r -cell $_SDFFE_?P?P_ r -cell $_DFF_?P?_ r -cell $_DFFE_?P?P_ r
        techmap -map +/gowin/cells_map.v
        opt_expr -mux_undef
        simplemap

    map_luts:
        read_verilog -icells -lib -specify +/abc9_model.v
        abc9 -maxlut 8 -W 500
        clean

    map_cells:
        techmap -map +/gowin/cells_map.v
        opt_lut_ins -tech gowin
        setundef -undriven -params -zero
        hilomap -singleton -hicell VCC V -locell GND G
        splitnets -ports    (only if -vout used)
        clean
        autoname

    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox

    vout:
        write_verilog -simple-lhs -decimal -attr2comment -defparam -renameprefix gen &lt;file-name&gt;
        write_json &lt;file-name&gt;
</code></pre>
<h3 id="techmap-stuff">Techmap stuff</h3>
<p>I guess files like the one at
<code>/usr/share/yosys/gowin/cells_map.v</code> are used for
techmap.</p>
<p>Its contents were like:</p>
<div class="sourceCode" id="cb19"><pre
class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb19-1"><a href="#cb19-1" aria-hidden="true" tabindex="-1"></a><span class="co">// DFFR          D Flip-Flop with Synchronous Reset</span></span>
<span id="cb19-2"><a href="#cb19-2" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span>  \<span class="dt">$_SDFF_PP0_</span> <span class="op">(</span><span class="dt">input</span> D<span class="op">,</span> C<span class="op">,</span> R<span class="op">,</span> <span class="dt">output</span> Q<span class="op">);</span></span>
<span id="cb19-3"><a href="#cb19-3" aria-hidden="true" tabindex="-1"></a>    DFFR _TECHMAP_REPLACE_ <span class="op">(</span>.D<span class="op">(</span>D<span class="op">),</span> .Q<span class="op">(</span>Q<span class="op">),</span> .CLK<span class="op">(</span>C<span class="op">),</span> .RESET<span class="op">(</span>R<span class="op">));</span></span>
<span id="cb19-4"><a href="#cb19-4" aria-hidden="true" tabindex="-1"></a>    <span class="dt">wire</span> _TECHMAP_REMOVEINIT_Q_ <span class="op">=</span> <span class="dv">1</span><span class="op">;</span></span>
<span id="cb19-5"><a href="#cb19-5" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span>
<span id="cb19-6"><a href="#cb19-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-7"><a href="#cb19-7" aria-hidden="true" tabindex="-1"></a><span class="co">// ..</span></span>
<span id="cb19-8"><a href="#cb19-8" aria-hidden="true" tabindex="-1"></a><span class="co">// ..</span></span>
<span id="cb19-9"><a href="#cb19-9" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-10"><a href="#cb19-10" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> \<span class="dt">$lut</span> <span class="op">(</span>A<span class="op">,</span> Y<span class="op">);</span></span>
<span id="cb19-11"><a href="#cb19-11" aria-hidden="true" tabindex="-1"></a>    <span class="dt">parameter</span> WIDTH <span class="op">=</span> <span class="dv">0</span><span class="op">;</span></span>
<span id="cb19-12"><a href="#cb19-12" aria-hidden="true" tabindex="-1"></a>    <span class="dt">parameter</span> LUT <span class="op">=</span> <span class="dv">0</span><span class="op">;</span></span>
<span id="cb19-13"><a href="#cb19-13" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-14"><a href="#cb19-14" aria-hidden="true" tabindex="-1"></a>    <span class="op">(</span>* force_downto *<span class="op">)</span></span>
<span id="cb19-15"><a href="#cb19-15" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span> <span class="op">[</span>WIDTH<span class="dv">-1</span><span class="op">:</span><span class="dv">0</span><span class="op">]</span> A<span class="op">;</span></span>
<span id="cb19-16"><a href="#cb19-16" aria-hidden="true" tabindex="-1"></a>    <span class="dt">output</span> Y<span class="op">;</span></span>
<span id="cb19-17"><a href="#cb19-17" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb19-18"><a href="#cb19-18" aria-hidden="true" tabindex="-1"></a>    <span class="kw">generate</span></span>
<span id="cb19-19"><a href="#cb19-19" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">1</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-20"><a href="#cb19-20" aria-hidden="true" tabindex="-1"></a>            LUT1 #<span class="op">(</span>.INIT<span class="op">(</span>LUT<span class="op">))</span> _TECHMAP_REPLACE_ <span class="op">(</span>.F<span class="op">(</span>Y<span class="op">),</span></span>
<span id="cb19-21"><a href="#cb19-21" aria-hidden="true" tabindex="-1"></a>                .I0<span class="op">(</span>A<span class="op">[</span><span class="dv">0</span><span class="op">]));</span></span>
<span id="cb19-22"><a href="#cb19-22" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-23"><a href="#cb19-23" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">2</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-24"><a href="#cb19-24" aria-hidden="true" tabindex="-1"></a>            LUT2 #<span class="op">(</span>.INIT<span class="op">(</span>LUT<span class="op">))</span> _TECHMAP_REPLACE_ <span class="op">(</span>.F<span class="op">(</span>Y<span class="op">),</span></span>
<span id="cb19-25"><a href="#cb19-25" aria-hidden="true" tabindex="-1"></a>                .I0<span class="op">(</span>A<span class="op">[</span><span class="dv">0</span><span class="op">]),</span> .I1<span class="op">(</span>A<span class="op">[</span><span class="dv">1</span><span class="op">]));</span></span>
<span id="cb19-26"><a href="#cb19-26" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-27"><a href="#cb19-27" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">3</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-28"><a href="#cb19-28" aria-hidden="true" tabindex="-1"></a>            LUT3 #<span class="op">(</span>.INIT<span class="op">(</span>LUT<span class="op">))</span> _TECHMAP_REPLACE_ <span class="op">(</span>.F<span class="op">(</span>Y<span class="op">),</span></span>
<span id="cb19-29"><a href="#cb19-29" aria-hidden="true" tabindex="-1"></a>                .I0<span class="op">(</span>A<span class="op">[</span><span class="dv">0</span><span class="op">]),</span> .I1<span class="op">(</span>A<span class="op">[</span><span class="dv">1</span><span class="op">]),</span> .I2<span class="op">(</span>A<span class="op">[</span><span class="dv">2</span><span class="op">]));</span></span>
<span id="cb19-30"><a href="#cb19-30" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-31"><a href="#cb19-31" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">4</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-32"><a href="#cb19-32" aria-hidden="true" tabindex="-1"></a>            LUT4 #<span class="op">(</span>.INIT<span class="op">(</span>LUT<span class="op">))</span> _TECHMAP_REPLACE_ <span class="op">(</span>.F<span class="op">(</span>Y<span class="op">),</span></span>
<span id="cb19-33"><a href="#cb19-33" aria-hidden="true" tabindex="-1"></a>                .I0<span class="op">(</span>A<span class="op">[</span><span class="dv">0</span><span class="op">]),</span> .I1<span class="op">(</span>A<span class="op">[</span><span class="dv">1</span><span class="op">]),</span> .I2<span class="op">(</span>A<span class="op">[</span><span class="dv">2</span><span class="op">]),</span> .I3<span class="op">(</span>A<span class="op">[</span><span class="dv">3</span><span class="op">]));</span></span>
<span id="cb19-34"><a href="#cb19-34" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-35"><a href="#cb19-35" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">5</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-36"><a href="#cb19-36" aria-hidden="true" tabindex="-1"></a>            <span class="dt">wire</span> f0<span class="op">,</span> f1<span class="op">;</span></span>
<span id="cb19-37"><a href="#cb19-37" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">15</span><span class="op">:</span> <span class="dv">0</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">4</span><span class="op">))</span> lut0 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">3</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f0<span class="op">));</span></span>
<span id="cb19-38"><a href="#cb19-38" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">31</span><span class="op">:</span><span class="dv">16</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">4</span><span class="op">))</span> lut1 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">3</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f1<span class="op">));</span></span>
<span id="cb19-39"><a href="#cb19-39" aria-hidden="true" tabindex="-1"></a>            MUX2_LUT5 mux5<span class="op">(</span>.I0<span class="op">(</span>f0<span class="op">),</span> .I1<span class="op">(</span>f1<span class="op">),</span> .S0<span class="op">(</span>A<span class="op">[</span><span class="dv">4</span><span class="op">]),</span> .O<span class="op">(</span>Y<span class="op">));</span></span>
<span id="cb19-40"><a href="#cb19-40" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-41"><a href="#cb19-41" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">6</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-42"><a href="#cb19-42" aria-hidden="true" tabindex="-1"></a>            <span class="dt">wire</span> f0<span class="op">,</span> f1<span class="op">;</span></span>
<span id="cb19-43"><a href="#cb19-43" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">31</span><span class="op">:</span> <span class="dv">0</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">5</span><span class="op">))</span> lut0 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">4</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f0<span class="op">));</span></span>
<span id="cb19-44"><a href="#cb19-44" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">63</span><span class="op">:</span><span class="dv">32</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">5</span><span class="op">))</span> lut1 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">4</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f1<span class="op">));</span></span>
<span id="cb19-45"><a href="#cb19-45" aria-hidden="true" tabindex="-1"></a>            MUX2_LUT6 mux6<span class="op">(</span>.I0<span class="op">(</span>f0<span class="op">),</span> .I1<span class="op">(</span>f1<span class="op">),</span> .S0<span class="op">(</span>A<span class="op">[</span><span class="dv">5</span><span class="op">]),</span> .O<span class="op">(</span>Y<span class="op">));</span></span>
<span id="cb19-46"><a href="#cb19-46" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-47"><a href="#cb19-47" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">7</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-48"><a href="#cb19-48" aria-hidden="true" tabindex="-1"></a>            <span class="dt">wire</span> f0<span class="op">,</span> f1<span class="op">;</span></span>
<span id="cb19-49"><a href="#cb19-49" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">63</span><span class="op">:</span> <span class="dv">0</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">6</span><span class="op">))</span> lut0 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">5</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f0<span class="op">));</span></span>
<span id="cb19-50"><a href="#cb19-50" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">127</span><span class="op">:</span><span class="dv">64</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">6</span><span class="op">))</span> lut1 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">5</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f1<span class="op">));</span></span>
<span id="cb19-51"><a href="#cb19-51" aria-hidden="true" tabindex="-1"></a>            MUX2_LUT7 mux7<span class="op">(</span>.I0<span class="op">(</span>f0<span class="op">),</span> .I1<span class="op">(</span>f1<span class="op">),</span> .S0<span class="op">(</span>A<span class="op">[</span><span class="dv">6</span><span class="op">]),</span> .O<span class="op">(</span>Y<span class="op">));</span></span>
<span id="cb19-52"><a href="#cb19-52" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span></span>
<span id="cb19-53"><a href="#cb19-53" aria-hidden="true" tabindex="-1"></a>        <span class="kw">if</span> <span class="op">(</span>WIDTH <span class="op">==</span> <span class="dv">8</span><span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb19-54"><a href="#cb19-54" aria-hidden="true" tabindex="-1"></a>            <span class="dt">wire</span> f0<span class="op">,</span> f1<span class="op">;</span></span>
<span id="cb19-55"><a href="#cb19-55" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">127</span><span class="op">:</span> <span class="dv">0</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">7</span><span class="op">))</span> lut0 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">6</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f0<span class="op">));</span></span>
<span id="cb19-56"><a href="#cb19-56" aria-hidden="true" tabindex="-1"></a>            \<span class="dt">$lut</span> #<span class="op">(</span>.LUT<span class="op">(</span>LUT<span class="op">[</span><span class="dv">255</span><span class="op">:</span><span class="dv">128</span><span class="op">]),</span> .WIDTH<span class="op">(</span><span class="dv">7</span><span class="op">))</span> lut1 <span class="op">(</span>.A<span class="op">(</span>A<span class="op">[</span><span class="dv">6</span><span class="op">:</span><span class="dv">0</span><span class="op">]),</span> .Y<span class="op">(</span>f1<span class="op">));</span></span>
<span id="cb19-57"><a href="#cb19-57" aria-hidden="true" tabindex="-1"></a>            MUX2_LUT8 mux8<span class="op">(</span>.I0<span class="op">(</span>f0<span class="op">),</span> .I1<span class="op">(</span>f1<span class="op">),</span> .S0<span class="op">(</span>A<span class="op">[</span><span class="dv">7</span><span class="op">]),</span> .O<span class="op">(</span>Y<span class="op">));</span></span>
<span id="cb19-58"><a href="#cb19-58" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span> <span class="kw">else</span> <span class="kw">begin</span></span>
<span id="cb19-59"><a href="#cb19-59" aria-hidden="true" tabindex="-1"></a>            <span class="dt">wire</span> _TECHMAP_FAIL_ <span class="op">=</span> <span class="dv">1</span><span class="op">;</span></span>
<span id="cb19-60"><a href="#cb19-60" aria-hidden="true" tabindex="-1"></a>        <span class="kw">end</span></span>
<span id="cb19-61"><a href="#cb19-61" aria-hidden="true" tabindex="-1"></a>    <span class="kw">endgenerate</span></span>
<span id="cb19-62"><a href="#cb19-62" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div>
<h3 id="writing-synth-stat-to-file">Writing synth stat to file</h3>
<pre><code>yosys&gt; stat -top NAME -json NAME_synth_stat.json
</code></pre>
<p><a
href="https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html">https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html</a></p>
<h3 id="static-timing-analsys">static timing analsys</h3>
<p>yosys has sta but how to use??</p>
<ul>
<li><a
href="https://github.com/YosysHQ/yosys/pull/2490">https://github.com/YosysHQ/yosys/pull/2490</a></li>
</ul>
<h2 id="nextpnr-himbaechel">nextpnr-himbaechel</h2>
<ul>
<li>New api for nextpnr</li>
<li><a
href="https://github.com/YosysHQ/apicula/wiki/Nextpnr%E2%80%90Himbaechel-Gowin">https://github.com/YosysHQ/apicula/wiki/Nextpnr%E2%80%90Himbaechel-Gowin</a></li>
<li>nextpnr-gowin is deprecated for end-user</li>
</ul>
</div>
</body>
</html>
