
Vending_machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4e8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a88  0800d6e8  0800d6e8  0001d6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e170  0800e170  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e170  0800e170  0001e170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e178  0800e178  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e178  0800e178  0001e178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e17c  0800e17c  0001e17c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000514  200001e8  0800e364  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800e364  000206fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002036a  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003845  00000000  00000000  0004057c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00043dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e88  00000000  00000000  00044db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad06  00000000  00000000  00045c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e44  00000000  00000000  00070946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7338  00000000  00000000  0008778a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017eac2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005550  00000000  00000000  0017eb18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e8 	.word	0x200001e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d6d0 	.word	0x0800d6d0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001ec 	.word	0x200001ec
 800023c:	0800d6d0 	.word	0x0800d6d0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <CheckTemperature>:
static const uint16_t fanPins[3]  = { GPIO_PIN_2, GPIO_PIN_3, GPIO_PIN_4 };
static const uint16_t heatPins[3] = { GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7 };


// Periodic temperature check
void CheckTemperature(AHT20_Sensor_t sensor) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b08c      	sub	sp, #48	; 0x30
 80009d4:	af02      	add	r7, sp, #8
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
    if (sensor < SENSOR_AHT20_1 || sensor > SENSOR_AHT20_8) {
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d002      	beq.n	80009e6 <CheckTemperature+0x16>
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	2b08      	cmp	r3, #8
 80009e4:	d905      	bls.n	80009f2 <CheckTemperature+0x22>
        printf("Invalid sensor: %d. Must be between SENSOR_AHT20_1 and SENSOR_AHT20_8.\r\n", sensor);
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	4619      	mov	r1, r3
 80009ea:	4862      	ldr	r0, [pc, #392]	; (8000b74 <CheckTemperature+0x1a4>)
 80009ec:	f008 ffe6 	bl	80099bc <iprintf>
 80009f0:	e0bd      	b.n	8000b6e <CheckTemperature+0x19e>
        return;
    }

    // Mapping sensor to PCA9548A channel bitmask
    uint8_t channelMasks[] = {CHANNEL_0, CHANNEL_1, CHANNEL_2, CHANNEL_3, CHANNEL_4, CHANNEL_5, CHANNEL_6, CHANNEL_7};
 80009f2:	4a61      	ldr	r2, [pc, #388]	; (8000b78 <CheckTemperature+0x1a8>)
 80009f4:	f107 0314 	add.w	r3, r7, #20
 80009f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009fc:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t selectedChannel = channelMasks[sensor - 1];  // Adjust for 0-based indexing
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	3b01      	subs	r3, #1
 8000a04:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000a08:	4413      	add	r3, r2
 8000a0a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000a0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    float temperature, humidity;
    if (AHT20_ReadData_PCA9548A(&hi2c2, PCA9548A_ADDRESS, selectedChannel, &temperature, &humidity) == HAL_OK) {
 8000a12:	f107 0110 	add.w	r1, r7, #16
 8000a16:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	9300      	str	r3, [sp, #0]
 8000a20:	460b      	mov	r3, r1
 8000a22:	2170      	movs	r1, #112	; 0x70
 8000a24:	4855      	ldr	r0, [pc, #340]	; (8000b7c <CheckTemperature+0x1ac>)
 8000a26:	f000 f987 	bl	8000d38 <AHT20_ReadData_PCA9548A>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d157      	bne.n	8000ae0 <CheckTemperature+0x110>
        printf("Sensor %d - Temperature: %.2f C\r\n", sensor, temperature);
 8000a30:	79f9      	ldrb	r1, [r7, #7]
 8000a32:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a36:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a3a:	ec53 2b17 	vmov	r2, r3, d7
 8000a3e:	4850      	ldr	r0, [pc, #320]	; (8000b80 <CheckTemperature+0x1b0>)
 8000a40:	f008 ffbc 	bl	80099bc <iprintf>
        printf("Sensor %d - Humidity: %.2f %%RH\r\n", sensor, humidity);
 8000a44:	79f9      	ldrb	r1, [r7, #7]
 8000a46:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a4a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a4e:	ec53 2b17 	vmov	r2, r3, d7
 8000a52:	484c      	ldr	r0, [pc, #304]	; (8000b84 <CheckTemperature+0x1b4>)
 8000a54:	f008 ffb2 	bl	80099bc <iprintf>

        int16_t tRaw = (int16_t)(temperature * 100.0f);
 8000a58:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a5c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8000b88 <CheckTemperature+0x1b8>
 8000a60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a68:	ee17 3a90 	vmov	r3, s15
 8000a6c:	84bb      	strh	r3, [r7, #36]	; 0x24
        int16_t hRaw = (int16_t)(humidity * 100.0f);
 8000a6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a72:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8000b88 <CheckTemperature+0x1b8>
 8000a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a7e:	ee17 3a90 	vmov	r3, s15
 8000a82:	847b      	strh	r3, [r7, #34]	; 0x22
        uint8_t tHigh = (uint8_t)((tRaw >> 8) & 0xFF);
 8000a84:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000a88:	121b      	asrs	r3, r3, #8
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        uint8_t tLow  = (uint8_t)( tRaw       & 0xFF);
 8000a90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a92:	f887 3020 	strb.w	r3, [r7, #32]
        uint8_t hHigh = (uint8_t)((hRaw >> 8) & 0xFF);
 8000a96:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8000a9a:	121b      	asrs	r3, r3, #8
 8000a9c:	b21b      	sxth	r3, r3
 8000a9e:	77fb      	strb	r3, [r7, #31]
        uint8_t hLow  = (uint8_t)( hRaw       & 0xFF);
 8000aa0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000aa2:	77bb      	strb	r3, [r7, #30]
        SPI_SendMessage(0xF4, sensor, tHigh, tLow, hHigh, hLow);
 8000aa4:	f897 0020 	ldrb.w	r0, [r7, #32]
 8000aa8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000aac:	79f9      	ldrb	r1, [r7, #7]
 8000aae:	7fbb      	ldrb	r3, [r7, #30]
 8000ab0:	9301      	str	r3, [sp, #4]
 8000ab2:	7ffb      	ldrb	r3, [r7, #31]
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	20f4      	movs	r0, #244	; 0xf4
 8000aba:	f001 fef7 	bl	80028ac <SPI_SendMessage>
        tempSensFailed[sensor - 1] = false;
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	3b01      	subs	r3, #1
 8000ac2:	4a32      	ldr	r2, [pc, #200]	; (8000b8c <CheckTemperature+0x1bc>)
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	54d1      	strb	r1, [r2, r3]

        Climate_Update(sensor, temperature, fanMode);
 8000ac8:	edd7 7a04 	vldr	s15, [r7, #16]
 8000acc:	4b30      	ldr	r3, [pc, #192]	; (8000b90 <CheckTemperature+0x1c0>)
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 f863 	bl	8000ba4 <Climate_Update>
 8000ade:	e01b      	b.n	8000b18 <CheckTemperature+0x148>

    } else {
        printf("Failed to read data from sensor %d.\r\n", sensor);
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	482b      	ldr	r0, [pc, #172]	; (8000b94 <CheckTemperature+0x1c4>)
 8000ae6:	f008 ff69 	bl	80099bc <iprintf>
        if (!tempSensFailed[sensor - 1]) {
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	3b01      	subs	r3, #1
 8000aee:	4a27      	ldr	r2, [pc, #156]	; (8000b8c <CheckTemperature+0x1bc>)
 8000af0:	5cd3      	ldrb	r3, [r2, r3]
 8000af2:	f083 0301 	eor.w	r3, r3, #1
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d00d      	beq.n	8000b18 <CheckTemperature+0x148>
            setErrorState(STATE_SENSOR);
 8000afc:	2007      	movs	r0, #7
 8000afe:	f000 fe17 	bl	8001730 <setErrorState>
            error_locker = sensor;
 8000b02:	4a25      	ldr	r2, [pc, #148]	; (8000b98 <CheckTemperature+0x1c8>)
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	7013      	strb	r3, [r2, #0]
            error_flag = true;
 8000b08:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <CheckTemperature+0x1cc>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
            tempSensFailed[sensor - 1] = true;
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	4a1e      	ldr	r2, [pc, #120]	; (8000b8c <CheckTemperature+0x1bc>)
 8000b14:	2101      	movs	r1, #1
 8000b16:	54d1      	strb	r1, [r2, r3]
        }
    }

    if (temperature < 0.0 && !tempBelowZero[sensor - 1]) {
 8000b18:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b24:	d517      	bpl.n	8000b56 <CheckTemperature+0x186>
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	4a1d      	ldr	r2, [pc, #116]	; (8000ba0 <CheckTemperature+0x1d0>)
 8000b2c:	5cd3      	ldrb	r3, [r2, r3]
 8000b2e:	f083 0301 	eor.w	r3, r3, #1
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d00e      	beq.n	8000b56 <CheckTemperature+0x186>
        tempBelowZero[sensor - 1] = true;
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	4a18      	ldr	r2, [pc, #96]	; (8000ba0 <CheckTemperature+0x1d0>)
 8000b3e:	2101      	movs	r1, #1
 8000b40:	54d1      	strb	r1, [r2, r3]
        setErrorState(STATE_TEMPERATURE);
 8000b42:	2006      	movs	r0, #6
 8000b44:	f000 fdf4 	bl	8001730 <setErrorState>
        error_locker = sensor;
 8000b48:	4a13      	ldr	r2, [pc, #76]	; (8000b98 <CheckTemperature+0x1c8>)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	7013      	strb	r3, [r2, #0]
        error_flag = true;
 8000b4e:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <CheckTemperature+0x1cc>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	e00b      	b.n	8000b6e <CheckTemperature+0x19e>
    } else if (temperature >= 0.0) {
 8000b56:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b62:	db04      	blt.n	8000b6e <CheckTemperature+0x19e>
        tempBelowZero[sensor - 1] = false;
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	4a0d      	ldr	r2, [pc, #52]	; (8000ba0 <CheckTemperature+0x1d0>)
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	54d1      	strb	r1, [r2, r3]
    }


}
 8000b6e:	3728      	adds	r7, #40	; 0x28
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	0800d6e8 	.word	0x0800d6e8
 8000b78:	0800d7a4 	.word	0x0800d7a4
 8000b7c:	200004dc 	.word	0x200004dc
 8000b80:	0800d734 	.word	0x0800d734
 8000b84:	0800d758 	.word	0x0800d758
 8000b88:	42c80000 	.word	0x42c80000
 8000b8c:	20000204 	.word	0x20000204
 8000b90:	2000022c 	.word	0x2000022c
 8000b94:	0800d77c 	.word	0x0800d77c
 8000b98:	2000022f 	.word	0x2000022f
 8000b9c:	20000230 	.word	0x20000230
 8000ba0:	2000020c 	.word	0x2000020c

08000ba4 <Climate_Update>:



void Climate_Update(AHT20_Sensor_t sensor, float temperature, uint8_t fanMode) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	ed87 0a00 	vstr	s0, [r7]
 8000bb0:	460a      	mov	r2, r1
 8000bb2:	71fb      	strb	r3, [r7, #7]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	71bb      	strb	r3, [r7, #6]
    /* Accept only chambers 1-3 */
    if (sensor < SENSOR_AHT20_1 || sensor > SENSOR_AHT20_3) return;
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d04b      	beq.n	8000c56 <Climate_Update+0xb2>
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	2b03      	cmp	r3, #3
 8000bc2:	d848      	bhi.n	8000c56 <Climate_Update+0xb2>

    uint8_t idx     = sensor - SENSOR_AHT20_1;   /* 0,1,2                       */
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	73bb      	strb	r3, [r7, #14]
    uint8_t fanBit  = idx;                       /* bits 0-2                    */
 8000bca:	7bbb      	ldrb	r3, [r7, #14]
 8000bcc:	737b      	strb	r3, [r7, #13]
    uint8_t heatBit = idx + 3;                   /* bits 3-5                    */
 8000bce:	7bbb      	ldrb	r3, [r7, #14]
 8000bd0:	3303      	adds	r3, #3
 8000bd2:	733b      	strb	r3, [r7, #12]

    /* ───────── Heater decision ───────── */
    GPIO_PinState heat;
    if      (temperature <  TEMP_MIN) heat = GPIO_PIN_SET;                      /* force ON  */
 8000bd4:	edd7 7a00 	vldr	s15, [r7]
 8000bd8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be4:	d502      	bpl.n	8000bec <Climate_Update+0x48>
 8000be6:	2301      	movs	r3, #1
 8000be8:	73fb      	strb	r3, [r7, #15]
 8000bea:	e013      	b.n	8000c14 <Climate_Update+0x70>
    else if (temperature >  TEMP_MAX) heat = GPIO_PIN_RESET;                    /* force OFF */
 8000bec:	edd7 7a00 	vldr	s15, [r7]
 8000bf0:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bfc:	dd02      	ble.n	8000c04 <Climate_Update+0x60>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	73fb      	strb	r3, [r7, #15]
 8000c02:	e007      	b.n	8000c14 <Climate_Update+0x70>
    else                               heat = (fanMode & (1 << heatBit)) ? GPIO_PIN_SET
 8000c04:	79ba      	ldrb	r2, [r7, #6]
 8000c06:	7b3b      	ldrb	r3, [r7, #12]
 8000c08:	fa42 f303 	asr.w	r3, r2, r3
                                                                         : GPIO_PIN_RESET;
 8000c0c:	b2db      	uxtb	r3, r3
    else                               heat = (fanMode & (1 << heatBit)) ? GPIO_PIN_SET
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOG, heatPins[idx], heat);
 8000c14:	7bbb      	ldrb	r3, [r7, #14]
 8000c16:	4a12      	ldr	r2, [pc, #72]	; (8000c60 <Climate_Update+0xbc>)
 8000c18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c1c:	7bfa      	ldrb	r2, [r7, #15]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4810      	ldr	r0, [pc, #64]	; (8000c64 <Climate_Update+0xc0>)
 8000c22:	f003 fb29 	bl	8004278 <HAL_GPIO_WritePin>

    /* ───────── Fan decision ──────────── */
    GPIO_PinState fan = (heat == GPIO_PIN_SET)            ? GPIO_PIN_SET        /* heater needs airflow */
                      : (fanMode & (1 << fanBit))         ? GPIO_PIN_SET
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d008      	beq.n	8000c3e <Climate_Update+0x9a>
 8000c2c:	79ba      	ldrb	r2, [r7, #6]
 8000c2e:	7b7b      	ldrb	r3, [r7, #13]
 8000c30:	fa42 f303 	asr.w	r3, r2, r3
                                                        : GPIO_PIN_RESET;
 8000c34:	b2db      	uxtb	r3, r3
                      : (fanMode & (1 << fanBit))         ? GPIO_PIN_SET
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	e000      	b.n	8000c40 <Climate_Update+0x9c>
 8000c3e:	2301      	movs	r3, #1
    GPIO_PinState fan = (heat == GPIO_PIN_SET)            ? GPIO_PIN_SET        /* heater needs airflow */
 8000c40:	72fb      	strb	r3, [r7, #11]
    HAL_GPIO_WritePin(GPIOG, fanPins[idx], fan);
 8000c42:	7bbb      	ldrb	r3, [r7, #14]
 8000c44:	4a08      	ldr	r2, [pc, #32]	; (8000c68 <Climate_Update+0xc4>)
 8000c46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c4a:	7afa      	ldrb	r2, [r7, #11]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4805      	ldr	r0, [pc, #20]	; (8000c64 <Climate_Update+0xc0>)
 8000c50:	f003 fb12 	bl	8004278 <HAL_GPIO_WritePin>
 8000c54:	e000      	b.n	8000c58 <Climate_Update+0xb4>
    if (sensor < SENSOR_AHT20_1 || sensor > SENSOR_AHT20_3) return;
 8000c56:	bf00      	nop
}
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	0800db6c 	.word	0x0800db6c
 8000c64:	40021800 	.word	0x40021800
 8000c68:	0800db64 	.word	0x0800db64
 8000c6c:	00000000 	.word	0x00000000

08000c70 <AHT20_CalculateValues>:
    AHT20_CalculateValues(raw_data, temperature, humidity);
    return HAL_OK;
}

// Function to calculate temperature and humidity from raw data
void AHT20_CalculateValues(uint8_t *data, float *temperature, float *humidity) {
 8000c70:	b480      	push	{r7}
 8000c72:	b087      	sub	sp, #28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	60f8      	str	r0, [r7, #12]
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	607a      	str	r2, [r7, #4]
    uint32_t raw_humidity = (data[1] << 12) | (data[2] << 4) | (data[3] >> 4);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	031a      	lsls	r2, r3, #12
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3302      	adds	r3, #2
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	011b      	lsls	r3, r3, #4
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	3203      	adds	r2, #3
 8000c92:	7812      	ldrb	r2, [r2, #0]
 8000c94:	0912      	lsrs	r2, r2, #4
 8000c96:	b2d2      	uxtb	r2, r2
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	617b      	str	r3, [r7, #20]
    uint32_t raw_temperature = ((data[3] & 0xF) << 16) | (data[4] << 8) | data[5];
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	3303      	adds	r3, #3
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	041b      	lsls	r3, r3, #16
 8000ca4:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	3304      	adds	r3, #4
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	3205      	adds	r2, #5
 8000cb6:	7812      	ldrb	r2, [r2, #0]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
    *humidity = (raw_humidity * 100.0) / 1048576;
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000cc6:	ed9f 6b14 	vldr	d6, [pc, #80]	; 8000d18 <AHT20_CalculateValues+0xa8>
 8000cca:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000cce:	ed9f 5b14 	vldr	d5, [pc, #80]	; 8000d20 <AHT20_CalculateValues+0xb0>
 8000cd2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000cd6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	edc3 7a00 	vstr	s15, [r3]
    *temperature = ((raw_temperature * 200.0) / 1048576) - 50.0;
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000cea:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 8000d28 <AHT20_CalculateValues+0xb8>
 8000cee:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000cf2:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000d20 <AHT20_CalculateValues+0xb0>
 8000cf6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000cfa:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000d30 <AHT20_CalculateValues+0xc0>
 8000cfe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000d02:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	edc3 7a00 	vstr	s15, [r3]
}
 8000d0c:	bf00      	nop
 8000d0e:	371c      	adds	r7, #28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	00000000 	.word	0x00000000
 8000d1c:	40590000 	.word	0x40590000
 8000d20:	00000000 	.word	0x00000000
 8000d24:	41300000 	.word	0x41300000
 8000d28:	00000000 	.word	0x00000000
 8000d2c:	40690000 	.word	0x40690000
 8000d30:	00000000 	.word	0x00000000
 8000d34:	40490000 	.word	0x40490000

08000d38 <AHT20_ReadData_PCA9548A>:


// Read data from AHT20 via PCA9548A
HAL_StatusTypeDef AHT20_ReadData_PCA9548A(I2C_HandleTypeDef *hi2c, uint8_t pca9548a_address, uint8_t channel, float *temperature, float *humidity) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08c      	sub	sp, #48	; 0x30
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	460b      	mov	r3, r1
 8000d44:	72fb      	strb	r3, [r7, #11]
 8000d46:	4613      	mov	r3, r2
 8000d48:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd_measure[] = {0xAC, 0x33, 0x00};
 8000d4a:	4a53      	ldr	r2, [pc, #332]	; (8000e98 <AHT20_ReadData_PCA9548A+0x160>)
 8000d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	4611      	mov	r1, r2
 8000d54:	8019      	strh	r1, [r3, #0]
 8000d56:	3302      	adds	r3, #2
 8000d58:	0c12      	lsrs	r2, r2, #16
 8000d5a:	701a      	strb	r2, [r3, #0]
    uint8_t raw_data[6];
    uint8_t status;

    // Select the appropriate channel on PCA9548A
    HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(hi2c, pca9548a_address << 1, &channel, 1, HAL_MAX_DELAY);
 8000d5c:	7afb      	ldrb	r3, [r7, #11]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	b299      	uxth	r1, r3
 8000d64:	f107 020a 	add.w	r2, r7, #10
 8000d68:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2301      	movs	r3, #1
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	f003 fb75 	bl	8004460 <HAL_I2C_Master_Transmit>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (ret != HAL_OK) return ret;
 8000d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d002      	beq.n	8000d8a <AHT20_ReadData_PCA9548A+0x52>
 8000d84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d88:	e081      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>

    // Check status of AHT20
    ret = HAL_I2C_Master_Transmit(hi2c, AHT20_ADDRESS, (uint8_t[]){0x71}, 1, HAL_MAX_DELAY);
 8000d8a:	2371      	movs	r3, #113	; 0x71
 8000d8c:	763b      	strb	r3, [r7, #24]
 8000d8e:	f107 0218 	add.w	r2, r7, #24
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	2301      	movs	r3, #1
 8000d9a:	2170      	movs	r1, #112	; 0x70
 8000d9c:	68f8      	ldr	r0, [r7, #12]
 8000d9e:	f003 fb5f 	bl	8004460 <HAL_I2C_Master_Transmit>
 8000da2:	4603      	mov	r3, r0
 8000da4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (ret != HAL_OK) return ret;
 8000da8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d002      	beq.n	8000db6 <AHT20_ReadData_PCA9548A+0x7e>
 8000db0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000db4:	e06b      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>

    ret = HAL_I2C_Master_Receive(hi2c, AHT20_ADDRESS, &status, 1, HAL_MAX_DELAY);
 8000db6:	f107 021b 	add.w	r2, r7, #27
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	2170      	movs	r1, #112	; 0x70
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f003 fc3f 	bl	8004648 <HAL_I2C_Master_Receive>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (ret != HAL_OK) return ret;
 8000dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <AHT20_ReadData_PCA9548A+0xa6>
 8000dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ddc:	e057      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>

    // Check if the sensor is calibrated
    if ((status & 0x18) != 0x18) {
 8000dde:	7efb      	ldrb	r3, [r7, #27]
 8000de0:	f003 0318 	and.w	r3, r3, #24
 8000de4:	2b18      	cmp	r3, #24
 8000de6:	d01f      	beq.n	8000e28 <AHT20_ReadData_PCA9548A+0xf0>
        uint8_t init_cmd[] = {0xBE, 0x08, 0x00};
 8000de8:	4a2c      	ldr	r2, [pc, #176]	; (8000e9c <AHT20_ReadData_PCA9548A+0x164>)
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	6812      	ldr	r2, [r2, #0]
 8000df0:	4611      	mov	r1, r2
 8000df2:	8019      	strh	r1, [r3, #0]
 8000df4:	3302      	adds	r3, #2
 8000df6:	0c12      	lsrs	r2, r2, #16
 8000df8:	701a      	strb	r2, [r3, #0]
        ret = HAL_I2C_Master_Transmit(hi2c, AHT20_ADDRESS, init_cmd, 3, HAL_MAX_DELAY);
 8000dfa:	f107 0214 	add.w	r2, r7, #20
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2303      	movs	r3, #3
 8000e06:	2170      	movs	r1, #112	; 0x70
 8000e08:	68f8      	ldr	r0, [r7, #12]
 8000e0a:	f003 fb29 	bl	8004460 <HAL_I2C_Master_Transmit>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (ret != HAL_OK) return ret;
 8000e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d002      	beq.n	8000e22 <AHT20_ReadData_PCA9548A+0xea>
 8000e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e20:	e035      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>
        HAL_Delay(10);
 8000e22:	200a      	movs	r0, #10
 8000e24:	f002 f9f6 	bl	8003214 <HAL_Delay>
    }

    // Trigger measurement
    ret = HAL_I2C_Master_Transmit(hi2c, AHT20_ADDRESS, cmd_measure, sizeof(cmd_measure), HAL_MAX_DELAY);
 8000e28:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2303      	movs	r3, #3
 8000e34:	2170      	movs	r1, #112	; 0x70
 8000e36:	68f8      	ldr	r0, [r7, #12]
 8000e38:	f003 fb12 	bl	8004460 <HAL_I2C_Master_Transmit>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (ret != HAL_OK) return ret;
 8000e42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d002      	beq.n	8000e50 <AHT20_ReadData_PCA9548A+0x118>
 8000e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e4e:	e01e      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>

    // Wait for measurement
    HAL_Delay(80);
 8000e50:	2050      	movs	r0, #80	; 0x50
 8000e52:	f002 f9df 	bl	8003214 <HAL_Delay>

    // Read measurement data
    ret = HAL_I2C_Master_Receive(hi2c, AHT20_ADDRESS, raw_data, sizeof(raw_data), HAL_MAX_DELAY);
 8000e56:	f107 021c 	add.w	r2, r7, #28
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2306      	movs	r3, #6
 8000e62:	2170      	movs	r1, #112	; 0x70
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f003 fbef 	bl	8004648 <HAL_I2C_Master_Receive>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (ret != HAL_OK) return ret;
 8000e70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <AHT20_ReadData_PCA9548A+0x146>
 8000e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e7c:	e007      	b.n	8000e8e <AHT20_ReadData_PCA9548A+0x156>

    // Calculate temperature and humidity
    AHT20_CalculateValues(raw_data, temperature, humidity);
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e84:	6879      	ldr	r1, [r7, #4]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fef2 	bl	8000c70 <AHT20_CalculateValues>
    return HAL_OK;
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3728      	adds	r7, #40	; 0x28
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	0800d7ac 	.word	0x0800d7ac
 8000e9c:	0800d7b0 	.word	0x0800d7b0

08000ea0 <init_application>:

static uint64_t lastTime1 = 0;
static uint64_t lastTime2 = 0;
static int sensorIndex = 0;

void init_application(){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af02      	add	r7, sp, #8
	printf("STM32 SPI Slave Ready\r\n"); // Print ready message
 8000ea6:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <init_application+0x38>)
 8000ea8:	f008 fe24 	bl	8009af4 <puts>
	HAL_SPI_TransmitReceive_IT(&hspi1, spi_tx_buffer, spi_rx_buffer, SPI_BUFFER_SIZE);
 8000eac:	2306      	movs	r3, #6
 8000eae:	4a0b      	ldr	r2, [pc, #44]	; (8000edc <init_application+0x3c>)
 8000eb0:	490b      	ldr	r1, [pc, #44]	; (8000ee0 <init_application+0x40>)
 8000eb2:	480c      	ldr	r0, [pc, #48]	; (8000ee4 <init_application+0x44>)
 8000eb4:	f006 fc98 	bl	80077e8 <HAL_SPI_TransmitReceive_IT>
	HAL_Delay(10);
 8000eb8:	200a      	movs	r0, #10
 8000eba:	f002 f9ab 	bl	8003214 <HAL_Delay>
	SPI_SendMessage(0xF5, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF);
 8000ebe:	23ff      	movs	r3, #255	; 0xff
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	23ff      	movs	r3, #255	; 0xff
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	23ff      	movs	r3, #255	; 0xff
 8000ec8:	22ff      	movs	r2, #255	; 0xff
 8000eca:	21ff      	movs	r1, #255	; 0xff
 8000ecc:	20f5      	movs	r0, #245	; 0xf5
 8000ece:	f001 fced 	bl	80028ac <SPI_SendMessage>
        //Send_RGB(i + 100, red, green, blue, mode);
        //open_cabinet(i);
    //}


}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	0800d7b4 	.word	0x0800d7b4
 8000edc:	200006d0 	.word	0x200006d0
 8000ee0:	200006d8 	.word	0x200006d8
 8000ee4:	20000528 	.word	0x20000528

08000ee8 <loop_application>:

void loop_application(){
 8000ee8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000eec:	af00      	add	r7, sp, #0


	if(getSPIFlag()){
 8000eee:	f001 fb89 	bl	8002604 <getSPIFlag>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d004      	beq.n	8000f02 <loop_application+0x1a>
		Process_SPI_Command(rpi_msg, SPI_BUFFER_SIZE);
 8000ef8:	2106      	movs	r1, #6
 8000efa:	4858      	ldr	r0, [pc, #352]	; (800105c <loop_application+0x174>)
 8000efc:	f001 fbcc 	bl	8002698 <Process_SPI_Command>
		    sensorIndex = (sensorIndex + 1) % 8;
		}

	}

}
 8000f00:	e0a8      	b.n	8001054 <loop_application+0x16c>
		if(getSendSPIFlag() && get_error_flag()) HandleState();
 8000f02:	f001 fb8b 	bl	800261c <getSendSPIFlag>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d006      	beq.n	8000f1a <loop_application+0x32>
 8000f0c:	f000 fbf8 	bl	8001700 <get_error_flag>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <loop_application+0x32>
 8000f16:	f000 fc1b 	bl	8001750 <HandleState>
		if(getSendSPIFlag() && get_locker_flag()) CheckAllLockersAfterDelay();
 8000f1a:	f001 fb7f 	bl	800261c <getSendSPIFlag>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d006      	beq.n	8000f32 <loop_application+0x4a>
 8000f24:	f000 fbf8 	bl	8001718 <get_locker_flag>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <loop_application+0x4a>
 8000f2e:	f000 fcdd 	bl	80018ec <CheckAllLockersAfterDelay>
		if(getClimateFlag()) setFanMode();
 8000f32:	f000 f8ab 	bl	800108c <getClimateFlag>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <loop_application+0x58>
 8000f3c:	f000 f8be 	bl	80010bc <setFanMode>
		if(HAL_GetTick() - lastTime1 >= 33000 && getAutoFlag()) {
 8000f40:	f002 f95c 	bl	80031fc <HAL_GetTick>
 8000f44:	4603      	mov	r3, r0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f04f 0100 	mov.w	r1, #0
 8000f4c:	4b44      	ldr	r3, [pc, #272]	; (8001060 <loop_application+0x178>)
 8000f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f52:	ebb0 0802 	subs.w	r8, r0, r2
 8000f56:	eb61 0903 	sbc.w	r9, r1, r3
 8000f5a:	f248 02e7 	movw	r2, #32999	; 0x80e7
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	454b      	cmp	r3, r9
 8000f64:	bf08      	it	eq
 8000f66:	4542      	cmpeq	r2, r8
 8000f68:	d20f      	bcs.n	8000f8a <loop_application+0xa2>
 8000f6a:	f000 f89b 	bl	80010a4 <getAutoFlag>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00a      	beq.n	8000f8a <loop_application+0xa2>
			lastTime1 = HAL_GetTick();
 8000f74:	f002 f942 	bl	80031fc <HAL_GetTick>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	f04f 0300 	mov.w	r3, #0
 8000f80:	4937      	ldr	r1, [pc, #220]	; (8001060 <loop_application+0x178>)
 8000f82:	e9c1 2300 	strd	r2, r3, [r1]
			ControlClimate();
 8000f86:	f000 f9eb 	bl	8001360 <ControlClimate>
		if (getSendSPIFlag() && HAL_GetTick() - lastTime2 >= 30000) {
 8000f8a:	f001 fb47 	bl	800261c <getSendSPIFlag>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d05f      	beq.n	8001054 <loop_application+0x16c>
 8000f94:	f002 f932 	bl	80031fc <HAL_GetTick>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f04f 0100 	mov.w	r1, #0
 8000fa0:	4b30      	ldr	r3, [pc, #192]	; (8001064 <loop_application+0x17c>)
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	1a84      	subs	r4, r0, r2
 8000fa8:	eb61 0503 	sbc.w	r5, r1, r3
 8000fac:	f247 522f 	movw	r2, #29999	; 0x752f
 8000fb0:	f04f 0300 	mov.w	r3, #0
 8000fb4:	42ab      	cmp	r3, r5
 8000fb6:	bf08      	it	eq
 8000fb8:	42a2      	cmpeq	r2, r4
 8000fba:	d24b      	bcs.n	8001054 <loop_application+0x16c>
		    lastTime2 = HAL_GetTick();
 8000fbc:	f002 f91e 	bl	80031fc <HAL_GetTick>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	4926      	ldr	r1, [pc, #152]	; (8001064 <loop_application+0x17c>)
 8000fca:	e9c1 2300 	strd	r2, r3, [r1]
		    switch (sensorIndex) {
 8000fce:	4b26      	ldr	r3, [pc, #152]	; (8001068 <loop_application+0x180>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	d832      	bhi.n	800103c <loop_application+0x154>
 8000fd6:	a201      	add	r2, pc, #4	; (adr r2, 8000fdc <loop_application+0xf4>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08000ffd 	.word	0x08000ffd
 8000fe0:	08001005 	.word	0x08001005
 8000fe4:	0800100d 	.word	0x0800100d
 8000fe8:	08001015 	.word	0x08001015
 8000fec:	0800101d 	.word	0x0800101d
 8000ff0:	08001025 	.word	0x08001025
 8000ff4:	0800102d 	.word	0x0800102d
 8000ff8:	08001035 	.word	0x08001035
		            CheckTemperature(SENSOR_AHT20_1);
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f7ff fce7 	bl	80009d0 <CheckTemperature>
		            break;
 8001002:	e01b      	b.n	800103c <loop_application+0x154>
		        	CheckTemperature(SENSOR_AHT20_2);
 8001004:	2002      	movs	r0, #2
 8001006:	f7ff fce3 	bl	80009d0 <CheckTemperature>
		            break;
 800100a:	e017      	b.n	800103c <loop_application+0x154>
		        	CheckTemperature(SENSOR_AHT20_1);
 800100c:	2001      	movs	r0, #1
 800100e:	f7ff fcdf 	bl	80009d0 <CheckTemperature>
		            break;
 8001012:	e013      	b.n	800103c <loop_application+0x154>
		            CheckTemperature(SENSOR_AHT20_3);
 8001014:	2003      	movs	r0, #3
 8001016:	f7ff fcdb 	bl	80009d0 <CheckTemperature>
		            break;
 800101a:	e00f      	b.n	800103c <loop_application+0x154>
		        	CheckTemperature(SENSOR_AHT20_1);
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff fcd7 	bl	80009d0 <CheckTemperature>
		            break;
 8001022:	e00b      	b.n	800103c <loop_application+0x154>
		            CheckTemperature(SENSOR_AHT20_4);
 8001024:	2004      	movs	r0, #4
 8001026:	f7ff fcd3 	bl	80009d0 <CheckTemperature>
		            break;
 800102a:	e007      	b.n	800103c <loop_application+0x154>
		        	CheckTemperature(SENSOR_AHT20_1);
 800102c:	2001      	movs	r0, #1
 800102e:	f7ff fccf 	bl	80009d0 <CheckTemperature>
		            break;
 8001032:	e003      	b.n	800103c <loop_application+0x154>
		            CheckTemperature(SENSOR_AHT20_5);
 8001034:	2005      	movs	r0, #5
 8001036:	f7ff fccb 	bl	80009d0 <CheckTemperature>
		            break;
 800103a:	bf00      	nop
		    sensorIndex = (sensorIndex + 1) % 8;
 800103c:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <loop_application+0x180>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	425a      	negs	r2, r3
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	f002 0207 	and.w	r2, r2, #7
 800104c:	bf58      	it	pl
 800104e:	4253      	negpl	r3, r2
 8001050:	4a05      	ldr	r2, [pc, #20]	; (8001068 <loop_application+0x180>)
 8001052:	6013      	str	r3, [r2, #0]
}
 8001054:	bf00      	nop
 8001056:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800105a:	bf00      	nop
 800105c:	200006e0 	.word	0x200006e0
 8001060:	20000218 	.word	0x20000218
 8001064:	20000220 	.word	0x20000220
 8001068:	20000228 	.word	0x20000228

0800106c <setClimateFlag>:
bool climate_flag = false;
bool auto_flag = false;



void setClimateFlag(bool flag){
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
	climate_flag = flag;
 8001076:	4a04      	ldr	r2, [pc, #16]	; (8001088 <setClimateFlag+0x1c>)
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	7013      	strb	r3, [r2, #0]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	2000022d 	.word	0x2000022d

0800108c <getClimateFlag>:
bool getClimateFlag(){
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
	return climate_flag;
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <getClimateFlag+0x14>)
 8001092:	781b      	ldrb	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	2000022d 	.word	0x2000022d

080010a4 <getAutoFlag>:

void setAutoFlag(bool flag){
	auto_flag = flag;
}
bool getAutoFlag(){
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
	return auto_flag;
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <getAutoFlag+0x14>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	2000022e 	.word	0x2000022e

080010bc <setFanMode>:

void setFanMode() {
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0

	printf("Mode in setFanMode() in climate.c: %d\r\n", fanMode);
 80010c0:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <setFanMode+0x104>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	4619      	mov	r1, r3
 80010c6:	483f      	ldr	r0, [pc, #252]	; (80011c4 <setFanMode+0x108>)
 80010c8:	f008 fc78 	bl	80099bc <iprintf>

    // If 'fanMode' is 255, that indicates Auto => all OFF
    if (fanMode == 255)
 80010cc:	4b3c      	ldr	r3, [pc, #240]	; (80011c0 <setFanMode+0x104>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2bff      	cmp	r3, #255	; 0xff
 80010d2:	d127      	bne.n	8001124 <setFanMode+0x68>
    {
        printf("AUTO ON\r\n");
 80010d4:	483c      	ldr	r0, [pc, #240]	; (80011c8 <setFanMode+0x10c>)
 80010d6:	f008 fd0d 	bl	8009af4 <puts>
        // Turn everything OFF
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET); // Fan1
 80010da:	2200      	movs	r2, #0
 80010dc:	2104      	movs	r1, #4
 80010de:	483b      	ldr	r0, [pc, #236]	; (80011cc <setFanMode+0x110>)
 80010e0:	f003 f8ca 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET); // Fan2
 80010e4:	2200      	movs	r2, #0
 80010e6:	2108      	movs	r1, #8
 80010e8:	4838      	ldr	r0, [pc, #224]	; (80011cc <setFanMode+0x110>)
 80010ea:	f003 f8c5 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET); // Fan3
 80010ee:	2200      	movs	r2, #0
 80010f0:	2110      	movs	r1, #16
 80010f2:	4836      	ldr	r0, [pc, #216]	; (80011cc <setFanMode+0x110>)
 80010f4:	f003 f8c0 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET); // Heat1
 80010f8:	2200      	movs	r2, #0
 80010fa:	2120      	movs	r1, #32
 80010fc:	4833      	ldr	r0, [pc, #204]	; (80011cc <setFanMode+0x110>)
 80010fe:	f003 f8bb 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET); // Heat2
 8001102:	2200      	movs	r2, #0
 8001104:	2140      	movs	r1, #64	; 0x40
 8001106:	4831      	ldr	r0, [pc, #196]	; (80011cc <setFanMode+0x110>)
 8001108:	f003 f8b6 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET); // Heat3
 800110c:	2200      	movs	r2, #0
 800110e:	2180      	movs	r1, #128	; 0x80
 8001110:	482e      	ldr	r0, [pc, #184]	; (80011cc <setFanMode+0x110>)
 8001112:	f003 f8b1 	bl	8004278 <HAL_GPIO_WritePin>

        climate_flag = false;
 8001116:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <setFanMode+0x114>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
        auto_flag = true;    // We are in auto mode
 800111c:	4b2d      	ldr	r3, [pc, #180]	; (80011d4 <setFanMode+0x118>)
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, (fanMode & (1 << 5)) ? SET : RESET);  // Heat3

        climate_flag = false;  // Keep same logic as original (all manual modes => climate_flag = false)
        auto_flag = false;     // Auto is off in this branch
    }
}
 8001122:	e04b      	b.n	80011bc <setFanMode+0x100>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, (fanMode & (1 << 0)) ? SET : RESET);  // Fan1
 8001124:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <setFanMode+0x104>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	461a      	mov	r2, r3
 8001130:	2104      	movs	r1, #4
 8001132:	4826      	ldr	r0, [pc, #152]	; (80011cc <setFanMode+0x110>)
 8001134:	f003 f8a0 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, (fanMode & (1 << 1)) ? SET : RESET);  // Fan2
 8001138:	4b21      	ldr	r3, [pc, #132]	; (80011c0 <setFanMode+0x104>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	105b      	asrs	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	b2db      	uxtb	r3, r3
 8001146:	461a      	mov	r2, r3
 8001148:	2108      	movs	r1, #8
 800114a:	4820      	ldr	r0, [pc, #128]	; (80011cc <setFanMode+0x110>)
 800114c:	f003 f894 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, (fanMode & (1 << 2)) ? SET : RESET);  // Fan3
 8001150:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <setFanMode+0x104>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	109b      	asrs	r3, r3, #2
 8001156:	b2db      	uxtb	r3, r3
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	2110      	movs	r1, #16
 8001162:	481a      	ldr	r0, [pc, #104]	; (80011cc <setFanMode+0x110>)
 8001164:	f003 f888 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, (fanMode & (1 << 3)) ? SET : RESET);  // Heat1
 8001168:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <setFanMode+0x104>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	10db      	asrs	r3, r3, #3
 800116e:	b2db      	uxtb	r3, r3
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	461a      	mov	r2, r3
 8001178:	2120      	movs	r1, #32
 800117a:	4814      	ldr	r0, [pc, #80]	; (80011cc <setFanMode+0x110>)
 800117c:	f003 f87c 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, (fanMode & (1 << 4)) ? SET : RESET);  // Heat2
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <setFanMode+0x104>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	111b      	asrs	r3, r3, #4
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	b2db      	uxtb	r3, r3
 800118e:	461a      	mov	r2, r3
 8001190:	2140      	movs	r1, #64	; 0x40
 8001192:	480e      	ldr	r0, [pc, #56]	; (80011cc <setFanMode+0x110>)
 8001194:	f003 f870 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, (fanMode & (1 << 5)) ? SET : RESET);  // Heat3
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <setFanMode+0x104>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	115b      	asrs	r3, r3, #5
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	461a      	mov	r2, r3
 80011a8:	2180      	movs	r1, #128	; 0x80
 80011aa:	4808      	ldr	r0, [pc, #32]	; (80011cc <setFanMode+0x110>)
 80011ac:	f003 f864 	bl	8004278 <HAL_GPIO_WritePin>
        climate_flag = false;  // Keep same logic as original (all manual modes => climate_flag = false)
 80011b0:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <setFanMode+0x114>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
        auto_flag = false;     // Auto is off in this branch
 80011b6:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <setFanMode+0x118>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	2000022c 	.word	0x2000022c
 80011c4:	0800d7cc 	.word	0x0800d7cc
 80011c8:	0800d7f4 	.word	0x0800d7f4
 80011cc:	40021800 	.word	0x40021800
 80011d0:	2000022d 	.word	0x2000022d
 80011d4:	2000022e 	.word	0x2000022e

080011d8 <CalculateWindowInsideSurface>:

float CalculateWindowInsideSurface(float T_in, float T_out, float area){
 80011d8:	b480      	push	{r7}
 80011da:	b08b      	sub	sp, #44	; 0x2c
 80011dc:	af00      	add	r7, sp, #0
 80011de:	ed87 0a03 	vstr	s0, [r7, #12]
 80011e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80011e6:	ed87 1a01 	vstr	s2, [r7, #4]
    // 1. Convection Resistances & Conduction
    float R_conv_in  = 1.0f / (H_IN  * area);
 80011ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ee:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80011f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011fe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float R_conv_out = 1.0f / (H_OUT * area);
 8001202:	edd7 7a01 	vldr	s15, [r7, #4]
 8001206:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800120a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800120e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001212:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001216:	edc7 7a08 	vstr	s15, [r7, #32]
    float R_cond     = L_ACRYLIC / (K_ACRYLIC * area);
 800121a:	edd7 7a01 	vldr	s15, [r7, #4]
 800121e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001290 <CalculateWindowInsideSurface+0xb8>
 8001222:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001226:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8001294 <CalculateWindowInsideSurface+0xbc>
 800122a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800122e:	edc7 7a07 	vstr	s15, [r7, #28]

    // 2. Total thermal resistance
    float R_total = R_conv_in + R_cond + R_conv_out;
 8001232:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001236:	edd7 7a07 	vldr	s15, [r7, #28]
 800123a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	edc7 7a06 	vstr	s15, [r7, #24]

    // 3. Heat flux (W) through the window
    float Q = (T_in - T_out) / R_total;
 800124a:	ed97 7a03 	vldr	s14, [r7, #12]
 800124e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001252:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001256:	ed97 7a06 	vldr	s14, [r7, #24]
 800125a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800125e:	edc7 7a05 	vstr	s15, [r7, #20]

    // 4. Inside surface temperature
    float T_surf_in = T_in - Q * R_conv_in;
 8001262:	ed97 7a05 	vldr	s14, [r7, #20]
 8001266:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800126a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001276:	edc7 7a04 	vstr	s15, [r7, #16]

    return T_surf_in;
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	ee07 3a90 	vmov	s15, r3
}
 8001280:	eeb0 0a67 	vmov.f32	s0, s15
 8001284:	372c      	adds	r7, #44	; 0x2c
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	3e4ccccd 	.word	0x3e4ccccd
 8001294:	3c23d70a 	.word	0x3c23d70a

08001298 <CalculateDewPointMagnus>:

static float CalculateDewPointMagnus(float tempC, float humidity){
 8001298:	b580      	push	{r7, lr}
 800129a:	ed2d 8b02 	vpush	{d8}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80012a6:	edc7 0a00 	vstr	s1, [r7]
    // Example constants for the Magnus-Tetens approximation
    float A = 17.27f;
 80012aa:	4b29      	ldr	r3, [pc, #164]	; (8001350 <CalculateDewPointMagnus+0xb8>)
 80012ac:	617b      	str	r3, [r7, #20]
    float B = 237.7f;  // °C
 80012ae:	4b29      	ldr	r3, [pc, #164]	; (8001354 <CalculateDewPointMagnus+0xbc>)
 80012b0:	613b      	str	r3, [r7, #16]

    // Avoid zero or negative humidity
    if (humidity < 1.0f)  humidity = 1.0f;
 80012b2:	edd7 7a00 	vldr	s15, [r7]
 80012b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c2:	d502      	bpl.n	80012ca <CalculateDewPointMagnus+0x32>
 80012c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012c8:	603b      	str	r3, [r7, #0]
    if (humidity > 100.0f) humidity = 100.0f;
 80012ca:	edd7 7a00 	vldr	s15, [r7]
 80012ce:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001358 <CalculateDewPointMagnus+0xc0>
 80012d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	dd01      	ble.n	80012e0 <CalculateDewPointMagnus+0x48>
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <CalculateDewPointMagnus+0xc4>)
 80012de:	603b      	str	r3, [r7, #0]

    // alpha = [A * T / (B + T)] + ln(RH/100)
    float alpha = (A * tempC) / (B + tempC) + logf(humidity / 100.0f);
 80012e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80012e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ec:	edd7 6a04 	vldr	s13, [r7, #16]
 80012f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012f8:	ee87 8a27 	vdiv.f32	s16, s14, s15
 80012fc:	edd7 7a00 	vldr	s15, [r7]
 8001300:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001358 <CalculateDewPointMagnus+0xc0>
 8001304:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001308:	eeb0 0a47 	vmov.f32	s0, s14
 800130c:	f00c f94e 	bl	800d5ac <logf>
 8001310:	eef0 7a40 	vmov.f32	s15, s0
 8001314:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001318:	edc7 7a03 	vstr	s15, [r7, #12]

    float dewPoint = (B * alpha) / (A - alpha);
 800131c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001320:	edd7 7a03 	vldr	s15, [r7, #12]
 8001324:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001328:	ed97 7a05 	vldr	s14, [r7, #20]
 800132c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001330:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001338:	edc7 7a02 	vstr	s15, [r7, #8]
    return dewPoint;
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	ee07 3a90 	vmov	s15, r3
}
 8001342:	eeb0 0a67 	vmov.f32	s0, s15
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	ecbd 8b02 	vpop	{d8}
 800134e:	bd80      	pop	{r7, pc}
 8001350:	418a28f6 	.word	0x418a28f6
 8001354:	436db333 	.word	0x436db333
 8001358:	42c80000 	.word	0x42c80000
 800135c:	42c80000 	.word	0x42c80000

08001360 <ControlClimate>:

void ControlClimate(void) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b092      	sub	sp, #72	; 0x48
 8001364:	af02      	add	r7, sp, #8

    // 1) Variables for measured T/H
    float T_outdoor=0.0f, H_outdoor=0.0f;
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
 800136c:	f04f 0300 	mov.w	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
    float T_ch1=0.0f,    H_ch1=0.0f;
 8001372:	f04f 0300 	mov.w	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	f04f 0300 	mov.w	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
    float T_ch2=0.0f,    H_ch2=0.0f;
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	f04f 0300 	mov.w	r3, #0
 8001388:	60bb      	str	r3, [r7, #8]
    float T_ch3=0.0f,    H_ch3=0.0f;
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	603b      	str	r3, [r7, #0]

    // 2) Read from each sensor (PCA9548A channels)
    AHT20_ReadData_PCA9548A(&hi2c2, PCA9548A_ADDRESS, CHANNEL_3, &T_outdoor, &H_outdoor); // outside
 8001396:	f107 021c 	add.w	r2, r7, #28
 800139a:	f107 0318 	add.w	r3, r7, #24
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	4613      	mov	r3, r2
 80013a2:	2208      	movs	r2, #8
 80013a4:	2170      	movs	r1, #112	; 0x70
 80013a6:	48d0      	ldr	r0, [pc, #832]	; (80016e8 <ControlClimate+0x388>)
 80013a8:	f7ff fcc6 	bl	8000d38 <AHT20_ReadData_PCA9548A>
    AHT20_ReadData_PCA9548A(&hi2c2, PCA9548A_ADDRESS, CHANNEL_1, &T_ch1,     &H_ch1);     // chamber 1
 80013ac:	f107 0214 	add.w	r2, r7, #20
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	4613      	mov	r3, r2
 80013b8:	2202      	movs	r2, #2
 80013ba:	2170      	movs	r1, #112	; 0x70
 80013bc:	48ca      	ldr	r0, [pc, #808]	; (80016e8 <ControlClimate+0x388>)
 80013be:	f7ff fcbb 	bl	8000d38 <AHT20_ReadData_PCA9548A>
    AHT20_ReadData_PCA9548A(&hi2c2, PCA9548A_ADDRESS, CHANNEL_0, &T_ch2,     &H_ch2);     // chamber 2
 80013c2:	f107 020c 	add.w	r2, r7, #12
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	4613      	mov	r3, r2
 80013ce:	2201      	movs	r2, #1
 80013d0:	2170      	movs	r1, #112	; 0x70
 80013d2:	48c5      	ldr	r0, [pc, #788]	; (80016e8 <ControlClimate+0x388>)
 80013d4:	f7ff fcb0 	bl	8000d38 <AHT20_ReadData_PCA9548A>
    AHT20_ReadData_PCA9548A(&hi2c2, PCA9548A_ADDRESS, CHANNEL_2, &T_ch3,     &H_ch3);     // chamber 3
 80013d8:	1d3a      	adds	r2, r7, #4
 80013da:	463b      	mov	r3, r7
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	4613      	mov	r3, r2
 80013e0:	2204      	movs	r2, #4
 80013e2:	2170      	movs	r1, #112	; 0x70
 80013e4:	48c0      	ldr	r0, [pc, #768]	; (80016e8 <ControlClimate+0x388>)
 80013e6:	f7ff fca7 	bl	8000d38 <AHT20_ReadData_PCA9548A>

    // 3) CHAMBER 1 CONTROL
    {
        // a) Calculate dew point & window inside surface
        float dewCh1 = CalculateDewPointMagnus(T_ch1, H_ch1);
 80013ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80013ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80013f2:	eef0 0a47 	vmov.f32	s1, s14
 80013f6:	eeb0 0a67 	vmov.f32	s0, s15
 80013fa:	f7ff ff4d 	bl	8001298 <CalculateDewPointMagnus>
 80013fe:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
        float T_surf_ch1 = CalculateWindowInsideSurface(T_ch1, T_outdoor, CH1_WINDOW_AREA);
 8001402:	edd7 7a05 	vldr	s15, [r7, #20]
 8001406:	ed97 7a07 	vldr	s14, [r7, #28]
 800140a:	ed9f 1ab8 	vldr	s2, [pc, #736]	; 80016ec <ControlClimate+0x38c>
 800140e:	eef0 0a47 	vmov.f32	s1, s14
 8001412:	eeb0 0a67 	vmov.f32	s0, s15
 8001416:	f7ff fedf 	bl	80011d8 <CalculateWindowInsideSurface>
 800141a:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30

        // b) Decide fan & heater states
        // Start with default OFF
        GPIO_PinState fanCh1 = GPIO_PIN_RESET;
 800141e:	2300      	movs	r3, #0
 8001420:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        GPIO_PinState heatCh1 = GPIO_PIN_RESET;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

        // (i) Prevent condensation
        if(T_surf_ch1 < dewCh1) {
 800142a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800142e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001432:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143a:	d502      	bpl.n	8001442 <ControlClimate+0xe2>
            fanCh1 = GPIO_PIN_SET; // fan ON to reduce humidity / mix air
 800143c:	2301      	movs	r3, #1
 800143e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        }

        // (ii) Temperature checks
        if(T_ch1 < TEMP_MIN) {
 8001442:	edd7 7a05 	vldr	s15, [r7, #20]
 8001446:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800144a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800144e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001452:	d503      	bpl.n	800145c <ControlClimate+0xfc>
            heatCh1 = GPIO_PIN_SET; // too cold => heater ON
 8001454:	2301      	movs	r3, #1
 8001456:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800145a:	e00b      	b.n	8001474 <ControlClimate+0x114>
        } else if(T_ch1 > TEMP_MAX) {
 800145c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001460:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001464:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146c:	dd02      	ble.n	8001474 <ControlClimate+0x114>
            fanCh1 = GPIO_PIN_SET;  // too hot => fan ON
 800146e:	2301      	movs	r3, #1
 8001470:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        }

        // (iii) Humidity checks
        //   If humidity is above HUMIDITY_MAX => also run fan
        //   If humidity is below HUMIDITY_MIN => prefer fan OFF unless forced for condensation or high temp
        if(H_ch1 > HUMIDITY_MAX) {
 8001474:	edd7 7a04 	vldr	s15, [r7, #16]
 8001478:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 80016f0 <ControlClimate+0x390>
 800147c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	dd03      	ble.n	800148e <ControlClimate+0x12e>
            fanCh1 = GPIO_PIN_SET;
 8001486:	2301      	movs	r3, #1
 8001488:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800148c:	e01d      	b.n	80014ca <ControlClimate+0x16a>
        } else if(H_ch1 < HUMIDITY_MIN && T_surf_ch1 >= dewCh1 && T_ch1 <= TEMP_MAX) {
 800148e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001492:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80016f4 <ControlClimate+0x394>
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d514      	bpl.n	80014ca <ControlClimate+0x16a>
 80014a0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80014a4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80014a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b0:	db0b      	blt.n	80014ca <ControlClimate+0x16a>
 80014b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80014b6:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80014ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c2:	d802      	bhi.n	80014ca <ControlClimate+0x16a>
            // Keep fan OFF to preserve moisture, but only if no condensation or high temp
            fanCh1 = GPIO_PIN_RESET;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        }

        // c) Write final states
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, fanCh1);
 80014ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80014ce:	461a      	mov	r2, r3
 80014d0:	2104      	movs	r1, #4
 80014d2:	4889      	ldr	r0, [pc, #548]	; (80016f8 <ControlClimate+0x398>)
 80014d4:	f002 fed0 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, heatCh1);
 80014d8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80014dc:	461a      	mov	r2, r3
 80014de:	2120      	movs	r1, #32
 80014e0:	4885      	ldr	r0, [pc, #532]	; (80016f8 <ControlClimate+0x398>)
 80014e2:	f002 fec9 	bl	8004278 <HAL_GPIO_WritePin>
    }

    // 4) CHAMBER 2 CONTROL
    {
        float dewCh2 = CalculateDewPointMagnus(T_ch2, H_ch2);
 80014e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ea:	ed97 7a02 	vldr	s14, [r7, #8]
 80014ee:	eef0 0a47 	vmov.f32	s1, s14
 80014f2:	eeb0 0a67 	vmov.f32	s0, s15
 80014f6:	f7ff fecf 	bl	8001298 <CalculateDewPointMagnus>
 80014fa:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
        float T_surf_ch2 = CalculateWindowInsideSurface(T_ch2, T_outdoor, CH2_WINDOW_AREA);
 80014fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001502:	ed97 7a07 	vldr	s14, [r7, #28]
 8001506:	ed9f 1a7d 	vldr	s2, [pc, #500]	; 80016fc <ControlClimate+0x39c>
 800150a:	eef0 0a47 	vmov.f32	s1, s14
 800150e:	eeb0 0a67 	vmov.f32	s0, s15
 8001512:	f7ff fe61 	bl	80011d8 <CalculateWindowInsideSurface>
 8001516:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

        GPIO_PinState fanCh2 = GPIO_PIN_RESET;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
        GPIO_PinState heatCh2 = GPIO_PIN_RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

        if(T_surf_ch2 < dewCh2) { fanCh2 = GPIO_PIN_SET; }
 8001526:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800152a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800152e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001536:	d502      	bpl.n	800153e <ControlClimate+0x1de>
 8001538:	2301      	movs	r3, #1
 800153a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        if(T_ch2 < TEMP_MIN) { heatCh2 = GPIO_PIN_SET; }
 800153e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001542:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	d503      	bpl.n	8001558 <ControlClimate+0x1f8>
 8001550:	2301      	movs	r3, #1
 8001552:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001556:	e00b      	b.n	8001570 <ControlClimate+0x210>
        else if(T_ch2 > TEMP_MAX) { fanCh2 = GPIO_PIN_SET; }
 8001558:	edd7 7a03 	vldr	s15, [r7, #12]
 800155c:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001560:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001568:	dd02      	ble.n	8001570 <ControlClimate+0x210>
 800156a:	2301      	movs	r3, #1
 800156c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        if(H_ch2 > HUMIDITY_MAX) { fanCh2 = GPIO_PIN_SET; }
 8001570:	edd7 7a02 	vldr	s15, [r7, #8]
 8001574:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80016f0 <ControlClimate+0x390>
 8001578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800157c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001580:	dd03      	ble.n	800158a <ControlClimate+0x22a>
 8001582:	2301      	movs	r3, #1
 8001584:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001588:	e01d      	b.n	80015c6 <ControlClimate+0x266>
        else if(H_ch2 < HUMIDITY_MIN && T_surf_ch2 >= dewCh2 && T_ch2 <= TEMP_MAX) {
 800158a:	edd7 7a02 	vldr	s15, [r7, #8]
 800158e:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80016f4 <ControlClimate+0x394>
 8001592:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	d514      	bpl.n	80015c6 <ControlClimate+0x266>
 800159c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80015a0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ac:	db0b      	blt.n	80015c6 <ControlClimate+0x266>
 80015ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80015b2:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80015b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	d802      	bhi.n	80015c6 <ControlClimate+0x266>
            fanCh2 = GPIO_PIN_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
        }

        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, fanCh2);
 80015c6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80015ca:	461a      	mov	r2, r3
 80015cc:	2108      	movs	r1, #8
 80015ce:	484a      	ldr	r0, [pc, #296]	; (80016f8 <ControlClimate+0x398>)
 80015d0:	f002 fe52 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, heatCh2);
 80015d4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015d8:	461a      	mov	r2, r3
 80015da:	2140      	movs	r1, #64	; 0x40
 80015dc:	4846      	ldr	r0, [pc, #280]	; (80016f8 <ControlClimate+0x398>)
 80015de:	f002 fe4b 	bl	8004278 <HAL_GPIO_WritePin>
    }

    // 5) CHAMBER 3 CONTROL
    {
        float dewCh3 = CalculateDewPointMagnus(T_ch3, H_ch3);
 80015e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e6:	ed97 7a00 	vldr	s14, [r7]
 80015ea:	eef0 0a47 	vmov.f32	s1, s14
 80015ee:	eeb0 0a67 	vmov.f32	s0, s15
 80015f2:	f7ff fe51 	bl	8001298 <CalculateDewPointMagnus>
 80015f6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
        float T_surf_ch3 = CalculateWindowInsideSurface(T_ch3, T_outdoor, CH3_WINDOW_AREA);
 80015fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80015fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8001602:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 80016ec <ControlClimate+0x38c>
 8001606:	eef0 0a47 	vmov.f32	s1, s14
 800160a:	eeb0 0a67 	vmov.f32	s0, s15
 800160e:	f7ff fde3 	bl	80011d8 <CalculateWindowInsideSurface>
 8001612:	ed87 0a08 	vstr	s0, [r7, #32]

        GPIO_PinState fanCh3 = GPIO_PIN_RESET;
 8001616:	2300      	movs	r3, #0
 8001618:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        GPIO_PinState heatCh3 = GPIO_PIN_RESET;
 800161c:	2300      	movs	r3, #0
 800161e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

        if(T_surf_ch3 < dewCh3) { fanCh3 = GPIO_PIN_SET; }
 8001622:	ed97 7a08 	vldr	s14, [r7, #32]
 8001626:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800162a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001632:	d502      	bpl.n	800163a <ControlClimate+0x2da>
 8001634:	2301      	movs	r3, #1
 8001636:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

        if(T_ch3 < TEMP_MIN) { heatCh3 = GPIO_PIN_SET; }
 800163a:	edd7 7a01 	vldr	s15, [r7, #4]
 800163e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	d503      	bpl.n	8001654 <ControlClimate+0x2f4>
 800164c:	2301      	movs	r3, #1
 800164e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8001652:	e00b      	b.n	800166c <ControlClimate+0x30c>
        else if(T_ch3 > TEMP_MAX) { fanCh3 = GPIO_PIN_SET; }
 8001654:	edd7 7a01 	vldr	s15, [r7, #4]
 8001658:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800165c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	dd02      	ble.n	800166c <ControlClimate+0x30c>
 8001666:	2301      	movs	r3, #1
 8001668:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

        if(H_ch3 > HUMIDITY_MAX) { fanCh3 = GPIO_PIN_SET; }
 800166c:	edd7 7a00 	vldr	s15, [r7]
 8001670:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80016f0 <ControlClimate+0x390>
 8001674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167c:	dd03      	ble.n	8001686 <ControlClimate+0x326>
 800167e:	2301      	movs	r3, #1
 8001680:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001684:	e01d      	b.n	80016c2 <ControlClimate+0x362>
        else if(H_ch3 < HUMIDITY_MIN && T_surf_ch3 >= dewCh3 && T_ch3 <= TEMP_MAX) {
 8001686:	edd7 7a00 	vldr	s15, [r7]
 800168a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80016f4 <ControlClimate+0x394>
 800168e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001696:	d514      	bpl.n	80016c2 <ControlClimate+0x362>
 8001698:	ed97 7a08 	vldr	s14, [r7, #32]
 800169c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a8:	db0b      	blt.n	80016c2 <ControlClimate+0x362>
 80016aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80016ae:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80016b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	d802      	bhi.n	80016c2 <ControlClimate+0x362>
            fanCh3 = GPIO_PIN_RESET;
 80016bc:	2300      	movs	r3, #0
 80016be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        }

        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, fanCh3);
 80016c2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80016c6:	461a      	mov	r2, r3
 80016c8:	2110      	movs	r1, #16
 80016ca:	480b      	ldr	r0, [pc, #44]	; (80016f8 <ControlClimate+0x398>)
 80016cc:	f002 fdd4 	bl	8004278 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, heatCh3);
 80016d0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80016d4:	461a      	mov	r2, r3
 80016d6:	2180      	movs	r1, #128	; 0x80
 80016d8:	4807      	ldr	r0, [pc, #28]	; (80016f8 <ControlClimate+0x398>)
 80016da:	f002 fdcd 	bl	8004278 <HAL_GPIO_WritePin>
    }
}
 80016de:	bf00      	nop
 80016e0:	3740      	adds	r7, #64	; 0x40
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200004dc 	.word	0x200004dc
 80016ec:	3b49b846 	.word	0x3b49b846
 80016f0:	42aa0000 	.word	0x42aa0000
 80016f4:	42700000 	.word	0x42700000
 80016f8:	40021800 	.word	0x40021800
 80016fc:	3a313598 	.word	0x3a313598

08001700 <get_error_flag>:
bool checkPending[24] = { false };
uint64_t openTimestamp[24] = { 0 };



bool get_error_flag(){
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	return error_flag;
 8001704:	4b03      	ldr	r3, [pc, #12]	; (8001714 <get_error_flag+0x14>)
 8001706:	781b      	ldrb	r3, [r3, #0]
}
 8001708:	4618      	mov	r0, r3
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000230 	.word	0x20000230

08001718 <get_locker_flag>:
bool get_locker_flag(){
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
	return lockerFlag;
 800171c:	4b03      	ldr	r3, [pc, #12]	; (800172c <get_locker_flag+0x14>)
 800171e:	781b      	ldrb	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000231 	.word	0x20000231

08001730 <setErrorState>:

void setErrorState(SystemErrorState state) {
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
	errorState = state;
 800173a:	4a04      	ldr	r2, [pc, #16]	; (800174c <setErrorState+0x1c>)
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	7013      	strb	r3, [r2, #0]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	20000000 	.word	0x20000000

08001750 <HandleState>:

// Handle error states
void HandleState() {
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af02      	add	r7, sp, #8
	SystemErrorState state = errorState;
 8001756:	4b5a      	ldr	r3, [pc, #360]	; (80018c0 <HandleState+0x170>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	3b01      	subs	r3, #1
 8001760:	2b06      	cmp	r3, #6
 8001762:	f200 80a5 	bhi.w	80018b0 <HandleState+0x160>
 8001766:	a201      	add	r2, pc, #4	; (adr r2, 800176c <HandleState+0x1c>)
 8001768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176c:	08001789 	.word	0x08001789
 8001770:	080017b9 	.word	0x080017b9
 8001774:	080017e9 	.word	0x080017e9
 8001778:	080017f1 	.word	0x080017f1
 800177c:	08001821 	.word	0x08001821
 8001780:	08001851 	.word	0x08001851
 8001784:	08001881 	.word	0x08001881
        case STATE_JAMMED:
            printf("Case 1: JAMMED\n");
 8001788:	484e      	ldr	r0, [pc, #312]	; (80018c4 <HandleState+0x174>)
 800178a:	f008 f9b3 	bl	8009af4 <puts>
            SPI_SendMessage(0xF1, error_locker, 150, 0xFF, 0xFF, 0xFF);
 800178e:	4b4e      	ldr	r3, [pc, #312]	; (80018c8 <HandleState+0x178>)
 8001790:	7819      	ldrb	r1, [r3, #0]
 8001792:	23ff      	movs	r3, #255	; 0xff
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	23ff      	movs	r3, #255	; 0xff
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	23ff      	movs	r3, #255	; 0xff
 800179c:	2296      	movs	r2, #150	; 0x96
 800179e:	20f1      	movs	r0, #241	; 0xf1
 80017a0:	f001 f884 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 80017a4:	4b46      	ldr	r3, [pc, #280]	; (80018c0 <HandleState+0x170>)
 80017a6:	2208      	movs	r2, #8
 80017a8:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 80017aa:	4b47      	ldr	r3, [pc, #284]	; (80018c8 <HandleState+0x178>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 80017b0:	4b46      	ldr	r3, [pc, #280]	; (80018cc <HandleState+0x17c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
            break;
 80017b6:	e07f      	b.n	80018b8 <HandleState+0x168>
        case STATE_OPENED:
            printf("Case 2: OPENED\n");
 80017b8:	4845      	ldr	r0, [pc, #276]	; (80018d0 <HandleState+0x180>)
 80017ba:	f008 f99b 	bl	8009af4 <puts>
            SPI_SendMessage(0xF1, error_locker, 50, 0xFF, 0xFF, 0xFF);
 80017be:	4b42      	ldr	r3, [pc, #264]	; (80018c8 <HandleState+0x178>)
 80017c0:	7819      	ldrb	r1, [r3, #0]
 80017c2:	23ff      	movs	r3, #255	; 0xff
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	23ff      	movs	r3, #255	; 0xff
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	23ff      	movs	r3, #255	; 0xff
 80017cc:	2232      	movs	r2, #50	; 0x32
 80017ce:	20f1      	movs	r0, #241	; 0xf1
 80017d0:	f001 f86c 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 80017d4:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <HandleState+0x170>)
 80017d6:	2208      	movs	r2, #8
 80017d8:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 80017da:	4b3b      	ldr	r3, [pc, #236]	; (80018c8 <HandleState+0x178>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 80017e0:	4b3a      	ldr	r3, [pc, #232]	; (80018cc <HandleState+0x17c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
            break;
 80017e6:	e067      	b.n	80018b8 <HandleState+0x168>
        case STATE_CLOSED:
            printf("Case 3: CLOSED\n");
 80017e8:	483a      	ldr	r0, [pc, #232]	; (80018d4 <HandleState+0x184>)
 80017ea:	f008 f983 	bl	8009af4 <puts>
            break;
 80017ee:	e063      	b.n	80018b8 <HandleState+0x168>
        case STATE_PRICE_TAG:
            printf("Case 4: PRICE_TAG\n");
 80017f0:	4839      	ldr	r0, [pc, #228]	; (80018d8 <HandleState+0x188>)
 80017f2:	f008 f97f 	bl	8009af4 <puts>
            SPI_SendMessage(0xF2, error_locker, 50, 0xFF, 0xFF, 0xFF);
 80017f6:	4b34      	ldr	r3, [pc, #208]	; (80018c8 <HandleState+0x178>)
 80017f8:	7819      	ldrb	r1, [r3, #0]
 80017fa:	23ff      	movs	r3, #255	; 0xff
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	23ff      	movs	r3, #255	; 0xff
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	23ff      	movs	r3, #255	; 0xff
 8001804:	2232      	movs	r2, #50	; 0x32
 8001806:	20f2      	movs	r0, #242	; 0xf2
 8001808:	f001 f850 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 800180c:	4b2c      	ldr	r3, [pc, #176]	; (80018c0 <HandleState+0x170>)
 800180e:	2208      	movs	r2, #8
 8001810:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8001812:	4b2d      	ldr	r3, [pc, #180]	; (80018c8 <HandleState+0x178>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8001818:	4b2c      	ldr	r3, [pc, #176]	; (80018cc <HandleState+0x17c>)
 800181a:	2200      	movs	r2, #0
 800181c:	701a      	strb	r2, [r3, #0]
            break;
 800181e:	e04b      	b.n	80018b8 <HandleState+0x168>
        case STATE_LED_DRIVER:
            printf("Case 5: LED_DRIVER\n");
 8001820:	482e      	ldr	r0, [pc, #184]	; (80018dc <HandleState+0x18c>)
 8001822:	f008 f967 	bl	8009af4 <puts>
            SPI_SendMessage(0xF2, error_locker, 100, 0xFF, 0xFF, 0xFF);
 8001826:	4b28      	ldr	r3, [pc, #160]	; (80018c8 <HandleState+0x178>)
 8001828:	7819      	ldrb	r1, [r3, #0]
 800182a:	23ff      	movs	r3, #255	; 0xff
 800182c:	9301      	str	r3, [sp, #4]
 800182e:	23ff      	movs	r3, #255	; 0xff
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	23ff      	movs	r3, #255	; 0xff
 8001834:	2264      	movs	r2, #100	; 0x64
 8001836:	20f2      	movs	r0, #242	; 0xf2
 8001838:	f001 f838 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 800183c:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <HandleState+0x170>)
 800183e:	2208      	movs	r2, #8
 8001840:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8001842:	4b21      	ldr	r3, [pc, #132]	; (80018c8 <HandleState+0x178>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8001848:	4b20      	ldr	r3, [pc, #128]	; (80018cc <HandleState+0x17c>)
 800184a:	2200      	movs	r2, #0
 800184c:	701a      	strb	r2, [r3, #0]
            break;
 800184e:	e033      	b.n	80018b8 <HandleState+0x168>
        case STATE_TEMPERATURE:
            printf("Case 6: TEMPERATURE\n");
 8001850:	4823      	ldr	r0, [pc, #140]	; (80018e0 <HandleState+0x190>)
 8001852:	f008 f94f 	bl	8009af4 <puts>
            SPI_SendMessage(0xF3, error_locker, 50, 0xFF, 0xFF, 0xFF);
 8001856:	4b1c      	ldr	r3, [pc, #112]	; (80018c8 <HandleState+0x178>)
 8001858:	7819      	ldrb	r1, [r3, #0]
 800185a:	23ff      	movs	r3, #255	; 0xff
 800185c:	9301      	str	r3, [sp, #4]
 800185e:	23ff      	movs	r3, #255	; 0xff
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	23ff      	movs	r3, #255	; 0xff
 8001864:	2232      	movs	r2, #50	; 0x32
 8001866:	20f3      	movs	r0, #243	; 0xf3
 8001868:	f001 f820 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 800186c:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <HandleState+0x170>)
 800186e:	2208      	movs	r2, #8
 8001870:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <HandleState+0x178>)
 8001874:	2200      	movs	r2, #0
 8001876:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <HandleState+0x17c>)
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
            break;
 800187e:	e01b      	b.n	80018b8 <HandleState+0x168>
        case STATE_SENSOR:
            printf("Case 7: SENSOR\n");
 8001880:	4818      	ldr	r0, [pc, #96]	; (80018e4 <HandleState+0x194>)
 8001882:	f008 f937 	bl	8009af4 <puts>
            SPI_SendMessage(0xF3, error_locker, 100, 0xFF, 0xFF, 0xFF);
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <HandleState+0x178>)
 8001888:	7819      	ldrb	r1, [r3, #0]
 800188a:	23ff      	movs	r3, #255	; 0xff
 800188c:	9301      	str	r3, [sp, #4]
 800188e:	23ff      	movs	r3, #255	; 0xff
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	23ff      	movs	r3, #255	; 0xff
 8001894:	2264      	movs	r2, #100	; 0x64
 8001896:	20f3      	movs	r0, #243	; 0xf3
 8001898:	f001 f808 	bl	80028ac <SPI_SendMessage>
            errorState = NO_ERROR;
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <HandleState+0x170>)
 800189e:	2208      	movs	r2, #8
 80018a0:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HandleState+0x178>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HandleState+0x17c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
            break;
 80018ae:	e003      	b.n	80018b8 <HandleState+0x168>
        default:
            printf("Invalid state\n");
 80018b0:	480d      	ldr	r0, [pc, #52]	; (80018e8 <HandleState+0x198>)
 80018b2:	f008 f91f 	bl	8009af4 <puts>
            break;
 80018b6:	bf00      	nop
    }
}
 80018b8:	bf00      	nop
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000000 	.word	0x20000000
 80018c4:	0800d800 	.word	0x0800d800
 80018c8:	2000022f 	.word	0x2000022f
 80018cc:	20000230 	.word	0x20000230
 80018d0:	0800d810 	.word	0x0800d810
 80018d4:	0800d820 	.word	0x0800d820
 80018d8:	0800d830 	.word	0x0800d830
 80018dc:	0800d844 	.word	0x0800d844
 80018e0:	0800d858 	.word	0x0800d858
 80018e4:	0800d86c 	.word	0x0800d86c
 80018e8:	0800d87c 	.word	0x0800d87c

080018ec <CheckAllLockersAfterDelay>:

// Check all lockers after delay (5 minutes) to see if they remain open
void CheckAllLockersAfterDelay(void) {
 80018ec:	b5b0      	push	{r4, r5, r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
    bool anyOpenedOrPending = false;
 80018f2:	2300      	movs	r3, #0
 80018f4:	73fb      	strb	r3, [r7, #15]
    uint32_t currentTime = HAL_GetTick();
 80018f6:	f001 fc81 	bl	80031fc <HAL_GetTick>
 80018fa:	6078      	str	r0, [r7, #4]

    for (int i = 0; i < 24; i++) {
 80018fc:	2300      	movs	r3, #0
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	e053      	b.n	80019aa <CheckAllLockersAfterDelay+0xbe>
        // If we had marked a locker for a re-check
        if (checkPending[i]) {
 8001902:	4a2f      	ldr	r2, [pc, #188]	; (80019c0 <CheckAllLockersAfterDelay+0xd4>)
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	4413      	add	r3, r2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d042      	beq.n	8001994 <CheckAllLockersAfterDelay+0xa8>
            anyOpenedOrPending = true;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
            // Has 5 minutes passed since we opened it?
            if ((currentTime - openTimestamp[i]) >= LOCKER_CHECK_DELAY) {
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4618      	mov	r0, r3
 8001916:	f04f 0100 	mov.w	r1, #0
 800191a:	4a2a      	ldr	r2, [pc, #168]	; (80019c4 <CheckAllLockersAfterDelay+0xd8>)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4413      	add	r3, r2
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	1a84      	subs	r4, r0, r2
 8001928:	eb61 0503 	sbc.w	r5, r1, r3
 800192c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001930:	f04f 0300 	mov.w	r3, #0
 8001934:	42ab      	cmp	r3, r5
 8001936:	bf08      	it	eq
 8001938:	42a2      	cmpeq	r2, r4
 800193a:	d233      	bcs.n	80019a4 <CheckAllLockersAfterDelay+0xb8>
                int status = read_cabinet_status(i + 1);
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	b2db      	uxtb	r3, r3
 8001940:	3301      	adds	r3, #1
 8001942:	b2db      	uxtb	r3, r3
 8001944:	4618      	mov	r0, r3
 8001946:	f000 fa7b 	bl	8001e40 <read_cabinet_status>
 800194a:	6038      	str	r0, [r7, #0]
                if (status == 1) {
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d112      	bne.n	8001978 <CheckAllLockersAfterDelay+0x8c>
                    errorState = STATE_OPENED;
 8001952:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <CheckAllLockersAfterDelay+0xdc>)
 8001954:	2202      	movs	r2, #2
 8001956:	701a      	strb	r2, [r3, #0]
                    error_locker = i + 1;
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	3301      	adds	r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <CheckAllLockersAfterDelay+0xe0>)
 8001962:	701a      	strb	r2, [r3, #0]
                    error_flag = true;
 8001964:	4b1a      	ldr	r3, [pc, #104]	; (80019d0 <CheckAllLockersAfterDelay+0xe4>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
                    printf("Locker %d is still open after 5 minutes!\n", i + 1);
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	3301      	adds	r3, #1
 800196e:	4619      	mov	r1, r3
 8001970:	4818      	ldr	r0, [pc, #96]	; (80019d4 <CheckAllLockersAfterDelay+0xe8>)
 8001972:	f008 f823 	bl	80099bc <iprintf>
 8001976:	e007      	b.n	8001988 <CheckAllLockersAfterDelay+0x9c>
                } else if (status == 0) {
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d104      	bne.n	8001988 <CheckAllLockersAfterDelay+0x9c>
                    // It's now closed
                    lockerOpened[i] = false;
 800197e:	4a16      	ldr	r2, [pc, #88]	; (80019d8 <CheckAllLockersAfterDelay+0xec>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	4413      	add	r3, r2
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
                }
                checkPending[i] = false;
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <CheckAllLockersAfterDelay+0xd4>)
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	4413      	add	r3, r2
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e007      	b.n	80019a4 <CheckAllLockersAfterDelay+0xb8>
            }
        } else {
            if (lockerOpened[i]) {
 8001994:	4a10      	ldr	r2, [pc, #64]	; (80019d8 <CheckAllLockersAfterDelay+0xec>)
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	4413      	add	r3, r2
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <CheckAllLockersAfterDelay+0xb8>
                anyOpenedOrPending = true;
 80019a0:	2301      	movs	r3, #1
 80019a2:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 24; i++) {
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	3301      	adds	r3, #1
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b17      	cmp	r3, #23
 80019ae:	dda8      	ble.n	8001902 <CheckAllLockersAfterDelay+0x16>
            }
        }
    }
    lockerFlag = anyOpenedOrPending;
 80019b0:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <CheckAllLockersAfterDelay+0xf0>)
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	7013      	strb	r3, [r2, #0]
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bdb0      	pop	{r4, r5, r7, pc}
 80019be:	bf00      	nop
 80019c0:	2000024c 	.word	0x2000024c
 80019c4:	20000268 	.word	0x20000268
 80019c8:	20000000 	.word	0x20000000
 80019cc:	2000022f 	.word	0x2000022f
 80019d0:	20000230 	.word	0x20000230
 80019d4:	0800d88c 	.word	0x0800d88c
 80019d8:	20000234 	.word	0x20000234
 80019dc:	20000231 	.word	0x20000231

080019e0 <led_idx>:
static bool     price_error_sent[PRICE_COUNT];

static volatile bool i2c1_tx_busy = false; /* set before DMA start, cleared in IRQ */

/* ----- helpers ---------------------------------------------------------- */
static inline uint8_t led_idx  (uint16_t addr){return (uint8_t)(addr  - LED_BASE_ADDR);}  /* 0…LED_COUNT‑1 */
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	3b64      	subs	r3, #100	; 0x64
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <price_idx>:
static inline uint8_t price_idx(uint16_t addr){return (uint8_t)(addr  - PRICE_BASE_ADDR);}/* 0…PRICE_COUNT‑1 */
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	4603      	mov	r3, r0
 8001a06:	80fb      	strh	r3, [r7, #6]
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <i2c1_reset>:

static void i2c1_reset(void){HAL_I2C_DeInit(&hi2c1); HAL_I2C_Init(&hi2c1); i2c1_tx_busy=false;}
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4805      	ldr	r0, [pc, #20]	; (8001a38 <i2c1_reset+0x1c>)
 8001a22:	f002 fced 	bl	8004400 <HAL_I2C_DeInit>
 8001a26:	4804      	ldr	r0, [pc, #16]	; (8001a38 <i2c1_reset+0x1c>)
 8001a28:	f002 fc5a 	bl	80042e0 <HAL_I2C_Init>
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <i2c1_reset+0x20>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000490 	.word	0x20000490
 8001a3c:	2000034f 	.word	0x2000034f

08001a40 <i2c1_wait_done>:

/* Busy‑wait w/ timeout so a wedged bus doesn’t hang forever */
static bool i2c1_wait_done(uint32_t t0){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
    while(i2c1_tx_busy){
 8001a48:	e00a      	b.n	8001a60 <i2c1_wait_done+0x20>
        if(HAL_GetTick() - t0 > I2C_TIMEOUT_MS){i2c1_reset(); return false;}
 8001a4a:	f001 fbd7 	bl	80031fc <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b32      	cmp	r3, #50	; 0x32
 8001a56:	d903      	bls.n	8001a60 <i2c1_wait_done+0x20>
 8001a58:	f7ff ffe0 	bl	8001a1c <i2c1_reset>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	e005      	b.n	8001a6c <i2c1_wait_done+0x2c>
    while(i2c1_tx_busy){
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <i2c1_wait_done+0x34>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1ef      	bne.n	8001a4a <i2c1_wait_done+0xa>
    }
    return true;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	2000034f 	.word	0x2000034f

08001a78 <i2c1_tx_dma>:

static bool i2c1_tx_dma(uint16_t addr, uint8_t *buf, uint16_t len){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	80fb      	strh	r3, [r7, #6]
 8001a84:	4613      	mov	r3, r2
 8001a86:	80bb      	strh	r3, [r7, #4]
    uint32_t t_start = HAL_GetTick();
 8001a88:	f001 fbb8 	bl	80031fc <HAL_GetTick>
 8001a8c:	60f8      	str	r0, [r7, #12]

    /* wait if a previous TX is still running */
    if(i2c1_tx_busy && !i2c1_wait_done(t_start)) return false;
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <i2c1_tx_dma+0x6c>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00a      	beq.n	8001aae <i2c1_tx_dma+0x36>
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f7ff ffd1 	bl	8001a40 <i2c1_wait_done>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	f083 0301 	eor.w	r3, r3, #1
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <i2c1_tx_dma+0x36>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e015      	b.n	8001ada <i2c1_tx_dma+0x62>

    i2c1_tx_busy = true;
 8001aae:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <i2c1_tx_dma+0x6c>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit_DMA(&hi2c1, addr << 1, buf, len) != HAL_OK){
 8001ab4:	88fb      	ldrh	r3, [r7, #6]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	b299      	uxth	r1, r3
 8001aba:	88bb      	ldrh	r3, [r7, #4]
 8001abc:	683a      	ldr	r2, [r7, #0]
 8001abe:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <i2c1_tx_dma+0x70>)
 8001ac0:	f002 feb8 	bl	8004834 <HAL_I2C_Master_Transmit_DMA>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <i2c1_tx_dma+0x5a>
        i2c1_reset();
 8001aca:	f7ff ffa7 	bl	8001a1c <i2c1_reset>
        return false;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e003      	b.n	8001ada <i2c1_tx_dma+0x62>
    }

    return i2c1_wait_done(t_start);
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff ffb4 	bl	8001a40 <i2c1_wait_done>
 8001ad8:	4603      	mov	r3, r0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	2000034f 	.word	0x2000034f
 8001ae8:	20000490 	.word	0x20000490

08001aec <Send_RGB>:
    for(uint8_t i=0;i<PRICE_COUNT;i++)price_error_sent[i]=true;
}

void I2C_Master_Send_Byte(uint16_t addr, uint8_t val){HAL_I2C_Master_Transmit(&hi2c1, addr<<1, &val, 1, 10);} /* tiny payload – just block 10 ms */

void Send_RGB(uint16_t addr, uint8_t r, uint8_t g, uint8_t b, uint8_t mode){
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4604      	mov	r4, r0
 8001af4:	4608      	mov	r0, r1
 8001af6:	4611      	mov	r1, r2
 8001af8:	461a      	mov	r2, r3
 8001afa:	4623      	mov	r3, r4
 8001afc:	80fb      	strh	r3, [r7, #6]
 8001afe:	4603      	mov	r3, r0
 8001b00:	717b      	strb	r3, [r7, #5]
 8001b02:	460b      	mov	r3, r1
 8001b04:	713b      	strb	r3, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	70fb      	strb	r3, [r7, #3]
    uint8_t idx = led_idx(addr); if(idx >= LED_COUNT) return;
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff67 	bl	80019e0 <led_idx>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	2b0e      	cmp	r3, #14
 8001b1a:	d830      	bhi.n	8001b7e <Send_RGB+0x92>
    RGB_Buffer[0]=r; RGB_Buffer[1]=g; RGB_Buffer[2]=b; RGB_Buffer[3]=mode;
 8001b1c:	4a1a      	ldr	r2, [pc, #104]	; (8001b88 <Send_RGB+0x9c>)
 8001b1e:	797b      	ldrb	r3, [r7, #5]
 8001b20:	7013      	strb	r3, [r2, #0]
 8001b22:	4a19      	ldr	r2, [pc, #100]	; (8001b88 <Send_RGB+0x9c>)
 8001b24:	793b      	ldrb	r3, [r7, #4]
 8001b26:	7053      	strb	r3, [r2, #1]
 8001b28:	4a17      	ldr	r2, [pc, #92]	; (8001b88 <Send_RGB+0x9c>)
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	7093      	strb	r3, [r2, #2]
 8001b2e:	4a16      	ldr	r2, [pc, #88]	; (8001b88 <Send_RGB+0x9c>)
 8001b30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b34:	70d3      	strb	r3, [r2, #3]
    if(!i2c1_tx_dma(addr, RGB_Buffer, 4)){
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	2204      	movs	r2, #4
 8001b3a:	4913      	ldr	r1, [pc, #76]	; (8001b88 <Send_RGB+0x9c>)
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ff9b 	bl	8001a78 <i2c1_tx_dma>
 8001b42:	4603      	mov	r3, r0
 8001b44:	f083 0301 	eor.w	r3, r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d012      	beq.n	8001b74 <Send_RGB+0x88>
        if(rgb_error_sent[idx]){setErrorState(STATE_LED_DRIVER); error_locker=idx; error_flag=true; rgb_error_sent[idx]=false;}
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	4a0e      	ldr	r2, [pc, #56]	; (8001b8c <Send_RGB+0xa0>)
 8001b52:	5cd3      	ldrb	r3, [r2, r3]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d013      	beq.n	8001b80 <Send_RGB+0x94>
 8001b58:	2005      	movs	r0, #5
 8001b5a:	f7ff fde9 	bl	8001730 <setErrorState>
 8001b5e:	4a0c      	ldr	r2, [pc, #48]	; (8001b90 <Send_RGB+0xa4>)
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	7013      	strb	r3, [r2, #0]
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <Send_RGB+0xa8>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	4a07      	ldr	r2, [pc, #28]	; (8001b8c <Send_RGB+0xa0>)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	54d1      	strb	r1, [r2, r3]
 8001b72:	e005      	b.n	8001b80 <Send_RGB+0x94>
    }else rgb_error_sent[idx]=true;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <Send_RGB+0xa0>)
 8001b78:	2101      	movs	r1, #1
 8001b7a:	54d1      	strb	r1, [r2, r3]
 8001b7c:	e000      	b.n	8001b80 <Send_RGB+0x94>
    uint8_t idx = led_idx(addr); if(idx >= LED_COUNT) return;
 8001b7e:	bf00      	nop
}
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd90      	pop	{r4, r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000328 	.word	0x20000328
 8001b8c:	20000330 	.word	0x20000330
 8001b90:	2000022f 	.word	0x2000022f
 8001b94:	20000230 	.word	0x20000230

08001b98 <Send_Price>:

void Send_Price(uint16_t addr, uint8_t b1, uint8_t b2){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	717b      	strb	r3, [r7, #5]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	713b      	strb	r3, [r7, #4]
    uint8_t idx = price_idx(addr); if(idx >= PRICE_COUNT) return;
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ff26 	bl	80019fe <price_idx>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	2b0e      	cmp	r3, #14
 8001bba:	d82a      	bhi.n	8001c12 <Send_Price+0x7a>
    Price_Buffer[0]=b1; Price_Buffer[1]=b2;
 8001bbc:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <Send_Price+0x84>)
 8001bbe:	797b      	ldrb	r3, [r7, #5]
 8001bc0:	7013      	strb	r3, [r2, #0]
 8001bc2:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <Send_Price+0x84>)
 8001bc4:	793b      	ldrb	r3, [r7, #4]
 8001bc6:	7053      	strb	r3, [r2, #1]
    if(!i2c1_tx_dma(addr, Price_Buffer, 2)){
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	4913      	ldr	r1, [pc, #76]	; (8001c1c <Send_Price+0x84>)
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff52 	bl	8001a78 <i2c1_tx_dma>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f083 0301 	eor.w	r3, r3, #1
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d013      	beq.n	8001c08 <Send_Price+0x70>
        if(price_error_sent[idx]){setErrorState(STATE_PRICE_TAG); error_locker=addr; error_flag=true; price_error_sent[idx]=false;}
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	4a0f      	ldr	r2, [pc, #60]	; (8001c20 <Send_Price+0x88>)
 8001be4:	5cd3      	ldrb	r3, [r2, r3]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d014      	beq.n	8001c14 <Send_Price+0x7c>
 8001bea:	2004      	movs	r0, #4
 8001bec:	f7ff fda0 	bl	8001730 <setErrorState>
 8001bf0:	88fb      	ldrh	r3, [r7, #6]
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <Send_Price+0x8c>)
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <Send_Price+0x90>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	4a07      	ldr	r2, [pc, #28]	; (8001c20 <Send_Price+0x88>)
 8001c02:	2100      	movs	r1, #0
 8001c04:	54d1      	strb	r1, [r2, r3]
 8001c06:	e005      	b.n	8001c14 <Send_Price+0x7c>
    }else price_error_sent[idx]=true;
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <Send_Price+0x88>)
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	54d1      	strb	r1, [r2, r3]
 8001c10:	e000      	b.n	8001c14 <Send_Price+0x7c>
    uint8_t idx = price_idx(addr); if(idx >= PRICE_COUNT) return;
 8001c12:	bf00      	nop
}
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000032c 	.word	0x2000032c
 8001c20:	20000340 	.word	0x20000340
 8001c24:	2000022f 	.word	0x2000022f
 8001c28:	20000230 	.word	0x20000230

08001c2c <HAL_I2C_MasterTxCpltCallback>:

/* ----- HAL callbacks ---------------------------------------------------- */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){if(hi2c==&hi2c1) i2c1_tx_busy=false;}
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a06      	ldr	r2, [pc, #24]	; (8001c50 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d102      	bne.n	8001c42 <HAL_I2C_MasterTxCpltCallback+0x16>
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_I2C_MasterTxCpltCallback+0x28>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	701a      	strb	r2, [r3, #0]
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000490 	.word	0x20000490
 8001c54:	2000034f 	.word	0x2000034f

08001c58 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback   (I2C_HandleTypeDef *hi2c){if(hi2c==&hi2c1) i2c1_reset ();}
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a04      	ldr	r2, [pc, #16]	; (8001c74 <HAL_I2C_ErrorCallback+0x1c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_I2C_ErrorCallback+0x14>
 8001c68:	f7ff fed8 	bl	8001a1c <i2c1_reset>
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000490 	.word	0x20000490

08001c78 <calculate_checksum>:
#include "locker.h"

extern UART_HandleTypeDef huart2;

// Function to calculate XOR checksum
uint8_t calculate_checksum(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3) {
 8001c78:	b490      	push	{r4, r7}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4604      	mov	r4, r0
 8001c80:	4608      	mov	r0, r1
 8001c82:	4611      	mov	r1, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	4623      	mov	r3, r4
 8001c88:	71fb      	strb	r3, [r7, #7]
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71bb      	strb	r3, [r7, #6]
 8001c8e:	460b      	mov	r3, r1
 8001c90:	717b      	strb	r3, [r7, #5]
 8001c92:	4613      	mov	r3, r2
 8001c94:	713b      	strb	r3, [r7, #4]
    return byte0 ^ byte1 ^ byte2 ^ byte3;
 8001c96:	79fa      	ldrb	r2, [r7, #7]
 8001c98:	79bb      	ldrb	r3, [r7, #6]
 8001c9a:	4053      	eors	r3, r2
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	797b      	ldrb	r3, [r7, #5]
 8001ca0:	4053      	eors	r3, r2
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	793b      	ldrb	r3, [r7, #4]
 8001ca6:	4053      	eors	r3, r2
 8001ca8:	b2db      	uxtb	r3, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc90      	pop	{r4, r7}
 8001cb2:	4770      	bx	lr

08001cb4 <open_cabinet>:

// Function to open a cabinet
void open_cabinet(uint8_t locker_id) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
    if (locker_id < 1 || locker_id > 24) {
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d002      	beq.n	8001cca <open_cabinet+0x16>
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2b18      	cmp	r3, #24
 8001cc8:	d903      	bls.n	8001cd2 <open_cabinet+0x1e>
        printf("Invalid locker ID. Must be between 1 and 24.\n");
 8001cca:	484d      	ldr	r0, [pc, #308]	; (8001e00 <open_cabinet+0x14c>)
 8001ccc:	f007 ff12 	bl	8009af4 <puts>
        return;
 8001cd0:	e093      	b.n	8001dfa <open_cabinet+0x146>
    }

    // Check the cabinet status first
    int status = read_cabinet_status(locker_id);
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 f8b3 	bl	8001e40 <read_cabinet_status>
 8001cda:	61b8      	str	r0, [r7, #24]
    if (status == 1) {
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d105      	bne.n	8001cee <open_cabinet+0x3a>
        printf("Locker %d is already open. No action required.\n", locker_id);
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4847      	ldr	r0, [pc, #284]	; (8001e04 <open_cabinet+0x150>)
 8001ce8:	f007 fe68 	bl	80099bc <iprintf>
        return;
 8001cec:	e085      	b.n	8001dfa <open_cabinet+0x146>
    } else if (status == 0) {
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d17d      	bne.n	8001df0 <open_cabinet+0x13c>
        uint8_t command[5];
        uint8_t response[5];

        // Build the command to open the cabinet
        command[0] = 0x8A;
 8001cf4:	238a      	movs	r3, #138	; 0x8a
 8001cf6:	743b      	strb	r3, [r7, #16]
        command[1] = 0x01;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	747b      	strb	r3, [r7, #17]
        command[2] = locker_id;
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	74bb      	strb	r3, [r7, #18]
        command[3] = 0x11;
 8001d00:	2311      	movs	r3, #17
 8001d02:	74fb      	strb	r3, [r7, #19]
        command[4] = calculate_checksum(command[0], command[1], command[2], command[3]);
 8001d04:	7c38      	ldrb	r0, [r7, #16]
 8001d06:	7c79      	ldrb	r1, [r7, #17]
 8001d08:	7cba      	ldrb	r2, [r7, #18]
 8001d0a:	7cfb      	ldrb	r3, [r7, #19]
 8001d0c:	f7ff ffb4 	bl	8001c78 <calculate_checksum>
 8001d10:	4603      	mov	r3, r0
 8001d12:	753b      	strb	r3, [r7, #20]

        // Transmit the command
        RS485_Transmit(command, sizeof(command));
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2105      	movs	r1, #5
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f000 f96a 	bl	8001ff4 <RS485_Transmit>

        // Wait for the response
        if (HAL_UART_Receive(&huart2, response, sizeof(response), 3000) == HAL_OK) {
 8001d20:	f107 0108 	add.w	r1, r7, #8
 8001d24:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d28:	2205      	movs	r2, #5
 8001d2a:	4837      	ldr	r0, [pc, #220]	; (8001e08 <open_cabinet+0x154>)
 8001d2c:	f006 faeb 	bl	8008306 <HAL_UART_Receive>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d158      	bne.n	8001de8 <open_cabinet+0x134>
            printf("Response received: ");
 8001d36:	4835      	ldr	r0, [pc, #212]	; (8001e0c <open_cabinet+0x158>)
 8001d38:	f007 fe40 	bl	80099bc <iprintf>
            for (int i = 0; i < sizeof(response); i++) {
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
 8001d40:	e00b      	b.n	8001d5a <open_cabinet+0xa6>
                printf("0x%02X ", response[i]);
 8001d42:	f107 0208 	add.w	r2, r7, #8
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	4413      	add	r3, r2
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4830      	ldr	r0, [pc, #192]	; (8001e10 <open_cabinet+0x15c>)
 8001d50:	f007 fe34 	bl	80099bc <iprintf>
            for (int i = 0; i < sizeof(response); i++) {
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	3301      	adds	r3, #1
 8001d58:	61fb      	str	r3, [r7, #28]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	2b04      	cmp	r3, #4
 8001d5e:	d9f0      	bls.n	8001d42 <open_cabinet+0x8e>
            }
            printf("\n");
 8001d60:	200a      	movs	r0, #10
 8001d62:	f007 fe43 	bl	80099ec <putchar>

            uint8_t expected_checksum = calculate_checksum(response[0], response[1], response[2], response[3]);
 8001d66:	7a38      	ldrb	r0, [r7, #8]
 8001d68:	7a79      	ldrb	r1, [r7, #9]
 8001d6a:	7aba      	ldrb	r2, [r7, #10]
 8001d6c:	7afb      	ldrb	r3, [r7, #11]
 8001d6e:	f7ff ff83 	bl	8001c78 <calculate_checksum>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]
            if (response[4] != expected_checksum) {
 8001d76:	7b3b      	ldrb	r3, [r7, #12]
 8001d78:	7dfa      	ldrb	r2, [r7, #23]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d003      	beq.n	8001d86 <open_cabinet+0xd2>
                printf("Response checksum error.\n");
 8001d7e:	4825      	ldr	r0, [pc, #148]	; (8001e14 <open_cabinet+0x160>)
 8001d80:	f007 feb8 	bl	8009af4 <puts>
 8001d84:	e039      	b.n	8001dfa <open_cabinet+0x146>
                return;
            }

            if (response[3] == 0x11) {
 8001d86:	7afb      	ldrb	r3, [r7, #11]
 8001d88:	2b11      	cmp	r3, #17
 8001d8a:	d11e      	bne.n	8001dca <open_cabinet+0x116>
                printf("Locker %d opened successfully.\n", locker_id);
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4821      	ldr	r0, [pc, #132]	; (8001e18 <open_cabinet+0x164>)
 8001d92:	f007 fe13 	bl	80099bc <iprintf>
                lockerOpened[locker_id - 1] = true;
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	4a20      	ldr	r2, [pc, #128]	; (8001e1c <open_cabinet+0x168>)
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	54d1      	strb	r1, [r2, r3]
                openTimestamp[locker_id - 1] = HAL_GetTick();
 8001da0:	f001 fa2c 	bl	80031fc <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	1e59      	subs	r1, r3, #1
 8001daa:	f04f 0300 	mov.w	r3, #0
 8001dae:	481c      	ldr	r0, [pc, #112]	; (8001e20 <open_cabinet+0x16c>)
 8001db0:	00c9      	lsls	r1, r1, #3
 8001db2:	4401      	add	r1, r0
 8001db4:	e9c1 2300 	strd	r2, r3, [r1]
                checkPending[locker_id - 1] = true;
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	4a19      	ldr	r2, [pc, #100]	; (8001e24 <open_cabinet+0x170>)
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	54d1      	strb	r1, [r2, r3]
                lockerFlag = true;
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <open_cabinet+0x174>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	701a      	strb	r2, [r3, #0]
 8001dc8:	e017      	b.n	8001dfa <open_cabinet+0x146>
            } else {
                printf("Unexpected response when opening locker %d.\n", locker_id);
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4817      	ldr	r0, [pc, #92]	; (8001e2c <open_cabinet+0x178>)
 8001dd0:	f007 fdf4 	bl	80099bc <iprintf>
                setErrorState(STATE_JAMMED);
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f7ff fcab 	bl	8001730 <setErrorState>
                error_locker = locker_id;
 8001dda:	4a15      	ldr	r2, [pc, #84]	; (8001e30 <open_cabinet+0x17c>)
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	7013      	strb	r3, [r2, #0]
                error_flag = true;
 8001de0:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <open_cabinet+0x180>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e008      	b.n	8001dfa <open_cabinet+0x146>
            }
        } else {
            printf("No response received when opening the cabinet.\n");
 8001de8:	4813      	ldr	r0, [pc, #76]	; (8001e38 <open_cabinet+0x184>)
 8001dea:	f007 fe83 	bl	8009af4 <puts>
 8001dee:	e004      	b.n	8001dfa <open_cabinet+0x146>
        }
    } else {
        printf("Failed to determine the status of locker %d. Aborting open operation.\n", locker_id);
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	4619      	mov	r1, r3
 8001df4:	4811      	ldr	r0, [pc, #68]	; (8001e3c <open_cabinet+0x188>)
 8001df6:	f007 fde1 	bl	80099bc <iprintf>
    }
}
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	0800d8b8 	.word	0x0800d8b8
 8001e04:	0800d8e8 	.word	0x0800d8e8
 8001e08:	2000058c 	.word	0x2000058c
 8001e0c:	0800d918 	.word	0x0800d918
 8001e10:	0800d92c 	.word	0x0800d92c
 8001e14:	0800d934 	.word	0x0800d934
 8001e18:	0800d950 	.word	0x0800d950
 8001e1c:	20000234 	.word	0x20000234
 8001e20:	20000268 	.word	0x20000268
 8001e24:	2000024c 	.word	0x2000024c
 8001e28:	20000231 	.word	0x20000231
 8001e2c:	0800d970 	.word	0x0800d970
 8001e30:	2000022f 	.word	0x2000022f
 8001e34:	20000230 	.word	0x20000230
 8001e38:	0800d9a0 	.word	0x0800d9a0
 8001e3c:	0800d9d0 	.word	0x0800d9d0

08001e40 <read_cabinet_status>:




// Function to read the cabinet status
int read_cabinet_status(uint8_t locker_id) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
    if (locker_id < 1 || locker_id > 24) {
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <read_cabinet_status+0x16>
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	2b18      	cmp	r3, #24
 8001e54:	d905      	bls.n	8001e62 <read_cabinet_status+0x22>
        printf("Invalid locker ID. Must be between 1 and 24.\n");
 8001e56:	484a      	ldr	r0, [pc, #296]	; (8001f80 <read_cabinet_status+0x140>)
 8001e58:	f007 fe4c 	bl	8009af4 <puts>
        return -1;
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	e08a      	b.n	8001f78 <read_cabinet_status+0x138>

    uint8_t command[5];
    uint8_t response[5];

    // Build the command to read the cabinet status
    command[0] = 0x80;
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	753b      	strb	r3, [r7, #20]
    command[1] = 0x01;
 8001e66:	2301      	movs	r3, #1
 8001e68:	757b      	strb	r3, [r7, #21]
    command[2] = locker_id;
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	75bb      	strb	r3, [r7, #22]
    command[3] = 0x33;
 8001e6e:	2333      	movs	r3, #51	; 0x33
 8001e70:	75fb      	strb	r3, [r7, #23]
    command[4] = calculate_checksum(command[0], command[1], command[2], command[3]);
 8001e72:	7d38      	ldrb	r0, [r7, #20]
 8001e74:	7d79      	ldrb	r1, [r7, #21]
 8001e76:	7dba      	ldrb	r2, [r7, #22]
 8001e78:	7dfb      	ldrb	r3, [r7, #23]
 8001e7a:	f7ff fefd 	bl	8001c78 <calculate_checksum>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	763b      	strb	r3, [r7, #24]

    // Transmit the command
    RS485_Transmit(command, sizeof(command));
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	2105      	movs	r1, #5
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f000 f8b3 	bl	8001ff4 <RS485_Transmit>

    // Wait for the response
    if (HAL_UART_Receive(&huart2, response, sizeof(response), 1000) == HAL_OK) {
 8001e8e:	f107 010c 	add.w	r1, r7, #12
 8001e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e96:	2205      	movs	r2, #5
 8001e98:	483a      	ldr	r0, [pc, #232]	; (8001f84 <read_cabinet_status+0x144>)
 8001e9a:	f006 fa34 	bl	8008306 <HAL_UART_Receive>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d145      	bne.n	8001f30 <read_cabinet_status+0xf0>
        // Print the raw response
        printf("Response received: ");
 8001ea4:	4838      	ldr	r0, [pc, #224]	; (8001f88 <read_cabinet_status+0x148>)
 8001ea6:	f007 fd89 	bl	80099bc <iprintf>
        for (int i = 0; i < sizeof(response); i++) {
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	e00b      	b.n	8001ec8 <read_cabinet_status+0x88>
            printf("0x%02X ", response[i]);
 8001eb0:	f107 020c 	add.w	r2, r7, #12
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4833      	ldr	r0, [pc, #204]	; (8001f8c <read_cabinet_status+0x14c>)
 8001ebe:	f007 fd7d 	bl	80099bc <iprintf>
        for (int i = 0; i < sizeof(response); i++) {
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	61fb      	str	r3, [r7, #28]
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d9f0      	bls.n	8001eb0 <read_cabinet_status+0x70>
        }
        printf("\n");
 8001ece:	200a      	movs	r0, #10
 8001ed0:	f007 fd8c 	bl	80099ec <putchar>

        // Validate the response
        uint8_t expected_checksum = calculate_checksum(response[0], response[1], response[2], response[3]);
 8001ed4:	7b38      	ldrb	r0, [r7, #12]
 8001ed6:	7b79      	ldrb	r1, [r7, #13]
 8001ed8:	7bba      	ldrb	r2, [r7, #14]
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	f7ff fecc 	bl	8001c78 <calculate_checksum>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	76fb      	strb	r3, [r7, #27]
        if (response[4] != expected_checksum) {
 8001ee4:	7c3b      	ldrb	r3, [r7, #16]
 8001ee6:	7efa      	ldrb	r2, [r7, #27]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d005      	beq.n	8001ef8 <read_cabinet_status+0xb8>
            printf("Response checksum error.\n");
 8001eec:	4828      	ldr	r0, [pc, #160]	; (8001f90 <read_cabinet_status+0x150>)
 8001eee:	f007 fe01 	bl	8009af4 <puts>
            return -1;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef6:	e03f      	b.n	8001f78 <read_cabinet_status+0x138>
        }

        // Interpret the response
        if (response[3] == 0x11) {
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	2b11      	cmp	r3, #17
 8001efc:	d106      	bne.n	8001f0c <read_cabinet_status+0xcc>
            printf("Locker %d is open.\n", locker_id);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	4619      	mov	r1, r3
 8001f02:	4824      	ldr	r0, [pc, #144]	; (8001f94 <read_cabinet_status+0x154>)
 8001f04:	f007 fd5a 	bl	80099bc <iprintf>
            return 1; // Locker is open
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e035      	b.n	8001f78 <read_cabinet_status+0x138>
        } else if (response[3] == 0x00) {
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <read_cabinet_status+0xe0>
            printf("Locker %d is closed.\n", locker_id);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	4619      	mov	r1, r3
 8001f16:	4820      	ldr	r0, [pc, #128]	; (8001f98 <read_cabinet_status+0x158>)
 8001f18:	f007 fd50 	bl	80099bc <iprintf>
            return 0; // Locker is closed
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e02b      	b.n	8001f78 <read_cabinet_status+0x138>
        } else {
            printf("Unexpected response for locker %d.\n", locker_id);
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	4619      	mov	r1, r3
 8001f24:	481d      	ldr	r0, [pc, #116]	; (8001f9c <read_cabinet_status+0x15c>)
 8001f26:	f007 fd49 	bl	80099bc <iprintf>
            return -1; // Error or unexpected
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	e023      	b.n	8001f78 <read_cabinet_status+0x138>
        }
    } else {
        printf("No response received when reading the cabinet status.\n");
 8001f30:	481b      	ldr	r0, [pc, #108]	; (8001fa0 <read_cabinet_status+0x160>)
 8001f32:	f007 fddf 	bl	8009af4 <puts>
        // Build the command to open the cabinet
        command[0] = 0x8A;
 8001f36:	238a      	movs	r3, #138	; 0x8a
 8001f38:	753b      	strb	r3, [r7, #20]
        command[1] = 0x01;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	757b      	strb	r3, [r7, #21]
        command[2] = locker_id;
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	75bb      	strb	r3, [r7, #22]
        command[3] = 0x11;
 8001f42:	2311      	movs	r3, #17
 8001f44:	75fb      	strb	r3, [r7, #23]
        command[4] = calculate_checksum(command[0], command[1], command[2], command[3]);
 8001f46:	7d38      	ldrb	r0, [r7, #20]
 8001f48:	7d79      	ldrb	r1, [r7, #21]
 8001f4a:	7dba      	ldrb	r2, [r7, #22]
 8001f4c:	7dfb      	ldrb	r3, [r7, #23]
 8001f4e:	f7ff fe93 	bl	8001c78 <calculate_checksum>
 8001f52:	4603      	mov	r3, r0
 8001f54:	763b      	strb	r3, [r7, #24]

        // Transmit the command
        RS485_Transmit(command, sizeof(command));
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	2105      	movs	r1, #5
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 f849 	bl	8001ff4 <RS485_Transmit>

        setErrorState(STATE_JAMMED);
 8001f62:	2001      	movs	r0, #1
 8001f64:	f7ff fbe4 	bl	8001730 <setErrorState>
        error_locker = locker_id;
 8001f68:	4a0e      	ldr	r2, [pc, #56]	; (8001fa4 <read_cabinet_status+0x164>)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	7013      	strb	r3, [r2, #0]
        error_flag = true;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <read_cabinet_status+0x168>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
        return -1;
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3720      	adds	r7, #32
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	0800d8b8 	.word	0x0800d8b8
 8001f84:	2000058c 	.word	0x2000058c
 8001f88:	0800d918 	.word	0x0800d918
 8001f8c:	0800d92c 	.word	0x0800d92c
 8001f90:	0800d934 	.word	0x0800d934
 8001f94:	0800da18 	.word	0x0800da18
 8001f98:	0800da2c 	.word	0x0800da2c
 8001f9c:	0800da44 	.word	0x0800da44
 8001fa0:	0800da68 	.word	0x0800da68
 8001fa4:	2000022f 	.word	0x2000022f
 8001fa8:	20000230 	.word	0x20000230

08001fac <RS485_SetTransmitMode>:

// Set RS485 to transmit mode
void RS485_SetTransmitMode(void) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11, GPIO_PIN_SET);
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb6:	4805      	ldr	r0, [pc, #20]	; (8001fcc <RS485_SetTransmitMode+0x20>)
 8001fb8:	f002 f95e 	bl	8004278 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fc2:	4802      	ldr	r0, [pc, #8]	; (8001fcc <RS485_SetTransmitMode+0x20>)
 8001fc4:	f002 f958 	bl	8004278 <HAL_GPIO_WritePin>
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40021800 	.word	0x40021800

08001fd0 <RS485_SetReceiveMode>:

// Set RS485 to receive mode
void RS485_SetReceiveMode(void) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <RS485_SetReceiveMode+0x20>)
 8001fdc:	f002 f94c 	bl	8004278 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fe6:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <RS485_SetReceiveMode+0x20>)
 8001fe8:	f002 f946 	bl	8004278 <HAL_GPIO_WritePin>
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021800 	.word	0x40021800

08001ff4 <RS485_Transmit>:

// Transmit data via RS485
void RS485_Transmit(uint8_t *data, uint16_t size) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
    RS485_SetTransmitMode();
 8002000:	f7ff ffd4 	bl	8001fac <RS485_SetTransmitMode>
    HAL_UART_Transmit(&huart2, data, size, HAL_MAX_DELAY);
 8002004:	887a      	ldrh	r2, [r7, #2]
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	4805      	ldr	r0, [pc, #20]	; (8002024 <RS485_Transmit+0x30>)
 800200e:	f006 f8e7 	bl	80081e0 <HAL_UART_Transmit>
    HAL_Delay(1);
 8002012:	2001      	movs	r0, #1
 8002014:	f001 f8fe 	bl	8003214 <HAL_Delay>
    RS485_SetReceiveMode();
 8002018:	f7ff ffda 	bl	8001fd0 <RS485_SetReceiveMode>
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	2000058c 	.word	0x2000058c

08002028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800202c:	f001 f895 	bl	800315a <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002030:	f000 f816 	bl	8002060 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002034:	f000 fa2c 	bl	8002490 <MX_GPIO_Init>
  MX_DMA_Init();
 8002038:	f000 f9f0 	bl	800241c <MX_DMA_Init>
  MX_SPI1_Init();
 800203c:	f000 f956 	bl	80022ec <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8002040:	f000 f9bc 	bl	80023bc <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002044:	f000 f892 	bl	800216c <MX_I2C1_Init>
  MX_I2C4_Init();
 8002048:	f000 f910 	bl	800226c <MX_I2C4_Init>
  MX_I2C2_Init();
 800204c:	f000 f8ce 	bl	80021ec <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8002050:	f000 f984 	bl	800235c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  init_application();
 8002054:	f7fe ff24 	bl	8000ea0 <init_application>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	loop_application();
 8002058:	f7fe ff46 	bl	8000ee8 <loop_application>
 800205c:	e7fc      	b.n	8002058 <main+0x30>
	...

08002060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b0b8      	sub	sp, #224	; 0xe0
 8002064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002066:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800206a:	2234      	movs	r2, #52	; 0x34
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f006 fe56 	bl	8008d20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002084:	f107 0308 	add.w	r3, r7, #8
 8002088:	2290      	movs	r2, #144	; 0x90
 800208a:	2100      	movs	r1, #0
 800208c:	4618      	mov	r0, r3
 800208e:	f006 fe47 	bl	8008d20 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002092:	f004 fa41 	bl	8006518 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002096:	4b32      	ldr	r3, [pc, #200]	; (8002160 <SystemClock_Config+0x100>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a31      	ldr	r2, [pc, #196]	; (8002160 <SystemClock_Config+0x100>)
 800209c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b2f      	ldr	r3, [pc, #188]	; (8002160 <SystemClock_Config+0x100>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020ae:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <SystemClock_Config+0x104>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020b6:	4a2b      	ldr	r2, [pc, #172]	; (8002164 <SystemClock_Config+0x104>)
 80020b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	4b29      	ldr	r3, [pc, #164]	; (8002164 <SystemClock_Config+0x104>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020ca:	2302      	movs	r3, #2
 80020cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020d0:	2301      	movs	r3, #1
 80020d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020d6:	2310      	movs	r3, #16
 80020d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020dc:	2300      	movs	r3, #0
 80020de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80020e6:	4618      	mov	r0, r3
 80020e8:	f004 fa26 	bl	8006538 <HAL_RCC_OscConfig>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80020f2:	f000 fa6f 	bl	80025d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f6:	230f      	movs	r3, #15
 80020f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002102:	2300      	movs	r3, #0
 8002104:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800210e:	2300      	movs	r3, #0
 8002110:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002114:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f004 fcba 	bl	8006a94 <HAL_RCC_ClockConfig>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002126:	f000 fa55 	bl	80025d4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 800212a:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <SystemClock_Config+0x108>)
 800212c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800212e:	2300      	movs	r3, #0
 8002130:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002132:	2300      	movs	r3, #0
 8002134:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002136:	2300      	movs	r3, #0
 8002138:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800213a:	2300      	movs	r3, #0
 800213c:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800213e:	2300      	movs	r3, #0
 8002140:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	4618      	mov	r0, r3
 8002148:	f004 fe7a 	bl	8006e40 <HAL_RCCEx_PeriphCLKConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8002152:	f000 fa3f 	bl	80025d4 <Error_Handler>
  }
}
 8002156:	bf00      	nop
 8002158:	37e0      	adds	r7, #224	; 0xe0
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800
 8002164:	40007000 	.word	0x40007000
 8002168:	0002c180 	.word	0x0002c180

0800216c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002172:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <MX_I2C1_Init+0x78>)
 8002174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10107BC0;
 8002176:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <MX_I2C1_Init+0x7c>)
 800217a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <MX_I2C1_Init+0x74>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002184:	2201      	movs	r2, #1
 8002186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <MX_I2C1_Init+0x74>)
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002190:	2200      	movs	r2, #0
 8002192:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_I2C1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a6:	480e      	ldr	r0, [pc, #56]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a8:	f002 f89a 	bl	80042e0 <HAL_I2C_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021b2:	f000 fa0f 	bl	80025d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021b6:	2100      	movs	r1, #0
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021ba:	f004 f915 	bl	80063e8 <HAL_I2CEx_ConfigAnalogFilter>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80021c4:	f000 fa06 	bl	80025d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80021c8:	2100      	movs	r1, #0
 80021ca:	4805      	ldr	r0, [pc, #20]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021cc:	f004 f957 	bl	800647e <HAL_I2CEx_ConfigDigitalFilter>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f000 f9fd 	bl	80025d4 <Error_Handler>
  /* USER CODE BEGIN I2C1_Init 2 */
  //__HAL_LINKDMA(&hi2c1, hdmatx, hdma_i2c1_tx);

  /* USER CODE END I2C1_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000490 	.word	0x20000490
 80021e4:	40005400 	.word	0x40005400
 80021e8:	10107bc0 	.word	0x10107bc0

080021ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80021f0:	4b1b      	ldr	r3, [pc, #108]	; (8002260 <MX_I2C2_Init+0x74>)
 80021f2:	4a1c      	ldr	r2, [pc, #112]	; (8002264 <MX_I2C2_Init+0x78>)
 80021f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80021f6:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <MX_I2C2_Init+0x74>)
 80021f8:	4a1b      	ldr	r2, [pc, #108]	; (8002268 <MX_I2C2_Init+0x7c>)
 80021fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80021fc:	4b18      	ldr	r3, [pc, #96]	; (8002260 <MX_I2C2_Init+0x74>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002202:	4b17      	ldr	r3, [pc, #92]	; (8002260 <MX_I2C2_Init+0x74>)
 8002204:	2201      	movs	r2, #1
 8002206:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002208:	4b15      	ldr	r3, [pc, #84]	; (8002260 <MX_I2C2_Init+0x74>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800220e:	4b14      	ldr	r3, [pc, #80]	; (8002260 <MX_I2C2_Init+0x74>)
 8002210:	2200      	movs	r2, #0
 8002212:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002214:	4b12      	ldr	r3, [pc, #72]	; (8002260 <MX_I2C2_Init+0x74>)
 8002216:	2200      	movs	r2, #0
 8002218:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <MX_I2C2_Init+0x74>)
 800221c:	2200      	movs	r2, #0
 800221e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <MX_I2C2_Init+0x74>)
 8002222:	2200      	movs	r2, #0
 8002224:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002226:	480e      	ldr	r0, [pc, #56]	; (8002260 <MX_I2C2_Init+0x74>)
 8002228:	f002 f85a 	bl	80042e0 <HAL_I2C_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002232:	f000 f9cf 	bl	80025d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002236:	2100      	movs	r1, #0
 8002238:	4809      	ldr	r0, [pc, #36]	; (8002260 <MX_I2C2_Init+0x74>)
 800223a:	f004 f8d5 	bl	80063e8 <HAL_I2CEx_ConfigAnalogFilter>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002244:	f000 f9c6 	bl	80025d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002248:	2100      	movs	r1, #0
 800224a:	4805      	ldr	r0, [pc, #20]	; (8002260 <MX_I2C2_Init+0x74>)
 800224c:	f004 f917 	bl	800647e <HAL_I2CEx_ConfigDigitalFilter>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002256:	f000 f9bd 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200004dc 	.word	0x200004dc
 8002264:	40005800 	.word	0x40005800
 8002268:	00303d5b 	.word	0x00303d5b

0800226c <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <MX_I2C4_Init+0x74>)
 8002272:	4a1c      	ldr	r2, [pc, #112]	; (80022e4 <MX_I2C4_Init+0x78>)
 8002274:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00303D5B;
 8002276:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <MX_I2C4_Init+0x74>)
 8002278:	4a1b      	ldr	r2, [pc, #108]	; (80022e8 <MX_I2C4_Init+0x7c>)
 800227a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <MX_I2C4_Init+0x74>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <MX_I2C4_Init+0x74>)
 8002284:	2201      	movs	r2, #1
 8002286:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <MX_I2C4_Init+0x74>)
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800228e:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <MX_I2C4_Init+0x74>)
 8002290:	2200      	movs	r2, #0
 8002292:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002294:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <MX_I2C4_Init+0x74>)
 8002296:	2200      	movs	r2, #0
 8002298:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800229a:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <MX_I2C4_Init+0x74>)
 800229c:	2200      	movs	r2, #0
 800229e:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022a0:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <MX_I2C4_Init+0x74>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80022a6:	480e      	ldr	r0, [pc, #56]	; (80022e0 <MX_I2C4_Init+0x74>)
 80022a8:	f002 f81a 	bl	80042e0 <HAL_I2C_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80022b2:	f000 f98f 	bl	80025d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022b6:	2100      	movs	r1, #0
 80022b8:	4809      	ldr	r0, [pc, #36]	; (80022e0 <MX_I2C4_Init+0x74>)
 80022ba:	f004 f895 	bl	80063e8 <HAL_I2CEx_ConfigAnalogFilter>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80022c4:	f000 f986 	bl	80025d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80022c8:	2100      	movs	r1, #0
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <MX_I2C4_Init+0x74>)
 80022cc:	f004 f8d7 	bl	800647e <HAL_I2CEx_ConfigDigitalFilter>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80022d6:	f000 f97d 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000360 	.word	0x20000360
 80022e4:	40006000 	.word	0x40006000
 80022e8:	00303d5b 	.word	0x00303d5b

080022ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022f0:	4b18      	ldr	r3, [pc, #96]	; (8002354 <MX_SPI1_Init+0x68>)
 80022f2:	4a19      	ldr	r2, [pc, #100]	; (8002358 <MX_SPI1_Init+0x6c>)
 80022f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80022f6:	4b17      	ldr	r3, [pc, #92]	; (8002354 <MX_SPI1_Init+0x68>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022fc:	4b15      	ldr	r3, [pc, #84]	; (8002354 <MX_SPI1_Init+0x68>)
 80022fe:	2200      	movs	r2, #0
 8002300:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002302:	4b14      	ldr	r3, [pc, #80]	; (8002354 <MX_SPI1_Init+0x68>)
 8002304:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002308:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800230a:	4b12      	ldr	r3, [pc, #72]	; (8002354 <MX_SPI1_Init+0x68>)
 800230c:	2200      	movs	r2, #0
 800230e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002310:	4b10      	ldr	r3, [pc, #64]	; (8002354 <MX_SPI1_Init+0x68>)
 8002312:	2200      	movs	r2, #0
 8002314:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8002316:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <MX_SPI1_Init+0x68>)
 8002318:	2200      	movs	r2, #0
 800231a:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800231c:	4b0d      	ldr	r3, [pc, #52]	; (8002354 <MX_SPI1_Init+0x68>)
 800231e:	2200      	movs	r2, #0
 8002320:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_SPI1_Init+0x68>)
 8002324:	2200      	movs	r2, #0
 8002326:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <MX_SPI1_Init+0x68>)
 800232a:	2200      	movs	r2, #0
 800232c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_SPI1_Init+0x68>)
 8002330:	2207      	movs	r2, #7
 8002332:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <MX_SPI1_Init+0x68>)
 8002336:	2200      	movs	r2, #0
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800233a:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_SPI1_Init+0x68>)
 800233c:	2200      	movs	r2, #0
 800233e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002340:	4804      	ldr	r0, [pc, #16]	; (8002354 <MX_SPI1_Init+0x68>)
 8002342:	f005 f9a5 	bl	8007690 <HAL_SPI_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 800234c:	f000 f942 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000528 	.word	0x20000528
 8002358:	40013000 	.word	0x40013000

0800235c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002362:	4a15      	ldr	r2, [pc, #84]	; (80023b8 <MX_USART2_UART_Init+0x5c>)
 8002364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800236c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002394:	2200      	movs	r2, #0
 8002396:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800239a:	2200      	movs	r2, #0
 800239c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800239e:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 80023a0:	f005 fed0 	bl	8008144 <HAL_UART_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023aa:	f000 f913 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	2000058c 	.word	0x2000058c
 80023b8:	40004400 	.word	0x40004400

080023bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023c0:	4b14      	ldr	r3, [pc, #80]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023c2:	4a15      	ldr	r2, [pc, #84]	; (8002418 <MX_USART3_UART_Init+0x5c>)
 80023c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023c6:	4b13      	ldr	r3, [pc, #76]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023d4:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023e0:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023e2:	220c      	movs	r2, #12
 80023e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023f2:	4b08      	ldr	r3, [pc, #32]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <MX_USART3_UART_Init+0x58>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023fe:	4805      	ldr	r0, [pc, #20]	; (8002414 <MX_USART3_UART_Init+0x58>)
 8002400:	f005 fea0 	bl	8008144 <HAL_UART_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800240a:	f000 f8e3 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	200003ac 	.word	0x200003ac
 8002418:	40004800 	.word	0x40004800

0800241c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002422:	4b1a      	ldr	r3, [pc, #104]	; (800248c <MX_DMA_Init+0x70>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	4a19      	ldr	r2, [pc, #100]	; (800248c <MX_DMA_Init+0x70>)
 8002428:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800242c:	6313      	str	r3, [r2, #48]	; 0x30
 800242e:	4b17      	ldr	r3, [pc, #92]	; (800248c <MX_DMA_Init+0x70>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002436:	607b      	str	r3, [r7, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800243a:	4b14      	ldr	r3, [pc, #80]	; (800248c <MX_DMA_Init+0x70>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a13      	ldr	r2, [pc, #76]	; (800248c <MX_DMA_Init+0x70>)
 8002440:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <MX_DMA_Init+0x70>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	2011      	movs	r0, #17
 8002458:	f000 ffff 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800245c:	2011      	movs	r0, #17
 800245e:	f001 f818 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2038      	movs	r0, #56	; 0x38
 8002468:	f000 fff7 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800246c:	2038      	movs	r0, #56	; 0x38
 800246e:	f001 f810 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002472:	2200      	movs	r2, #0
 8002474:	2100      	movs	r1, #0
 8002476:	203b      	movs	r0, #59	; 0x3b
 8002478:	f000 ffef 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800247c:	203b      	movs	r0, #59	; 0x3b
 800247e:	f001 f808 	bl	8003492 <HAL_NVIC_EnableIRQ>

}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40023800 	.word	0x40023800

08002490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08c      	sub	sp, #48	; 0x30
 8002494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024a6:	4b48      	ldr	r3, [pc, #288]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	4a47      	ldr	r2, [pc, #284]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024ac:	f043 0304 	orr.w	r3, r3, #4
 80024b0:	6313      	str	r3, [r2, #48]	; 0x30
 80024b2:	4b45      	ldr	r3, [pc, #276]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	f003 0304 	and.w	r3, r3, #4
 80024ba:	61bb      	str	r3, [r7, #24]
 80024bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024be:	4b42      	ldr	r3, [pc, #264]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a41      	ldr	r2, [pc, #260]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024c4:	f043 0320 	orr.w	r3, r3, #32
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b3f      	ldr	r3, [pc, #252]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0320 	and.w	r3, r3, #32
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024d6:	4b3c      	ldr	r3, [pc, #240]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	4a3b      	ldr	r2, [pc, #236]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024e0:	6313      	str	r3, [r2, #48]	; 0x30
 80024e2:	4b39      	ldr	r3, [pc, #228]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	4b36      	ldr	r3, [pc, #216]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a35      	ldr	r2, [pc, #212]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b33      	ldr	r3, [pc, #204]	; (80025c8 <MX_GPIO_Init+0x138>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002506:	4b30      	ldr	r3, [pc, #192]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	4a2f      	ldr	r2, [pc, #188]	; (80025c8 <MX_GPIO_Init+0x138>)
 800250c:	f043 0302 	orr.w	r3, r3, #2
 8002510:	6313      	str	r3, [r2, #48]	; 0x30
 8002512:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	60bb      	str	r3, [r7, #8]
 800251c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800251e:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a29      	ldr	r2, [pc, #164]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002524:	f043 0308 	orr.w	r3, r3, #8
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b27      	ldr	r3, [pc, #156]	; (80025c8 <MX_GPIO_Init+0x138>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	607b      	str	r3, [r7, #4]
 8002534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a23      	ldr	r2, [pc, #140]	; (80025c8 <MX_GPIO_Init+0x138>)
 800253c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b21      	ldr	r3, [pc, #132]	; (80025c8 <MX_GPIO_Init+0x138>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800254a:	603b      	str	r3, [r7, #0]
 800254c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800254e:	2200      	movs	r2, #0
 8002550:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002554:	481d      	ldr	r0, [pc, #116]	; (80025cc <MX_GPIO_Init+0x13c>)
 8002556:	f001 fe8f 	bl	8004278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800255a:	2200      	movs	r2, #0
 800255c:	f642 41fc 	movw	r1, #11516	; 0x2cfc
 8002560:	481b      	ldr	r0, [pc, #108]	; (80025d0 <MX_GPIO_Init+0x140>)
 8002562:	f001 fe89 	bl	8004278 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002566:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800256a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800256c:	2301      	movs	r3, #1
 800256e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2300      	movs	r3, #0
 8002576:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	4619      	mov	r1, r3
 800257e:	4813      	ldr	r0, [pc, #76]	; (80025cc <MX_GPIO_Init+0x13c>)
 8002580:	f001 fbc2 	bl	8003d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG4 PG5
                           PG6 PG7 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002584:	f240 43fc 	movw	r3, #1276	; 0x4fc
 8002588:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800258a:	2301      	movs	r3, #1
 800258c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002596:	f107 031c 	add.w	r3, r7, #28
 800259a:	4619      	mov	r1, r3
 800259c:	480c      	ldr	r0, [pc, #48]	; (80025d0 <MX_GPIO_Init+0x140>)
 800259e:	f001 fbb3 	bl	8003d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80025a2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80025a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a8:	2301      	movs	r3, #1
 80025aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025ac:	2302      	movs	r3, #2
 80025ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025b4:	f107 031c 	add.w	r3, r7, #28
 80025b8:	4619      	mov	r1, r3
 80025ba:	4805      	ldr	r0, [pc, #20]	; (80025d0 <MX_GPIO_Init+0x140>)
 80025bc:	f001 fba4 	bl	8003d08 <HAL_GPIO_Init>

}
 80025c0:	bf00      	nop
 80025c2:	3730      	adds	r7, #48	; 0x30
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40021800 	.word	0x40021800

080025d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025d8:	b672      	cpsid	i
}
 80025da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1) {
 80025dc:	e7fe      	b.n	80025dc <Error_Handler+0x8>
	...

080025e0 <__io_putchar>:

extern UART_HandleTypeDef huart3;


#ifdef __GNUC__
int __io_putchar(int ch) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80025e8:	1d39      	adds	r1, r7, #4
 80025ea:	f04f 33ff 	mov.w	r3, #4294967295
 80025ee:	2201      	movs	r2, #1
 80025f0:	4803      	ldr	r0, [pc, #12]	; (8002600 <__io_putchar+0x20>)
 80025f2:	f005 fdf5 	bl	80081e0 <HAL_UART_Transmit>
    return ch;
 80025f6:	687b      	ldr	r3, [r7, #4]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	200003ac 	.word	0x200003ac

08002604 <getSPIFlag>:
static bool send_spi_flag = true;

extern SPI_HandleTypeDef hspi1;


bool getSPIFlag(){
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
	return spi_flag;
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <getSPIFlag+0x14>)
 800260a:	781b      	ldrb	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000350 	.word	0x20000350

0800261c <getSendSPIFlag>:
bool getSendSPIFlag(){
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
	return send_spi_flag;
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <getSendSPIFlag+0x14>)
 8002622:	781b      	ldrb	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000001 	.word	0x20000001

08002634 <HAL_SPI_TxRxCpltCallback>:


// SPI receive complete callback
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a0e      	ldr	r2, [pc, #56]	; (800267c <HAL_SPI_TxRxCpltCallback+0x48>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d115      	bne.n	8002672 <HAL_SPI_TxRxCpltCallback+0x3e>

    	send_spi_flag = false;
 8002646:	4b0e      	ldr	r3, [pc, #56]	; (8002680 <HAL_SPI_TxRxCpltCallback+0x4c>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
    	if(spi_rx_buffer[0] != 0xFF){
 800264c:	4b0d      	ldr	r3, [pc, #52]	; (8002684 <HAL_SPI_TxRxCpltCallback+0x50>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2bff      	cmp	r3, #255	; 0xff
 8002652:	d008      	beq.n	8002666 <HAL_SPI_TxRxCpltCallback+0x32>
    		spi_flag = true;
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <HAL_SPI_TxRxCpltCallback+0x54>)
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]
    		memcpy(rpi_msg, spi_rx_buffer, SPI_BUFFER_SIZE);
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <HAL_SPI_TxRxCpltCallback+0x58>)
 800265c:	4a09      	ldr	r2, [pc, #36]	; (8002684 <HAL_SPI_TxRxCpltCallback+0x50>)
 800265e:	6811      	ldr	r1, [r2, #0]
 8002660:	6019      	str	r1, [r3, #0]
 8002662:	8892      	ldrh	r2, [r2, #4]
 8002664:	809a      	strh	r2, [r3, #4]
    	}
        HAL_SPI_TransmitReceive_IT(&hspi1, spi_tx_buffer, spi_rx_buffer, SPI_BUFFER_SIZE);
 8002666:	2306      	movs	r3, #6
 8002668:	4a06      	ldr	r2, [pc, #24]	; (8002684 <HAL_SPI_TxRxCpltCallback+0x50>)
 800266a:	4909      	ldr	r1, [pc, #36]	; (8002690 <HAL_SPI_TxRxCpltCallback+0x5c>)
 800266c:	4809      	ldr	r0, [pc, #36]	; (8002694 <HAL_SPI_TxRxCpltCallback+0x60>)
 800266e:	f005 f8bb 	bl	80077e8 <HAL_SPI_TransmitReceive_IT>


    }
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40013000 	.word	0x40013000
 8002680:	20000001 	.word	0x20000001
 8002684:	200006d0 	.word	0x200006d0
 8002688:	20000350 	.word	0x20000350
 800268c:	200006e0 	.word	0x200006e0
 8002690:	200006d8 	.word	0x200006d8
 8002694:	20000528 	.word	0x20000528

08002698 <Process_SPI_Command>:




// Function to handle received SPI data
void Process_SPI_Command(uint8_t *data, uint16_t size) {
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b08b      	sub	sp, #44	; 0x2c
 800269c:	af02      	add	r7, sp, #8
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	807b      	strh	r3, [r7, #2]
	uint8_t red = 255;
 80026a4:	23ff      	movs	r3, #255	; 0xff
 80026a6:	74fb      	strb	r3, [r7, #19]
	uint8_t green = 255;
 80026a8:	23ff      	movs	r3, #255	; 0xff
 80026aa:	74bb      	strb	r3, [r7, #18]
	uint8_t blue = 255;
 80026ac:	23ff      	movs	r3, #255	; 0xff
 80026ae:	747b      	strb	r3, [r7, #17]
	uint8_t mode = 0xFF;
 80026b0:	23ff      	movs	r3, #255	; 0xff
 80026b2:	743b      	strb	r3, [r7, #16]

    printf("SPI Data Received: ");
 80026b4:	4871      	ldr	r0, [pc, #452]	; (800287c <Process_SPI_Command+0x1e4>)
 80026b6:	f007 f981 	bl	80099bc <iprintf>
    for (uint16_t i = 0; i < size; i++) {
 80026ba:	2300      	movs	r3, #0
 80026bc:	83fb      	strh	r3, [r7, #30]
 80026be:	e00a      	b.n	80026d6 <Process_SPI_Command+0x3e>
        printf("0x%02X ", data[i]);
 80026c0:	8bfb      	ldrh	r3, [r7, #30]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	486d      	ldr	r0, [pc, #436]	; (8002880 <Process_SPI_Command+0x1e8>)
 80026cc:	f007 f976 	bl	80099bc <iprintf>
    for (uint16_t i = 0; i < size; i++) {
 80026d0:	8bfb      	ldrh	r3, [r7, #30]
 80026d2:	3301      	adds	r3, #1
 80026d4:	83fb      	strh	r3, [r7, #30]
 80026d6:	8bfa      	ldrh	r2, [r7, #30]
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d3f0      	bcc.n	80026c0 <Process_SPI_Command+0x28>
    }
    printf("\r\n");
 80026de:	4869      	ldr	r0, [pc, #420]	; (8002884 <Process_SPI_Command+0x1ec>)
 80026e0:	f007 fa08 	bl	8009af4 <puts>

    // Example: Handle LED color command (0x01)
    if (data[0] == 0x01) {
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d145      	bne.n	8002778 <Process_SPI_Command+0xe0>
        uint8_t locker_id = data[1];
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	785b      	ldrb	r3, [r3, #1]
 80026f0:	73fb      	strb	r3, [r7, #15]
        red = data[2];
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	789b      	ldrb	r3, [r3, #2]
 80026f6:	74fb      	strb	r3, [r7, #19]
        green = data[3];
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	78db      	ldrb	r3, [r3, #3]
 80026fc:	74bb      	strb	r3, [r7, #18]
        blue = data[4];
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	791b      	ldrb	r3, [r3, #4]
 8002702:	747b      	strb	r3, [r7, #17]
        mode = data[5];
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	795b      	ldrb	r3, [r3, #5]
 8002708:	743b      	strb	r3, [r7, #16]

        if(locker_id == 255) {
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	2bff      	cmp	r3, #255	; 0xff
 800270e:	d11e      	bne.n	800274e <Process_SPI_Command+0xb6>
        	//HAL_Delay(1);
            printf("Set all LED to Color: R=%d, G=%d, B=%d\r\n", red, green, blue);
 8002710:	7cf9      	ldrb	r1, [r7, #19]
 8002712:	7cba      	ldrb	r2, [r7, #18]
 8002714:	7c7b      	ldrb	r3, [r7, #17]
 8002716:	485c      	ldr	r0, [pc, #368]	; (8002888 <Process_SPI_Command+0x1f0>)
 8002718:	f007 f950 	bl	80099bc <iprintf>
            for(int i = 1; i <= 14; i++) {
 800271c:	2301      	movs	r3, #1
 800271e:	61bb      	str	r3, [r7, #24]
 8002720:	e011      	b.n	8002746 <Process_SPI_Command+0xae>
            	HAL_Delay(1);
 8002722:	2001      	movs	r0, #1
 8002724:	f000 fd76 	bl	8003214 <HAL_Delay>
                Send_RGB(i + 100, red, green, blue, mode);
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	b29b      	uxth	r3, r3
 800272c:	3364      	adds	r3, #100	; 0x64
 800272e:	b298      	uxth	r0, r3
 8002730:	7c7c      	ldrb	r4, [r7, #17]
 8002732:	7cba      	ldrb	r2, [r7, #18]
 8002734:	7cf9      	ldrb	r1, [r7, #19]
 8002736:	7c3b      	ldrb	r3, [r7, #16]
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	4623      	mov	r3, r4
 800273c:	f7ff f9d6 	bl	8001aec <Send_RGB>
            for(int i = 1; i <= 14; i++) {
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	3301      	adds	r3, #1
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	2b0e      	cmp	r3, #14
 800274a:	ddea      	ble.n	8002722 <Process_SPI_Command+0x8a>
 800274c:	e014      	b.n	8002778 <Process_SPI_Command+0xe0>
                //HAL_Delay(10);

            }
        } else {
            Send_RGB(locker_id + 100, red, green, blue, mode);
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	b29b      	uxth	r3, r3
 8002752:	3364      	adds	r3, #100	; 0x64
 8002754:	b298      	uxth	r0, r3
 8002756:	7c7c      	ldrb	r4, [r7, #17]
 8002758:	7cba      	ldrb	r2, [r7, #18]
 800275a:	7cf9      	ldrb	r1, [r7, #19]
 800275c:	7c3b      	ldrb	r3, [r7, #16]
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	4623      	mov	r3, r4
 8002762:	f7ff f9c3 	bl	8001aec <Send_RGB>
            printf("Set LED Color: Locker %d, R=%d, G=%d, B=%d\r\n", locker_id, red, green, blue);
 8002766:	7bf9      	ldrb	r1, [r7, #15]
 8002768:	7cfa      	ldrb	r2, [r7, #19]
 800276a:	7cb8      	ldrb	r0, [r7, #18]
 800276c:	7c7b      	ldrb	r3, [r7, #17]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4603      	mov	r3, r0
 8002772:	4846      	ldr	r0, [pc, #280]	; (800288c <Process_SPI_Command+0x1f4>)
 8002774:	f007 f922 	bl	80099bc <iprintf>
        }
    }

    // Example: Handle price command (0x02)
    if (data[0] == 0x02) {
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d134      	bne.n	80027ea <Process_SPI_Command+0x152>
        uint8_t  locker_id = data[1];
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	73bb      	strb	r3, [r7, #14]
        uint16_t price     = (data[2] << 8) | data[3];
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3302      	adds	r3, #2
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	b21a      	sxth	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3303      	adds	r3, #3
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	b21b      	sxth	r3, r3
 8002798:	4313      	orrs	r3, r2
 800279a:	b21b      	sxth	r3, r3
 800279c:	81bb      	strh	r3, [r7, #12]
        printf("Set Price: Locker %d, Price = %d EUR\r\n", locker_id, price);
 800279e:	7bbb      	ldrb	r3, [r7, #14]
 80027a0:	89ba      	ldrh	r2, [r7, #12]
 80027a2:	4619      	mov	r1, r3
 80027a4:	483a      	ldr	r0, [pc, #232]	; (8002890 <Process_SPI_Command+0x1f8>)
 80027a6:	f007 f909 	bl	80099bc <iprintf>
        /* Zero is a special case: send 10 first, then 0                       *
         * 10 = 0x000A  → high-byte 0, low-byte 10 (decimal)                   */
        if (price == 0) {
 80027aa:	89bb      	ldrh	r3, [r7, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d111      	bne.n	80027d4 <Process_SPI_Command+0x13c>
            Send_Price(locker_id, 0x00, 0x0A);       // send 10
 80027b0:	7bbb      	ldrb	r3, [r7, #14]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	220a      	movs	r2, #10
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff f9ed 	bl	8001b98 <Send_Price>
            HAL_Delay(10);
 80027be:	200a      	movs	r0, #10
 80027c0:	f000 fd28 	bl	8003214 <HAL_Delay>
            Send_Price(locker_id, 0x00, 0x00);       // now send 0
 80027c4:	7bbb      	ldrb	r3, [r7, #14]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	2200      	movs	r2, #0
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff f9e3 	bl	8001b98 <Send_Price>
 80027d2:	e00a      	b.n	80027ea <Process_SPI_Command+0x152>
        } else { Send_Price(locker_id, data[2], data[3]); }
 80027d4:	7bbb      	ldrb	r3, [r7, #14]
 80027d6:	b298      	uxth	r0, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3302      	adds	r3, #2
 80027dc:	7819      	ldrb	r1, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	3303      	adds	r3, #3
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	f7ff f9d7 	bl	8001b98 <Send_Price>
    }

    // Example: Handle unlock command (0x03)
    if (data[0] == 0x03) {
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d116      	bne.n	8002820 <Process_SPI_Command+0x188>
        uint8_t locker_id = data[1];
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	785b      	ldrb	r3, [r3, #1]
 80027f6:	72fb      	strb	r3, [r7, #11]
        printf("Unlock: Locker %d\r\n", locker_id);
 80027f8:	7afb      	ldrb	r3, [r7, #11]
 80027fa:	4619      	mov	r1, r3
 80027fc:	4825      	ldr	r0, [pc, #148]	; (8002894 <Process_SPI_Command+0x1fc>)
 80027fe:	f007 f8dd 	bl	80099bc <iprintf>
        Send_RGB(locker_id + 100, 0, 0, 0, 0);
 8002802:	7afb      	ldrb	r3, [r7, #11]
 8002804:	b29b      	uxth	r3, r3
 8002806:	3364      	adds	r3, #100	; 0x64
 8002808:	b298      	uxth	r0, r3
 800280a:	2300      	movs	r3, #0
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2300      	movs	r3, #0
 8002810:	2200      	movs	r2, #0
 8002812:	2100      	movs	r1, #0
 8002814:	f7ff f96a 	bl	8001aec <Send_RGB>
        open_cabinet(locker_id);
 8002818:	7afb      	ldrb	r3, [r7, #11]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fa4a 	bl	8001cb4 <open_cabinet>

    }

    if (data[0] == 0x04) {
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	2b04      	cmp	r3, #4
 8002826:	d10c      	bne.n	8002842 <Process_SPI_Command+0x1aa>
    	fanMode = data[1];
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	785a      	ldrb	r2, [r3, #1]
 800282c:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <Process_SPI_Command+0x200>)
 800282e:	701a      	strb	r2, [r3, #0]
        printf("Mode: %d\r\n", fanMode);
 8002830:	4b19      	ldr	r3, [pc, #100]	; (8002898 <Process_SPI_Command+0x200>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	4619      	mov	r1, r3
 8002836:	4819      	ldr	r0, [pc, #100]	; (800289c <Process_SPI_Command+0x204>)
 8002838:	f007 f8c0 	bl	80099bc <iprintf>
        setClimateFlag(true);
 800283c:	2001      	movs	r0, #1
 800283e:	f7fe fc15 	bl	800106c <setClimateFlag>


    }

    if (data[0] == 0x00) {
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10e      	bne.n	8002868 <Process_SPI_Command+0x1d0>
        for (int i = 0; i < size; i++) {
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	e007      	b.n	8002860 <Process_SPI_Command+0x1c8>
            spi_tx_buffer[i] = 0x00;
 8002850:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <Process_SPI_Command+0x208>)
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	4413      	add	r3, r2
 8002856:	2200      	movs	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < size; i++) {
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3301      	adds	r3, #1
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	887b      	ldrh	r3, [r7, #2]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	dbf3      	blt.n	8002850 <Process_SPI_Command+0x1b8>
        }
    }
    send_spi_flag = true;
 8002868:	4b0e      	ldr	r3, [pc, #56]	; (80028a4 <Process_SPI_Command+0x20c>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
    spi_flag = false;
 800286e:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <Process_SPI_Command+0x210>)
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]


}
 8002874:	bf00      	nop
 8002876:	3724      	adds	r7, #36	; 0x24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd90      	pop	{r4, r7, pc}
 800287c:	0800daa0 	.word	0x0800daa0
 8002880:	0800dab4 	.word	0x0800dab4
 8002884:	0800dabc 	.word	0x0800dabc
 8002888:	0800dac0 	.word	0x0800dac0
 800288c:	0800daec 	.word	0x0800daec
 8002890:	0800db1c 	.word	0x0800db1c
 8002894:	0800db44 	.word	0x0800db44
 8002898:	2000022c 	.word	0x2000022c
 800289c:	0800db58 	.word	0x0800db58
 80028a0:	200006d8 	.word	0x200006d8
 80028a4:	20000001 	.word	0x20000001
 80028a8:	20000350 	.word	0x20000350

080028ac <SPI_SendMessage>:

// Send a message over SPI to the master
void SPI_SendMessage(uint8_t command, uint8_t locker_id, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4) {
 80028ac:	b590      	push	{r4, r7, lr}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4604      	mov	r4, r0
 80028b4:	4608      	mov	r0, r1
 80028b6:	4611      	mov	r1, r2
 80028b8:	461a      	mov	r2, r3
 80028ba:	4623      	mov	r3, r4
 80028bc:	71fb      	strb	r3, [r7, #7]
 80028be:	4603      	mov	r3, r0
 80028c0:	71bb      	strb	r3, [r7, #6]
 80028c2:	460b      	mov	r3, r1
 80028c4:	717b      	strb	r3, [r7, #5]
 80028c6:	4613      	mov	r3, r2
 80028c8:	713b      	strb	r3, [r7, #4]
	//printf("1\r\n");
	send_spi_flag = false;
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <SPI_SendMessage+0x5c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]
    spi_tx_buffer[0] = command;
 80028d0:	4a0e      	ldr	r2, [pc, #56]	; (800290c <SPI_SendMessage+0x60>)
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	7013      	strb	r3, [r2, #0]
    spi_tx_buffer[1] = locker_id;
 80028d6:	4a0d      	ldr	r2, [pc, #52]	; (800290c <SPI_SendMessage+0x60>)
 80028d8:	79bb      	ldrb	r3, [r7, #6]
 80028da:	7053      	strb	r3, [r2, #1]
    spi_tx_buffer[2] = data1;
 80028dc:	4a0b      	ldr	r2, [pc, #44]	; (800290c <SPI_SendMessage+0x60>)
 80028de:	797b      	ldrb	r3, [r7, #5]
 80028e0:	7093      	strb	r3, [r2, #2]
    spi_tx_buffer[3] = data2;
 80028e2:	4a0a      	ldr	r2, [pc, #40]	; (800290c <SPI_SendMessage+0x60>)
 80028e4:	793b      	ldrb	r3, [r7, #4]
 80028e6:	70d3      	strb	r3, [r2, #3]
    spi_tx_buffer[4] = data3;
 80028e8:	4a08      	ldr	r2, [pc, #32]	; (800290c <SPI_SendMessage+0x60>)
 80028ea:	7e3b      	ldrb	r3, [r7, #24]
 80028ec:	7113      	strb	r3, [r2, #4]
    spi_tx_buffer[5] = data4;
 80028ee:	4a07      	ldr	r2, [pc, #28]	; (800290c <SPI_SendMessage+0x60>)
 80028f0:	7f3b      	ldrb	r3, [r7, #28]
 80028f2:	7153      	strb	r3, [r2, #5]

    HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_10);
 80028f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f8:	4805      	ldr	r0, [pc, #20]	; (8002910 <SPI_SendMessage+0x64>)
 80028fa:	f001 fcd6 	bl	80042aa <HAL_GPIO_TogglePin>

}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bd90      	pop	{r4, r7, pc}
 8002906:	bf00      	nop
 8002908:	20000001 	.word	0x20000001
 800290c:	200006d8 	.word	0x200006d8
 8002910:	40021800 	.word	0x40021800

08002914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	4b0f      	ldr	r3, [pc, #60]	; (8002958 <HAL_MspInit+0x44>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	4a0e      	ldr	r2, [pc, #56]	; (8002958 <HAL_MspInit+0x44>)
 8002920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002924:	6413      	str	r3, [r2, #64]	; 0x40
 8002926:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <HAL_MspInit+0x44>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002932:	4b09      	ldr	r3, [pc, #36]	; (8002958 <HAL_MspInit+0x44>)
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	4a08      	ldr	r2, [pc, #32]	; (8002958 <HAL_MspInit+0x44>)
 8002938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800293c:	6453      	str	r3, [r2, #68]	; 0x44
 800293e:	4b06      	ldr	r3, [pc, #24]	; (8002958 <HAL_MspInit+0x44>)
 8002940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002942:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40023800 	.word	0x40023800

0800295c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08e      	sub	sp, #56	; 0x38
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a6d      	ldr	r2, [pc, #436]	; (8002b30 <HAL_I2C_MspInit+0x1d4>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d167      	bne.n	8002a4e <HAL_I2C_MspInit+0xf2>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800297e:	4b6d      	ldr	r3, [pc, #436]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	4a6c      	ldr	r2, [pc, #432]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002984:	f043 0302 	orr.w	r3, r3, #2
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
 800298a:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	623b      	str	r3, [r7, #32]
 8002994:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002996:	23c0      	movs	r3, #192	; 0xc0
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800299a:	2312      	movs	r3, #18
 800299c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800299e:	2301      	movs	r3, #1
 80029a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029a6:	2304      	movs	r3, #4
 80029a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029ae:	4619      	mov	r1, r3
 80029b0:	4861      	ldr	r0, [pc, #388]	; (8002b38 <HAL_I2C_MspInit+0x1dc>)
 80029b2:	f001 f9a9 	bl	8003d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029b6:	4b5f      	ldr	r3, [pc, #380]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	4a5e      	ldr	r2, [pc, #376]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 80029bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029c0:	6413      	str	r3, [r2, #64]	; 0x40
 80029c2:	4b5c      	ldr	r3, [pc, #368]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ca:	61fb      	str	r3, [r7, #28]
 80029cc:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 80029ce:	4b5b      	ldr	r3, [pc, #364]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029d0:	4a5b      	ldr	r2, [pc, #364]	; (8002b40 <HAL_I2C_MspInit+0x1e4>)
 80029d2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80029d4:	4b59      	ldr	r3, [pc, #356]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029da:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029dc:	4b57      	ldr	r3, [pc, #348]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029de:	2240      	movs	r2, #64	; 0x40
 80029e0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029e2:	4b56      	ldr	r3, [pc, #344]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029e8:	4b54      	ldr	r3, [pc, #336]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029ee:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029f0:	4b52      	ldr	r3, [pc, #328]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029f6:	4b51      	ldr	r3, [pc, #324]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80029fc:	4b4f      	ldr	r3, [pc, #316]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a02:	4b4e      	ldr	r3, [pc, #312]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 8002a04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a08:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a0a:	4b4c      	ldr	r3, [pc, #304]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002a10:	484a      	ldr	r0, [pc, #296]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 8002a12:	f000 fd67 	bl	80034e4 <HAL_DMA_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_I2C_MspInit+0xc4>
    {
      Error_Handler();
 8002a1c:	f7ff fdda 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a46      	ldr	r2, [pc, #280]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 8002a24:	639a      	str	r2, [r3, #56]	; 0x38
 8002a26:	4a45      	ldr	r2, [pc, #276]	; (8002b3c <HAL_I2C_MspInit+0x1e0>)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2100      	movs	r1, #0
 8002a30:	201f      	movs	r0, #31
 8002a32:	f000 fd12 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002a36:	201f      	movs	r0, #31
 8002a38:	f000 fd2b 	bl	8003492 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2100      	movs	r1, #0
 8002a40:	2020      	movs	r0, #32
 8002a42:	f000 fd0a 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002a46:	2020      	movs	r0, #32
 8002a48:	f000 fd23 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8002a4c:	e06b      	b.n	8002b26 <HAL_I2C_MspInit+0x1ca>
  else if(hi2c->Instance==I2C2)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a3c      	ldr	r2, [pc, #240]	; (8002b44 <HAL_I2C_MspInit+0x1e8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d138      	bne.n	8002aca <HAL_I2C_MspInit+0x16e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a58:	4b36      	ldr	r3, [pc, #216]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	4a35      	ldr	r2, [pc, #212]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a5e:	f043 0320 	orr.w	r3, r3, #32
 8002a62:	6313      	str	r3, [r2, #48]	; 0x30
 8002a64:	4b33      	ldr	r3, [pc, #204]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a68:	f003 0320 	and.w	r3, r3, #32
 8002a6c:	61bb      	str	r3, [r7, #24]
 8002a6e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a70:	2303      	movs	r3, #3
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a74:	2312      	movs	r3, #18
 8002a76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a80:	2304      	movs	r3, #4
 8002a82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a88:	4619      	mov	r1, r3
 8002a8a:	482f      	ldr	r0, [pc, #188]	; (8002b48 <HAL_I2C_MspInit+0x1ec>)
 8002a8c:	f001 f93c 	bl	8003d08 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a90:	4b28      	ldr	r3, [pc, #160]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	4a27      	ldr	r2, [pc, #156]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a9a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9c:	4b25      	ldr	r3, [pc, #148]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2100      	movs	r1, #0
 8002aac:	2021      	movs	r0, #33	; 0x21
 8002aae:	f000 fcd4 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002ab2:	2021      	movs	r0, #33	; 0x21
 8002ab4:	f000 fced 	bl	8003492 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2100      	movs	r1, #0
 8002abc:	2022      	movs	r0, #34	; 0x22
 8002abe:	f000 fccc 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002ac2:	2022      	movs	r0, #34	; 0x22
 8002ac4:	f000 fce5 	bl	8003492 <HAL_NVIC_EnableIRQ>
}
 8002ac8:	e02d      	b.n	8002b26 <HAL_I2C_MspInit+0x1ca>
  else if(hi2c->Instance==I2C4)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a1f      	ldr	r2, [pc, #124]	; (8002b4c <HAL_I2C_MspInit+0x1f0>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d128      	bne.n	8002b26 <HAL_I2C_MspInit+0x1ca>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ad4:	4b17      	ldr	r3, [pc, #92]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	4a16      	ldr	r2, [pc, #88]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002ada:	f043 0320 	orr.w	r3, r3, #32
 8002ade:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae0:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae4:	f003 0320 	and.w	r3, r3, #32
 8002ae8:	613b      	str	r3, [r7, #16]
 8002aea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002aec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002af2:	2312      	movs	r3, #18
 8002af4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002af6:	2301      	movs	r3, #1
 8002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afa:	2303      	movs	r3, #3
 8002afc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8002afe:	2304      	movs	r3, #4
 8002b00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b06:	4619      	mov	r1, r3
 8002b08:	480f      	ldr	r0, [pc, #60]	; (8002b48 <HAL_I2C_MspInit+0x1ec>)
 8002b0a:	f001 f8fd 	bl	8003d08 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b0e:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	4a08      	ldr	r2, [pc, #32]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002b14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b18:	6413      	str	r3, [r2, #64]	; 0x40
 8002b1a:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <HAL_I2C_MspInit+0x1d8>)
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
}
 8002b26:	bf00      	nop
 8002b28:	3738      	adds	r7, #56	; 0x38
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40005400 	.word	0x40005400
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40020400 	.word	0x40020400
 8002b3c:	20000430 	.word	0x20000430
 8002b40:	400260a0 	.word	0x400260a0
 8002b44:	40005800 	.word	0x40005800
 8002b48:	40021400 	.word	0x40021400
 8002b4c:	40006000 	.word	0x40006000

08002b50 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a27      	ldr	r2, [pc, #156]	; (8002bfc <HAL_I2C_MspDeInit+0xac>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d119      	bne.n	8002b96 <HAL_I2C_MspDeInit+0x46>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002b62:	4b27      	ldr	r3, [pc, #156]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	4a26      	ldr	r2, [pc, #152]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002b68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b6c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002b6e:	2140      	movs	r1, #64	; 0x40
 8002b70:	4824      	ldr	r0, [pc, #144]	; (8002c04 <HAL_I2C_MspDeInit+0xb4>)
 8002b72:	f001 fa75 	bl	8004060 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002b76:	2180      	movs	r1, #128	; 0x80
 8002b78:	4822      	ldr	r0, [pc, #136]	; (8002c04 <HAL_I2C_MspDeInit+0xb4>)
 8002b7a:	f001 fa71 	bl	8004060 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 fd5c 	bl	8003640 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002b88:	201f      	movs	r0, #31
 8002b8a:	f000 fc90 	bl	80034ae <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8002b8e:	2020      	movs	r0, #32
 8002b90:	f000 fc8d 	bl	80034ae <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C4_MspDeInit 1 */

  /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 8002b94:	e02e      	b.n	8002bf4 <HAL_I2C_MspDeInit+0xa4>
  else if(hi2c->Instance==I2C2)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a1b      	ldr	r2, [pc, #108]	; (8002c08 <HAL_I2C_MspDeInit+0xb8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d114      	bne.n	8002bca <HAL_I2C_MspDeInit+0x7a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002ba0:	4b17      	ldr	r3, [pc, #92]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	4a16      	ldr	r2, [pc, #88]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002ba6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002baa:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0);
 8002bac:	2101      	movs	r1, #1
 8002bae:	4817      	ldr	r0, [pc, #92]	; (8002c0c <HAL_I2C_MspDeInit+0xbc>)
 8002bb0:	f001 fa56 	bl	8004060 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_1);
 8002bb4:	2102      	movs	r1, #2
 8002bb6:	4815      	ldr	r0, [pc, #84]	; (8002c0c <HAL_I2C_MspDeInit+0xbc>)
 8002bb8:	f001 fa52 	bl	8004060 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8002bbc:	2021      	movs	r0, #33	; 0x21
 8002bbe:	f000 fc76 	bl	80034ae <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8002bc2:	2022      	movs	r0, #34	; 0x22
 8002bc4:	f000 fc73 	bl	80034ae <HAL_NVIC_DisableIRQ>
}
 8002bc8:	e014      	b.n	8002bf4 <HAL_I2C_MspDeInit+0xa4>
  else if(hi2c->Instance==I2C4)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a10      	ldr	r2, [pc, #64]	; (8002c10 <HAL_I2C_MspDeInit+0xc0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d10f      	bne.n	8002bf4 <HAL_I2C_MspDeInit+0xa4>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	4a09      	ldr	r2, [pc, #36]	; (8002c00 <HAL_I2C_MspDeInit+0xb0>)
 8002bda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bde:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_14);
 8002be0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002be4:	4809      	ldr	r0, [pc, #36]	; (8002c0c <HAL_I2C_MspDeInit+0xbc>)
 8002be6:	f001 fa3b 	bl	8004060 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_15);
 8002bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bee:	4807      	ldr	r0, [pc, #28]	; (8002c0c <HAL_I2C_MspDeInit+0xbc>)
 8002bf0:	f001 fa36 	bl	8004060 <HAL_GPIO_DeInit>
}
 8002bf4:	bf00      	nop
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40005400 	.word	0x40005400
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020400 	.word	0x40020400
 8002c08:	40005800 	.word	0x40005800
 8002c0c:	40021400 	.word	0x40021400
 8002c10:	40006000 	.word	0x40006000

08002c14 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	; 0x28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 0314 	add.w	r3, r7, #20
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a4a      	ldr	r2, [pc, #296]	; (8002d5c <HAL_SPI_MspInit+0x148>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	f040 808e 	bne.w	8002d54 <HAL_SPI_MspInit+0x140>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c38:	4b49      	ldr	r3, [pc, #292]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3c:	4a48      	ldr	r2, [pc, #288]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c42:	6453      	str	r3, [r2, #68]	; 0x44
 8002c44:	4b46      	ldr	r3, [pc, #280]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c50:	4b43      	ldr	r3, [pc, #268]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c54:	4a42      	ldr	r2, [pc, #264]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c56:	f043 0301 	orr.w	r3, r3, #1
 8002c5a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5c:	4b40      	ldr	r3, [pc, #256]	; (8002d60 <HAL_SPI_MspInit+0x14c>)
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002c68:	23f0      	movs	r3, #240	; 0xf0
 8002c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c74:	2303      	movs	r3, #3
 8002c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c78:	2305      	movs	r3, #5
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	4838      	ldr	r0, [pc, #224]	; (8002d64 <HAL_SPI_MspInit+0x150>)
 8002c84:	f001 f840 	bl	8003d08 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002c88:	4b37      	ldr	r3, [pc, #220]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002c8a:	4a38      	ldr	r2, [pc, #224]	; (8002d6c <HAL_SPI_MspInit+0x158>)
 8002c8c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002c8e:	4b36      	ldr	r3, [pc, #216]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002c90:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002c94:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002c98:	2240      	movs	r2, #64	; 0x40
 8002c9a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c9c:	4b32      	ldr	r3, [pc, #200]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ca2:	4b31      	ldr	r3, [pc, #196]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002ca4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ca8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002caa:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cb0:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8002cb6:	4b2c      	ldr	r3, [pc, #176]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cbc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cbe:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cc4:	4b28      	ldr	r3, [pc, #160]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002cca:	4827      	ldr	r0, [pc, #156]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002ccc:	f000 fc0a 	bl	80034e4 <HAL_DMA_Init>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8002cd6:	f7ff fc7d 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a22      	ldr	r2, [pc, #136]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002cde:	655a      	str	r2, [r3, #84]	; 0x54
 8002ce0:	4a21      	ldr	r2, [pc, #132]	; (8002d68 <HAL_SPI_MspInit+0x154>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002ce6:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002ce8:	4a22      	ldr	r2, [pc, #136]	; (8002d74 <HAL_SPI_MspInit+0x160>)
 8002cea:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002cec:	4b20      	ldr	r3, [pc, #128]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002cee:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002cf2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cf4:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d06:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d08:	4b19      	ldr	r3, [pc, #100]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d0e:	4b18      	ldr	r3, [pc, #96]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002d14:	4b16      	ldr	r3, [pc, #88]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d1a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d1c:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d22:	4b13      	ldr	r3, [pc, #76]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002d28:	4811      	ldr	r0, [pc, #68]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d2a:	f000 fbdb 	bl	80034e4 <HAL_DMA_Init>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_SPI_MspInit+0x124>
    {
      Error_Handler();
 8002d34:	f7ff fc4e 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a0d      	ldr	r2, [pc, #52]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d3c:	659a      	str	r2, [r3, #88]	; 0x58
 8002d3e:	4a0c      	ldr	r2, [pc, #48]	; (8002d70 <HAL_SPI_MspInit+0x15c>)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002d44:	2200      	movs	r2, #0
 8002d46:	2100      	movs	r1, #0
 8002d48:	2023      	movs	r0, #35	; 0x23
 8002d4a:	f000 fb86 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002d4e:	2023      	movs	r0, #35	; 0x23
 8002d50:	f000 fb9f 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d54:	bf00      	nop
 8002d56:	3728      	adds	r7, #40	; 0x28
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40013000 	.word	0x40013000
 8002d60:	40023800 	.word	0x40023800
 8002d64:	40020000 	.word	0x40020000
 8002d68:	20000670 	.word	0x20000670
 8002d6c:	40026458 	.word	0x40026458
 8002d70:	20000610 	.word	0x20000610
 8002d74:	40026410 	.word	0x40026410

08002d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08c      	sub	sp, #48	; 0x30
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a2e      	ldr	r2, [pc, #184]	; (8002e50 <HAL_UART_MspInit+0xd8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d128      	bne.n	8002dec <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d9a:	4b2e      	ldr	r3, [pc, #184]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a2d      	ldr	r2, [pc, #180]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b2b      	ldr	r3, [pc, #172]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dae:	61bb      	str	r3, [r7, #24]
 8002db0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	4a27      	ldr	r2, [pc, #156]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dbe:	4b25      	ldr	r3, [pc, #148]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002dca:	230c      	movs	r3, #12
 8002dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dda:	2307      	movs	r3, #7
 8002ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dde:	f107 031c 	add.w	r3, r7, #28
 8002de2:	4619      	mov	r1, r3
 8002de4:	481c      	ldr	r0, [pc, #112]	; (8002e58 <HAL_UART_MspInit+0xe0>)
 8002de6:	f000 ff8f 	bl	8003d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002dea:	e02d      	b.n	8002e48 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1a      	ldr	r2, [pc, #104]	; (8002e5c <HAL_UART_MspInit+0xe4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d128      	bne.n	8002e48 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	4a16      	ldr	r2, [pc, #88]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e00:	6413      	str	r3, [r2, #64]	; 0x40
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e0e:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	4a10      	ldr	r2, [pc, #64]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002e14:	f043 0308 	orr.w	r3, r3, #8
 8002e18:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <HAL_UART_MspInit+0xdc>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	f003 0308 	and.w	r3, r3, #8
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e26:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e30:	2300      	movs	r3, #0
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e34:	2303      	movs	r3, #3
 8002e36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e38:	2307      	movs	r3, #7
 8002e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e3c:	f107 031c 	add.w	r3, r7, #28
 8002e40:	4619      	mov	r1, r3
 8002e42:	4807      	ldr	r0, [pc, #28]	; (8002e60 <HAL_UART_MspInit+0xe8>)
 8002e44:	f000 ff60 	bl	8003d08 <HAL_GPIO_Init>
}
 8002e48:	bf00      	nop
 8002e4a:	3730      	adds	r7, #48	; 0x30
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40004400 	.word	0x40004400
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40020000 	.word	0x40020000
 8002e5c:	40004800 	.word	0x40004800
 8002e60:	40020c00 	.word	0x40020c00

08002e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e68:	e7fe      	b.n	8002e68 <NMI_Handler+0x4>

08002e6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e6e:	e7fe      	b.n	8002e6e <HardFault_Handler+0x4>

08002e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e74:	e7fe      	b.n	8002e74 <MemManage_Handler+0x4>

08002e76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e76:	b480      	push	{r7}
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e7a:	e7fe      	b.n	8002e7a <BusFault_Handler+0x4>

08002e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e80:	e7fe      	b.n	8002e80 <UsageFault_Handler+0x4>

08002e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e82:	b480      	push	{r7}
 8002e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e94:	bf00      	nop
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eb0:	f000 f990 	bl	80031d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb4:	bf00      	nop
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002ebc:	4802      	ldr	r0, [pc, #8]	; (8002ec8 <DMA1_Stream6_IRQHandler+0x10>)
 8002ebe:	f000 fc9f 	bl	8003800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000430 	.word	0x20000430

08002ecc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002ed0:	4802      	ldr	r0, [pc, #8]	; (8002edc <I2C1_EV_IRQHandler+0x10>)
 8002ed2:	f001 fd9f 	bl	8004a14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20000490 	.word	0x20000490

08002ee0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ee4:	4802      	ldr	r0, [pc, #8]	; (8002ef0 <I2C1_ER_IRQHandler+0x10>)
 8002ee6:	f001 fdaf 	bl	8004a48 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000490 	.word	0x20000490

08002ef4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002ef8:	4802      	ldr	r0, [pc, #8]	; (8002f04 <I2C2_EV_IRQHandler+0x10>)
 8002efa:	f001 fd8b 	bl	8004a14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	200004dc 	.word	0x200004dc

08002f08 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002f0c:	4802      	ldr	r0, [pc, #8]	; (8002f18 <I2C2_ER_IRQHandler+0x10>)
 8002f0e:	f001 fd9b 	bl	8004a48 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200004dc 	.word	0x200004dc

08002f1c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002f20:	4802      	ldr	r0, [pc, #8]	; (8002f2c <SPI1_IRQHandler+0x10>)
 8002f22:	f004 fd11 	bl	8007948 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000528 	.word	0x20000528

08002f30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002f34:	4802      	ldr	r0, [pc, #8]	; (8002f40 <DMA2_Stream0_IRQHandler+0x10>)
 8002f36:	f000 fc63 	bl	8003800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20000610 	.word	0x20000610

08002f44 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002f48:	4802      	ldr	r0, [pc, #8]	; (8002f54 <DMA2_Stream3_IRQHandler+0x10>)
 8002f4a:	f000 fc59 	bl	8003800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20000670 	.word	0x20000670

08002f58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
	return 1;
 8002f5c:	2301      	movs	r3, #1
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <_kill>:

int _kill(int pid, int sig)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f72:	f005 feab 	bl	8008ccc <__errno>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2216      	movs	r2, #22
 8002f7a:	601a      	str	r2, [r3, #0]
	return -1;
 8002f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <_exit>:

void _exit (int status)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f90:	f04f 31ff 	mov.w	r1, #4294967295
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f7ff ffe7 	bl	8002f68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f9a:	e7fe      	b.n	8002f9a <_exit+0x12>

08002f9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	e00a      	b.n	8002fc4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002fae:	f3af 8000 	nop.w
 8002fb2:	4601      	mov	r1, r0
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	60ba      	str	r2, [r7, #8]
 8002fba:	b2ca      	uxtb	r2, r1
 8002fbc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	617b      	str	r3, [r7, #20]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	dbf0      	blt.n	8002fae <_read+0x12>
	}

return len;
 8002fcc:	687b      	ldr	r3, [r7, #4]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b086      	sub	sp, #24
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	e009      	b.n	8002ffc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	60ba      	str	r2, [r7, #8]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff faf5 	bl	80025e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	429a      	cmp	r2, r3
 8003002:	dbf1      	blt.n	8002fe8 <_write+0x12>
	}
	return len;
 8003004:	687b      	ldr	r3, [r7, #4]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <_close>:

int _close(int file)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
	return -1;
 8003016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800301a:	4618      	mov	r0, r3
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
 800302e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003036:	605a      	str	r2, [r3, #4]
	return 0;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <_isatty>:

int _isatty(int file)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
	return 1;
 800304e:	2301      	movs	r3, #1
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
	return 0;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003080:	4a14      	ldr	r2, [pc, #80]	; (80030d4 <_sbrk+0x5c>)
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <_sbrk+0x60>)
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800308c:	4b13      	ldr	r3, [pc, #76]	; (80030dc <_sbrk+0x64>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d102      	bne.n	800309a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003094:	4b11      	ldr	r3, [pc, #68]	; (80030dc <_sbrk+0x64>)
 8003096:	4a12      	ldr	r2, [pc, #72]	; (80030e0 <_sbrk+0x68>)
 8003098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800309a:	4b10      	ldr	r3, [pc, #64]	; (80030dc <_sbrk+0x64>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4413      	add	r3, r2
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d207      	bcs.n	80030b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030a8:	f005 fe10 	bl	8008ccc <__errno>
 80030ac:	4603      	mov	r3, r0
 80030ae:	220c      	movs	r2, #12
 80030b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030b2:	f04f 33ff 	mov.w	r3, #4294967295
 80030b6:	e009      	b.n	80030cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030b8:	4b08      	ldr	r3, [pc, #32]	; (80030dc <_sbrk+0x64>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030be:	4b07      	ldr	r3, [pc, #28]	; (80030dc <_sbrk+0x64>)
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4413      	add	r3, r2
 80030c6:	4a05      	ldr	r2, [pc, #20]	; (80030dc <_sbrk+0x64>)
 80030c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030ca:	68fb      	ldr	r3, [r7, #12]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20080000 	.word	0x20080000
 80030d8:	00000400 	.word	0x00000400
 80030dc:	20000354 	.word	0x20000354
 80030e0:	20000700 	.word	0x20000700

080030e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030e8:	4b06      	ldr	r3, [pc, #24]	; (8003104 <SystemInit+0x20>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ee:	4a05      	ldr	r2, [pc, #20]	; (8003104 <SystemInit+0x20>)
 80030f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030f8:	bf00      	nop
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	e000ed00 	.word	0xe000ed00

08003108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003140 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800310c:	480d      	ldr	r0, [pc, #52]	; (8003144 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800310e:	490e      	ldr	r1, [pc, #56]	; (8003148 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003110:	4a0e      	ldr	r2, [pc, #56]	; (800314c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003114:	e002      	b.n	800311c <LoopCopyDataInit>

08003116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800311a:	3304      	adds	r3, #4

0800311c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800311c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800311e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003120:	d3f9      	bcc.n	8003116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003122:	4a0b      	ldr	r2, [pc, #44]	; (8003150 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003124:	4c0b      	ldr	r4, [pc, #44]	; (8003154 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003128:	e001      	b.n	800312e <LoopFillZerobss>

0800312a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800312a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800312c:	3204      	adds	r2, #4

0800312e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800312e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003130:	d3fb      	bcc.n	800312a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003132:	f7ff ffd7 	bl	80030e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003136:	f005 fdcf 	bl	8008cd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800313a:	f7fe ff75 	bl	8002028 <main>
  bx  lr    
 800313e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003140:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003148:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800314c:	0800e180 	.word	0x0800e180
  ldr r2, =_sbss
 8003150:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003154:	200006fc 	.word	0x200006fc

08003158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003158:	e7fe      	b.n	8003158 <ADC_IRQHandler>

0800315a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800315e:	2003      	movs	r0, #3
 8003160:	f000 f970 	bl	8003444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003164:	2000      	movs	r0, #0
 8003166:	f000 f805 	bl	8003174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800316a:	f7ff fbd3 	bl	8002914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800317c:	4b12      	ldr	r3, [pc, #72]	; (80031c8 <HAL_InitTick+0x54>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_InitTick+0x58>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	4619      	mov	r1, r3
 8003186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800318a:	fbb3 f3f1 	udiv	r3, r3, r1
 800318e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003192:	4618      	mov	r0, r3
 8003194:	f000 f999 	bl	80034ca <HAL_SYSTICK_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e00e      	b.n	80031c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b0f      	cmp	r3, #15
 80031a6:	d80a      	bhi.n	80031be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031a8:	2200      	movs	r2, #0
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	f000 f953 	bl	800345a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031b4:	4a06      	ldr	r2, [pc, #24]	; (80031d0 <HAL_InitTick+0x5c>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	e000      	b.n	80031c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	20000004 	.word	0x20000004
 80031cc:	2000000c 	.word	0x2000000c
 80031d0:	20000008 	.word	0x20000008

080031d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <HAL_IncTick+0x20>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <HAL_IncTick+0x24>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	4a04      	ldr	r2, [pc, #16]	; (80031f8 <HAL_IncTick+0x24>)
 80031e6:	6013      	str	r3, [r2, #0]
}
 80031e8:	bf00      	nop
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	2000000c 	.word	0x2000000c
 80031f8:	200006e8 	.word	0x200006e8

080031fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003200:	4b03      	ldr	r3, [pc, #12]	; (8003210 <HAL_GetTick+0x14>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	200006e8 	.word	0x200006e8

08003214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800321c:	f7ff ffee 	bl	80031fc <HAL_GetTick>
 8003220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322c:	d005      	beq.n	800323a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800322e:	4b0a      	ldr	r3, [pc, #40]	; (8003258 <HAL_Delay+0x44>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4413      	add	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800323a:	bf00      	nop
 800323c:	f7ff ffde 	bl	80031fc <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	429a      	cmp	r2, r3
 800324a:	d8f7      	bhi.n	800323c <HAL_Delay+0x28>
  {
  }
}
 800324c:	bf00      	nop
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	2000000c 	.word	0x2000000c

0800325c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800326c:	4b0b      	ldr	r3, [pc, #44]	; (800329c <__NVIC_SetPriorityGrouping+0x40>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003278:	4013      	ands	r3, r2
 800327a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003286:	4313      	orrs	r3, r2
 8003288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800328a:	4a04      	ldr	r2, [pc, #16]	; (800329c <__NVIC_SetPriorityGrouping+0x40>)
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	60d3      	str	r3, [r2, #12]
}
 8003290:	bf00      	nop
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	e000ed00 	.word	0xe000ed00
 80032a0:	05fa0000 	.word	0x05fa0000

080032a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a8:	4b04      	ldr	r3, [pc, #16]	; (80032bc <__NVIC_GetPriorityGrouping+0x18>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0a1b      	lsrs	r3, r3, #8
 80032ae:	f003 0307 	and.w	r3, r3, #7
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	db0b      	blt.n	80032ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 021f 	and.w	r2, r3, #31
 80032d8:	4907      	ldr	r1, [pc, #28]	; (80032f8 <__NVIC_EnableIRQ+0x38>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2001      	movs	r0, #1
 80032e2:	fa00 f202 	lsl.w	r2, r0, r2
 80032e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000e100 	.word	0xe000e100

080032fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	2b00      	cmp	r3, #0
 800330c:	db12      	blt.n	8003334 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	f003 021f 	and.w	r2, r3, #31
 8003314:	490a      	ldr	r1, [pc, #40]	; (8003340 <__NVIC_DisableIRQ+0x44>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	2001      	movs	r0, #1
 800331e:	fa00 f202 	lsl.w	r2, r0, r2
 8003322:	3320      	adds	r3, #32
 8003324:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003328:	f3bf 8f4f 	dsb	sy
}
 800332c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800332e:	f3bf 8f6f 	isb	sy
}
 8003332:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	e000e100 	.word	0xe000e100

08003344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	6039      	str	r1, [r7, #0]
 800334e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	2b00      	cmp	r3, #0
 8003356:	db0a      	blt.n	800336e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	b2da      	uxtb	r2, r3
 800335c:	490c      	ldr	r1, [pc, #48]	; (8003390 <__NVIC_SetPriority+0x4c>)
 800335e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003362:	0112      	lsls	r2, r2, #4
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	440b      	add	r3, r1
 8003368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800336c:	e00a      	b.n	8003384 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	4908      	ldr	r1, [pc, #32]	; (8003394 <__NVIC_SetPriority+0x50>)
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	3b04      	subs	r3, #4
 800337c:	0112      	lsls	r2, r2, #4
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	440b      	add	r3, r1
 8003382:	761a      	strb	r2, [r3, #24]
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	e000e100 	.word	0xe000e100
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003398:	b480      	push	{r7}
 800339a:	b089      	sub	sp, #36	; 0x24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f1c3 0307 	rsb	r3, r3, #7
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	bf28      	it	cs
 80033b6:	2304      	movcs	r3, #4
 80033b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	3304      	adds	r3, #4
 80033be:	2b06      	cmp	r3, #6
 80033c0:	d902      	bls.n	80033c8 <NVIC_EncodePriority+0x30>
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	3b03      	subs	r3, #3
 80033c6:	e000      	b.n	80033ca <NVIC_EncodePriority+0x32>
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033cc:	f04f 32ff 	mov.w	r2, #4294967295
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43da      	mvns	r2, r3
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	401a      	ands	r2, r3
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033e0:	f04f 31ff 	mov.w	r1, #4294967295
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ea:	43d9      	mvns	r1, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f0:	4313      	orrs	r3, r2
         );
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3724      	adds	r7, #36	; 0x24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003410:	d301      	bcc.n	8003416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003412:	2301      	movs	r3, #1
 8003414:	e00f      	b.n	8003436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003416:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <SysTick_Config+0x40>)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800341e:	210f      	movs	r1, #15
 8003420:	f04f 30ff 	mov.w	r0, #4294967295
 8003424:	f7ff ff8e 	bl	8003344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <SysTick_Config+0x40>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800342e:	4b04      	ldr	r3, [pc, #16]	; (8003440 <SysTick_Config+0x40>)
 8003430:	2207      	movs	r2, #7
 8003432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff05 	bl	800325c <__NVIC_SetPriorityGrouping>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	4603      	mov	r3, r0
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003468:	2300      	movs	r3, #0
 800346a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800346c:	f7ff ff1a 	bl	80032a4 <__NVIC_GetPriorityGrouping>
 8003470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	6978      	ldr	r0, [r7, #20]
 8003478:	f7ff ff8e 	bl	8003398 <NVIC_EncodePriority>
 800347c:	4602      	mov	r2, r0
 800347e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff5d 	bl	8003344 <__NVIC_SetPriority>
}
 800348a:	bf00      	nop
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800349c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff0d 	bl	80032c0 <__NVIC_EnableIRQ>
}
 80034a6:	bf00      	nop
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4603      	mov	r3, r0
 80034b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff1d 	bl	80032fc <__NVIC_DisableIRQ>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff ff94 	bl	8003400 <SysTick_Config>
 80034d8:	4603      	mov	r3, r0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7ff fe84 	bl	80031fc <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e099      	b.n	8003634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003520:	e00f      	b.n	8003542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003522:	f7ff fe6b 	bl	80031fc <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b05      	cmp	r3, #5
 800352e:	d908      	bls.n	8003542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2203      	movs	r2, #3
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e078      	b.n	8003634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e8      	bne.n	8003522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4b38      	ldr	r3, [pc, #224]	; (800363c <HAL_DMA_Init+0x158>)
 800355c:	4013      	ands	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800356e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800357a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	2b04      	cmp	r3, #4
 800359a:	d107      	bne.n	80035ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	4313      	orrs	r3, r2
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0307 	bic.w	r3, r3, #7
 80035c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d117      	bne.n	8003606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fb11 	bl	8003c10 <DMA_CheckFifoParam>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003602:	2301      	movs	r3, #1
 8003604:	e016      	b.n	8003634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fac8 	bl	8003ba4 <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	223f      	movs	r2, #63	; 0x3f
 800361e:	409a      	lsls	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	e010803f 	.word	0xe010803f

08003640 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e050      	b.n	80036f4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d101      	bne.n	8003662 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800365e:	2302      	movs	r3, #2
 8003660:	e048      	b.n	80036f4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0201 	bic.w	r2, r2, #1
 8003670:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2200      	movs	r2, #0
 8003680:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2200      	movs	r2, #0
 8003688:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2200      	movs	r2, #0
 8003690:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2200      	movs	r2, #0
 8003698:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2221      	movs	r2, #33	; 0x21
 80036a0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 fa7e 	bl	8003ba4 <DMA_CalcBaseAndBitshift>
 80036a8:	4603      	mov	r3, r0
 80036aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b0:	223f      	movs	r2, #63	; 0x3f
 80036b2:	409a      	lsls	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
 8003708:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003712:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_DMA_Start_IT+0x26>
 800371e:	2302      	movs	r3, #2
 8003720:	e048      	b.n	80037b4 <HAL_DMA_Start_IT+0xb8>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	d137      	bne.n	80037a6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2202      	movs	r2, #2
 800373a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f9fc 	bl	8003b48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003754:	223f      	movs	r2, #63	; 0x3f
 8003756:	409a      	lsls	r2, r3
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0216 	orr.w	r2, r2, #22
 800376a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695a      	ldr	r2, [r3, #20]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800377a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d007      	beq.n	8003794 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0208 	orr.w	r2, r2, #8
 8003792:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 0201 	orr.w	r2, r2, #1
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	e005      	b.n	80037b2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037ae:	2302      	movs	r3, #2
 80037b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d004      	beq.n	80037da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2280      	movs	r2, #128	; 0x80
 80037d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e00c      	b.n	80037f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2205      	movs	r2, #5
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0201 	bic.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003808:	2300      	movs	r3, #0
 800380a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800380c:	4b92      	ldr	r3, [pc, #584]	; (8003a58 <HAL_DMA_IRQHandler+0x258>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a92      	ldr	r2, [pc, #584]	; (8003a5c <HAL_DMA_IRQHandler+0x25c>)
 8003812:	fba2 2303 	umull	r2, r3, r2, r3
 8003816:	0a9b      	lsrs	r3, r3, #10
 8003818:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382a:	2208      	movs	r2, #8
 800382c:	409a      	lsls	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	4013      	ands	r3, r2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d01a      	beq.n	800386c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d013      	beq.n	800386c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0204 	bic.w	r2, r2, #4
 8003852:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003858:	2208      	movs	r2, #8
 800385a:	409a      	lsls	r2, r3
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003864:	f043 0201 	orr.w	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003870:	2201      	movs	r2, #1
 8003872:	409a      	lsls	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4013      	ands	r3, r2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d012      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00b      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388e:	2201      	movs	r2, #1
 8003890:	409a      	lsls	r2, r3
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389a:	f043 0202 	orr.w	r2, r3, #2
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a6:	2204      	movs	r2, #4
 80038a8:	409a      	lsls	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d012      	beq.n	80038d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00b      	beq.n	80038d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c4:	2204      	movs	r2, #4
 80038c6:	409a      	lsls	r2, r3
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d0:	f043 0204 	orr.w	r2, r3, #4
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038dc:	2210      	movs	r2, #16
 80038de:	409a      	lsls	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	4013      	ands	r3, r2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d043      	beq.n	8003970 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0308 	and.w	r3, r3, #8
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d03c      	beq.n	8003970 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fa:	2210      	movs	r2, #16
 80038fc:	409a      	lsls	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d018      	beq.n	8003942 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d108      	bne.n	8003930 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	2b00      	cmp	r3, #0
 8003924:	d024      	beq.n	8003970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	4798      	blx	r3
 800392e:	e01f      	b.n	8003970 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003934:	2b00      	cmp	r3, #0
 8003936:	d01b      	beq.n	8003970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e016      	b.n	8003970 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d107      	bne.n	8003960 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0208 	bic.w	r2, r2, #8
 800395e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003974:	2220      	movs	r2, #32
 8003976:	409a      	lsls	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4013      	ands	r3, r2
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 808e 	beq.w	8003a9e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 8086 	beq.w	8003a9e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003996:	2220      	movs	r2, #32
 8003998:	409a      	lsls	r2, r3
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b05      	cmp	r3, #5
 80039a8:	d136      	bne.n	8003a18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0216 	bic.w	r2, r2, #22
 80039b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695a      	ldr	r2, [r3, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d103      	bne.n	80039da <HAL_DMA_IRQHandler+0x1da>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d007      	beq.n	80039ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0208 	bic.w	r2, r2, #8
 80039e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ee:	223f      	movs	r2, #63	; 0x3f
 80039f0:	409a      	lsls	r2, r3
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d07d      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	4798      	blx	r3
        }
        return;
 8003a16:	e078      	b.n	8003b0a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d01c      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d108      	bne.n	8003a46 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d030      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	4798      	blx	r3
 8003a44:	e02b      	b.n	8003a9e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d027      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	4798      	blx	r3
 8003a56:	e022      	b.n	8003a9e <HAL_DMA_IRQHandler+0x29e>
 8003a58:	20000004 	.word	0x20000004
 8003a5c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10f      	bne.n	8003a8e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0210 	bic.w	r2, r2, #16
 8003a7c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d032      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d022      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2205      	movs	r2, #5
 8003ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 0201 	bic.w	r2, r2, #1
 8003ac8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	3301      	adds	r3, #1
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d307      	bcc.n	8003ae6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1f2      	bne.n	8003aca <HAL_DMA_IRQHandler+0x2ca>
 8003ae4:	e000      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003ae6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d005      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
 8003b08:	e000      	b.n	8003b0c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003b0a:	bf00      	nop
    }
  }
}
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop

08003b14 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b22:	b2db      	uxtb	r3, r3
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b40      	cmp	r3, #64	; 0x40
 8003b74:	d108      	bne.n	8003b88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b86:	e007      	b.n	8003b98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	60da      	str	r2, [r3, #12]
}
 8003b98:	bf00      	nop
 8003b9a:	3714      	adds	r7, #20
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	3b10      	subs	r3, #16
 8003bb4:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <DMA_CalcBaseAndBitshift+0x60>)
 8003bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bba:	091b      	lsrs	r3, r3, #4
 8003bbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bbe:	4a12      	ldr	r2, [pc, #72]	; (8003c08 <DMA_CalcBaseAndBitshift+0x64>)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	d908      	bls.n	8003be4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <DMA_CalcBaseAndBitshift+0x68>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	1d1a      	adds	r2, r3, #4
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	659a      	str	r2, [r3, #88]	; 0x58
 8003be2:	e006      	b.n	8003bf2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <DMA_CalcBaseAndBitshift+0x68>)
 8003bec:	4013      	ands	r3, r2
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	aaaaaaab 	.word	0xaaaaaaab
 8003c08:	0800db8c 	.word	0x0800db8c
 8003c0c:	fffffc00 	.word	0xfffffc00

08003c10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d11f      	bne.n	8003c6a <DMA_CheckFifoParam+0x5a>
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	2b03      	cmp	r3, #3
 8003c2e:	d856      	bhi.n	8003cde <DMA_CheckFifoParam+0xce>
 8003c30:	a201      	add	r2, pc, #4	; (adr r2, 8003c38 <DMA_CheckFifoParam+0x28>)
 8003c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c36:	bf00      	nop
 8003c38:	08003c49 	.word	0x08003c49
 8003c3c:	08003c5b 	.word	0x08003c5b
 8003c40:	08003c49 	.word	0x08003c49
 8003c44:	08003cdf 	.word	0x08003cdf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d046      	beq.n	8003ce2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c58:	e043      	b.n	8003ce2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c62:	d140      	bne.n	8003ce6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c68:	e03d      	b.n	8003ce6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c72:	d121      	bne.n	8003cb8 <DMA_CheckFifoParam+0xa8>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d837      	bhi.n	8003cea <DMA_CheckFifoParam+0xda>
 8003c7a:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <DMA_CheckFifoParam+0x70>)
 8003c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c80:	08003c91 	.word	0x08003c91
 8003c84:	08003c97 	.word	0x08003c97
 8003c88:	08003c91 	.word	0x08003c91
 8003c8c:	08003ca9 	.word	0x08003ca9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	73fb      	strb	r3, [r7, #15]
      break;
 8003c94:	e030      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d025      	beq.n	8003cee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca6:	e022      	b.n	8003cee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cb0:	d11f      	bne.n	8003cf2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cb6:	e01c      	b.n	8003cf2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d903      	bls.n	8003cc6 <DMA_CheckFifoParam+0xb6>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d003      	beq.n	8003ccc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cc4:	e018      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8003cca:	e015      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00e      	beq.n	8003cf6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      break;
 8003cdc:	e00b      	b.n	8003cf6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e00a      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e008      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e006      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cea:	bf00      	nop
 8003cec:	e004      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cee:	bf00      	nop
 8003cf0:	e002      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003cf2:	bf00      	nop
 8003cf4:	e000      	b.n	8003cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cf6:	bf00      	nop
    }
  } 
  
  return status; 
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3714      	adds	r7, #20
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop

08003d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b089      	sub	sp, #36	; 0x24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	e175      	b.n	8004014 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d28:	2201      	movs	r2, #1
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	f040 8164 	bne.w	800400e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d005      	beq.n	8003d5e <HAL_GPIO_Init+0x56>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f003 0303 	and.w	r3, r3, #3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d130      	bne.n	8003dc0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	2203      	movs	r2, #3
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4013      	ands	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d94:	2201      	movs	r2, #1
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	091b      	lsrs	r3, r3, #4
 8003daa:	f003 0201 	and.w	r2, r3, #1
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 0303 	and.w	r3, r3, #3
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d017      	beq.n	8003dfc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d123      	bne.n	8003e50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	08da      	lsrs	r2, r3, #3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3208      	adds	r2, #8
 8003e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	220f      	movs	r2, #15
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	691a      	ldr	r2, [r3, #16]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	08da      	lsrs	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3208      	adds	r2, #8
 8003e4a:	69b9      	ldr	r1, [r7, #24]
 8003e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0203 	and.w	r2, r3, #3
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 80be 	beq.w	800400e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e92:	4b66      	ldr	r3, [pc, #408]	; (800402c <HAL_GPIO_Init+0x324>)
 8003e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e96:	4a65      	ldr	r2, [pc, #404]	; (800402c <HAL_GPIO_Init+0x324>)
 8003e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e9e:	4b63      	ldr	r3, [pc, #396]	; (800402c <HAL_GPIO_Init+0x324>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ea6:	60fb      	str	r3, [r7, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003eaa:	4a61      	ldr	r2, [pc, #388]	; (8004030 <HAL_GPIO_Init+0x328>)
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	089b      	lsrs	r3, r3, #2
 8003eb0:	3302      	adds	r3, #2
 8003eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	220f      	movs	r2, #15
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a58      	ldr	r2, [pc, #352]	; (8004034 <HAL_GPIO_Init+0x32c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d037      	beq.n	8003f46 <HAL_GPIO_Init+0x23e>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a57      	ldr	r2, [pc, #348]	; (8004038 <HAL_GPIO_Init+0x330>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d031      	beq.n	8003f42 <HAL_GPIO_Init+0x23a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a56      	ldr	r2, [pc, #344]	; (800403c <HAL_GPIO_Init+0x334>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d02b      	beq.n	8003f3e <HAL_GPIO_Init+0x236>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a55      	ldr	r2, [pc, #340]	; (8004040 <HAL_GPIO_Init+0x338>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d025      	beq.n	8003f3a <HAL_GPIO_Init+0x232>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a54      	ldr	r2, [pc, #336]	; (8004044 <HAL_GPIO_Init+0x33c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d01f      	beq.n	8003f36 <HAL_GPIO_Init+0x22e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a53      	ldr	r2, [pc, #332]	; (8004048 <HAL_GPIO_Init+0x340>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d019      	beq.n	8003f32 <HAL_GPIO_Init+0x22a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a52      	ldr	r2, [pc, #328]	; (800404c <HAL_GPIO_Init+0x344>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d013      	beq.n	8003f2e <HAL_GPIO_Init+0x226>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a51      	ldr	r2, [pc, #324]	; (8004050 <HAL_GPIO_Init+0x348>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00d      	beq.n	8003f2a <HAL_GPIO_Init+0x222>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a50      	ldr	r2, [pc, #320]	; (8004054 <HAL_GPIO_Init+0x34c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d007      	beq.n	8003f26 <HAL_GPIO_Init+0x21e>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a4f      	ldr	r2, [pc, #316]	; (8004058 <HAL_GPIO_Init+0x350>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d101      	bne.n	8003f22 <HAL_GPIO_Init+0x21a>
 8003f1e:	2309      	movs	r3, #9
 8003f20:	e012      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f22:	230a      	movs	r3, #10
 8003f24:	e010      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f26:	2308      	movs	r3, #8
 8003f28:	e00e      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f2a:	2307      	movs	r3, #7
 8003f2c:	e00c      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f2e:	2306      	movs	r3, #6
 8003f30:	e00a      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f32:	2305      	movs	r3, #5
 8003f34:	e008      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f36:	2304      	movs	r3, #4
 8003f38:	e006      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e004      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f3e:	2302      	movs	r3, #2
 8003f40:	e002      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f42:	2301      	movs	r3, #1
 8003f44:	e000      	b.n	8003f48 <HAL_GPIO_Init+0x240>
 8003f46:	2300      	movs	r3, #0
 8003f48:	69fa      	ldr	r2, [r7, #28]
 8003f4a:	f002 0203 	and.w	r2, r2, #3
 8003f4e:	0092      	lsls	r2, r2, #2
 8003f50:	4093      	lsls	r3, r2
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f58:	4935      	ldr	r1, [pc, #212]	; (8004030 <HAL_GPIO_Init+0x328>)
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	089b      	lsrs	r3, r3, #2
 8003f5e:	3302      	adds	r3, #2
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f66:	4b3d      	ldr	r3, [pc, #244]	; (800405c <HAL_GPIO_Init+0x354>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	4013      	ands	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f8a:	4a34      	ldr	r2, [pc, #208]	; (800405c <HAL_GPIO_Init+0x354>)
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f90:	4b32      	ldr	r3, [pc, #200]	; (800405c <HAL_GPIO_Init+0x354>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fb4:	4a29      	ldr	r2, [pc, #164]	; (800405c <HAL_GPIO_Init+0x354>)
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fba:	4b28      	ldr	r3, [pc, #160]	; (800405c <HAL_GPIO_Init+0x354>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	43db      	mvns	r3, r3
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fde:	4a1f      	ldr	r2, [pc, #124]	; (800405c <HAL_GPIO_Init+0x354>)
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	; (800405c <HAL_GPIO_Init+0x354>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	43db      	mvns	r3, r3
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d003      	beq.n	8004008 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004008:	4a14      	ldr	r2, [pc, #80]	; (800405c <HAL_GPIO_Init+0x354>)
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3301      	adds	r3, #1
 8004012:	61fb      	str	r3, [r7, #28]
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	2b0f      	cmp	r3, #15
 8004018:	f67f ae86 	bls.w	8003d28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800401c:	bf00      	nop
 800401e:	bf00      	nop
 8004020:	3724      	adds	r7, #36	; 0x24
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40023800 	.word	0x40023800
 8004030:	40013800 	.word	0x40013800
 8004034:	40020000 	.word	0x40020000
 8004038:	40020400 	.word	0x40020400
 800403c:	40020800 	.word	0x40020800
 8004040:	40020c00 	.word	0x40020c00
 8004044:	40021000 	.word	0x40021000
 8004048:	40021400 	.word	0x40021400
 800404c:	40021800 	.word	0x40021800
 8004050:	40021c00 	.word	0x40021c00
 8004054:	40022000 	.word	0x40022000
 8004058:	40022400 	.word	0x40022400
 800405c:	40013c00 	.word	0x40013c00

08004060 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004060:	b480      	push	{r7}
 8004062:	b087      	sub	sp, #28
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800406e:	2300      	movs	r3, #0
 8004070:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004072:	2300      	movs	r3, #0
 8004074:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004076:	2300      	movs	r3, #0
 8004078:	617b      	str	r3, [r7, #20]
 800407a:	e0d9      	b.n	8004230 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800407c:	2201      	movs	r2, #1
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	429a      	cmp	r2, r3
 8004094:	f040 80c9 	bne.w	800422a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004098:	4a6b      	ldr	r2, [pc, #428]	; (8004248 <HAL_GPIO_DeInit+0x1e8>)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	089b      	lsrs	r3, r3, #2
 800409e:	3302      	adds	r3, #2
 80040a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	220f      	movs	r2, #15
 80040b0:	fa02 f303 	lsl.w	r3, r2, r3
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	4013      	ands	r3, r2
 80040b8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a63      	ldr	r2, [pc, #396]	; (800424c <HAL_GPIO_DeInit+0x1ec>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d037      	beq.n	8004132 <HAL_GPIO_DeInit+0xd2>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a62      	ldr	r2, [pc, #392]	; (8004250 <HAL_GPIO_DeInit+0x1f0>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d031      	beq.n	800412e <HAL_GPIO_DeInit+0xce>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a61      	ldr	r2, [pc, #388]	; (8004254 <HAL_GPIO_DeInit+0x1f4>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d02b      	beq.n	800412a <HAL_GPIO_DeInit+0xca>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a60      	ldr	r2, [pc, #384]	; (8004258 <HAL_GPIO_DeInit+0x1f8>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d025      	beq.n	8004126 <HAL_GPIO_DeInit+0xc6>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a5f      	ldr	r2, [pc, #380]	; (800425c <HAL_GPIO_DeInit+0x1fc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01f      	beq.n	8004122 <HAL_GPIO_DeInit+0xc2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a5e      	ldr	r2, [pc, #376]	; (8004260 <HAL_GPIO_DeInit+0x200>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d019      	beq.n	800411e <HAL_GPIO_DeInit+0xbe>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a5d      	ldr	r2, [pc, #372]	; (8004264 <HAL_GPIO_DeInit+0x204>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_GPIO_DeInit+0xba>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a5c      	ldr	r2, [pc, #368]	; (8004268 <HAL_GPIO_DeInit+0x208>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00d      	beq.n	8004116 <HAL_GPIO_DeInit+0xb6>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a5b      	ldr	r2, [pc, #364]	; (800426c <HAL_GPIO_DeInit+0x20c>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <HAL_GPIO_DeInit+0xb2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a5a      	ldr	r2, [pc, #360]	; (8004270 <HAL_GPIO_DeInit+0x210>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d101      	bne.n	800410e <HAL_GPIO_DeInit+0xae>
 800410a:	2309      	movs	r3, #9
 800410c:	e012      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 800410e:	230a      	movs	r3, #10
 8004110:	e010      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 8004112:	2308      	movs	r3, #8
 8004114:	e00e      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 8004116:	2307      	movs	r3, #7
 8004118:	e00c      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 800411a:	2306      	movs	r3, #6
 800411c:	e00a      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 800411e:	2305      	movs	r3, #5
 8004120:	e008      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 8004122:	2304      	movs	r3, #4
 8004124:	e006      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 8004126:	2303      	movs	r3, #3
 8004128:	e004      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 800412a:	2302      	movs	r3, #2
 800412c:	e002      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <HAL_GPIO_DeInit+0xd4>
 8004132:	2300      	movs	r3, #0
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	f002 0203 	and.w	r2, r2, #3
 800413a:	0092      	lsls	r2, r2, #2
 800413c:	4093      	lsls	r3, r2
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	429a      	cmp	r2, r3
 8004142:	d132      	bne.n	80041aa <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004144:	4b4b      	ldr	r3, [pc, #300]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	43db      	mvns	r3, r3
 800414c:	4949      	ldr	r1, [pc, #292]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 800414e:	4013      	ands	r3, r2
 8004150:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004152:	4b48      	ldr	r3, [pc, #288]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	43db      	mvns	r3, r3
 800415a:	4946      	ldr	r1, [pc, #280]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 800415c:	4013      	ands	r3, r2
 800415e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004160:	4b44      	ldr	r3, [pc, #272]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	43db      	mvns	r3, r3
 8004168:	4942      	ldr	r1, [pc, #264]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 800416a:	4013      	ands	r3, r2
 800416c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800416e:	4b41      	ldr	r3, [pc, #260]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	43db      	mvns	r3, r3
 8004176:	493f      	ldr	r1, [pc, #252]	; (8004274 <HAL_GPIO_DeInit+0x214>)
 8004178:	4013      	ands	r3, r2
 800417a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	220f      	movs	r2, #15
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800418c:	4a2e      	ldr	r2, [pc, #184]	; (8004248 <HAL_GPIO_DeInit+0x1e8>)
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	089b      	lsrs	r3, r3, #2
 8004192:	3302      	adds	r3, #2
 8004194:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	43da      	mvns	r2, r3
 800419c:	482a      	ldr	r0, [pc, #168]	; (8004248 <HAL_GPIO_DeInit+0x1e8>)
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	089b      	lsrs	r3, r3, #2
 80041a2:	400a      	ands	r2, r1
 80041a4:	3302      	adds	r3, #2
 80041a6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	2103      	movs	r1, #3
 80041b4:	fa01 f303 	lsl.w	r3, r1, r3
 80041b8:	43db      	mvns	r3, r3
 80041ba:	401a      	ands	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	08da      	lsrs	r2, r3, #3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3208      	adds	r2, #8
 80041c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	220f      	movs	r2, #15
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	43db      	mvns	r3, r3
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	08d2      	lsrs	r2, r2, #3
 80041e0:	4019      	ands	r1, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3208      	adds	r2, #8
 80041e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	2103      	movs	r1, #3
 80041f4:	fa01 f303 	lsl.w	r3, r1, r3
 80041f8:	43db      	mvns	r3, r3
 80041fa:	401a      	ands	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	2101      	movs	r1, #1
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	fa01 f303 	lsl.w	r3, r1, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	401a      	ands	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689a      	ldr	r2, [r3, #8]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	005b      	lsls	r3, r3, #1
 800421c:	2103      	movs	r1, #3
 800421e:	fa01 f303 	lsl.w	r3, r1, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	401a      	ands	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	3301      	adds	r3, #1
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	2b0f      	cmp	r3, #15
 8004234:	f67f af22 	bls.w	800407c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004238:	bf00      	nop
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40013800 	.word	0x40013800
 800424c:	40020000 	.word	0x40020000
 8004250:	40020400 	.word	0x40020400
 8004254:	40020800 	.word	0x40020800
 8004258:	40020c00 	.word	0x40020c00
 800425c:	40021000 	.word	0x40021000
 8004260:	40021400 	.word	0x40021400
 8004264:	40021800 	.word	0x40021800
 8004268:	40021c00 	.word	0x40021c00
 800426c:	40022000 	.word	0x40022000
 8004270:	40022400 	.word	0x40022400
 8004274:	40013c00 	.word	0x40013c00

08004278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	807b      	strh	r3, [r7, #2]
 8004284:	4613      	mov	r3, r2
 8004286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004288:	787b      	ldrb	r3, [r7, #1]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800428e:	887a      	ldrh	r2, [r7, #2]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004294:	e003      	b.n	800429e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004296:	887b      	ldrh	r3, [r7, #2]
 8004298:	041a      	lsls	r2, r3, #16
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	619a      	str	r2, [r3, #24]
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	460b      	mov	r3, r1
 80042b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042bc:	887a      	ldrh	r2, [r7, #2]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4013      	ands	r3, r2
 80042c2:	041a      	lsls	r2, r3, #16
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	43d9      	mvns	r1, r3
 80042c8:	887b      	ldrh	r3, [r7, #2]
 80042ca:	400b      	ands	r3, r1
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	619a      	str	r2, [r3, #24]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e07f      	b.n	80043f2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fe fb28 	bl	800295c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2224      	movs	r2, #36	; 0x24
 8004310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004330:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004340:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d107      	bne.n	800435a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004356:	609a      	str	r2, [r3, #8]
 8004358:	e006      	b.n	8004368 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004366:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	2b02      	cmp	r3, #2
 800436e:	d104      	bne.n	800437a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004378:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6859      	ldr	r1, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	4b1d      	ldr	r3, [pc, #116]	; (80043fc <HAL_I2C_Init+0x11c>)
 8004386:	430b      	orrs	r3, r1
 8004388:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68da      	ldr	r2, [r3, #12]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004398:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691a      	ldr	r2, [r3, #16]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69d9      	ldr	r1, [r3, #28]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a1a      	ldr	r2, [r3, #32]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	02008000 	.word	0x02008000

08004400 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e021      	b.n	8004456 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2224      	movs	r2, #36	; 0x24
 8004416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0201 	bic.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fe fb90 	bl	8002b50 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
	...

08004460 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b088      	sub	sp, #32
 8004464:	af02      	add	r7, sp, #8
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	607a      	str	r2, [r7, #4]
 800446a:	461a      	mov	r2, r3
 800446c:	460b      	mov	r3, r1
 800446e:	817b      	strh	r3, [r7, #10]
 8004470:	4613      	mov	r3, r2
 8004472:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b20      	cmp	r3, #32
 800447e:	f040 80da 	bne.w	8004636 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004488:	2b01      	cmp	r3, #1
 800448a:	d101      	bne.n	8004490 <HAL_I2C_Master_Transmit+0x30>
 800448c:	2302      	movs	r3, #2
 800448e:	e0d3      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004498:	f7fe feb0 	bl	80031fc <HAL_GetTick>
 800449c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	2319      	movs	r3, #25
 80044a4:	2201      	movs	r2, #1
 80044a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f001 fc86 	bl	8005dbc <I2C_WaitOnFlagUntilTimeout>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e0be      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2221      	movs	r2, #33	; 0x21
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2210      	movs	r2, #16
 80044c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	893a      	ldrh	r2, [r7, #8]
 80044da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2bff      	cmp	r3, #255	; 0xff
 80044ea:	d90e      	bls.n	800450a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	22ff      	movs	r2, #255	; 0xff
 80044f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	8979      	ldrh	r1, [r7, #10]
 80044fa:	4b51      	ldr	r3, [pc, #324]	; (8004640 <HAL_I2C_Master_Transmit+0x1e0>)
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f001 fe7c 	bl	8006200 <I2C_TransferConfig>
 8004508:	e06c      	b.n	80045e4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450e:	b29a      	uxth	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004518:	b2da      	uxtb	r2, r3
 800451a:	8979      	ldrh	r1, [r7, #10]
 800451c:	4b48      	ldr	r3, [pc, #288]	; (8004640 <HAL_I2C_Master_Transmit+0x1e0>)
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f001 fe6b 	bl	8006200 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800452a:	e05b      	b.n	80045e4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	6a39      	ldr	r1, [r7, #32]
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f001 fc83 	bl	8005e3c <I2C_WaitOnTXISFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e07b      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004544:	781a      	ldrb	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800455a:	b29b      	uxth	r3, r3
 800455c:	3b01      	subs	r3, #1
 800455e:	b29a      	uxth	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d034      	beq.n	80045e4 <HAL_I2C_Master_Transmit+0x184>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457e:	2b00      	cmp	r3, #0
 8004580:	d130      	bne.n	80045e4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	6a3b      	ldr	r3, [r7, #32]
 8004588:	2200      	movs	r2, #0
 800458a:	2180      	movs	r1, #128	; 0x80
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f001 fc15 	bl	8005dbc <I2C_WaitOnFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e04d      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2bff      	cmp	r3, #255	; 0xff
 80045a4:	d90e      	bls.n	80045c4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	22ff      	movs	r2, #255	; 0xff
 80045aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045b0:	b2da      	uxtb	r2, r3
 80045b2:	8979      	ldrh	r1, [r7, #10]
 80045b4:	2300      	movs	r3, #0
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f001 fe1f 	bl	8006200 <I2C_TransferConfig>
 80045c2:	e00f      	b.n	80045e4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	8979      	ldrh	r1, [r7, #10]
 80045d6:	2300      	movs	r3, #0
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f001 fe0e 	bl	8006200 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d19e      	bne.n	800452c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	6a39      	ldr	r1, [r7, #32]
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f001 fc62 	bl	8005ebc <I2C_WaitOnSTOPFlagUntilTimeout>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e01a      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2220      	movs	r2, #32
 8004608:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	6859      	ldr	r1, [r3, #4]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <HAL_I2C_Master_Transmit+0x1e4>)
 8004616:	400b      	ands	r3, r1
 8004618:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	e000      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004636:	2302      	movs	r3, #2
  }
}
 8004638:	4618      	mov	r0, r3
 800463a:	3718      	adds	r7, #24
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}
 8004640:	80002000 	.word	0x80002000
 8004644:	fe00e800 	.word	0xfe00e800

08004648 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af02      	add	r7, sp, #8
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	607a      	str	r2, [r7, #4]
 8004652:	461a      	mov	r2, r3
 8004654:	460b      	mov	r3, r1
 8004656:	817b      	strh	r3, [r7, #10]
 8004658:	4613      	mov	r3, r2
 800465a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b20      	cmp	r3, #32
 8004666:	f040 80db 	bne.w	8004820 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_I2C_Master_Receive+0x30>
 8004674:	2302      	movs	r3, #2
 8004676:	e0d4      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004680:	f7fe fdbc 	bl	80031fc <HAL_GetTick>
 8004684:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	2319      	movs	r3, #25
 800468c:	2201      	movs	r2, #1
 800468e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f001 fb92 	bl	8005dbc <I2C_WaitOnFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e0bf      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2222      	movs	r2, #34	; 0x22
 80046a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2210      	movs	r2, #16
 80046ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	893a      	ldrh	r2, [r7, #8]
 80046c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	2bff      	cmp	r3, #255	; 0xff
 80046d2:	d90e      	bls.n	80046f2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	22ff      	movs	r2, #255	; 0xff
 80046d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	8979      	ldrh	r1, [r7, #10]
 80046e2:	4b52      	ldr	r3, [pc, #328]	; (800482c <HAL_I2C_Master_Receive+0x1e4>)
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f001 fd88 	bl	8006200 <I2C_TransferConfig>
 80046f0:	e06d      	b.n	80047ce <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004700:	b2da      	uxtb	r2, r3
 8004702:	8979      	ldrh	r1, [r7, #10]
 8004704:	4b49      	ldr	r3, [pc, #292]	; (800482c <HAL_I2C_Master_Receive+0x1e4>)
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f001 fd77 	bl	8006200 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004712:	e05c      	b.n	80047ce <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	6a39      	ldr	r1, [r7, #32]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f001 fc0b 	bl	8005f34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e07c      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004732:	b2d2      	uxtb	r2, r2
 8004734:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	1c5a      	adds	r2, r3, #1
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d034      	beq.n	80047ce <HAL_I2C_Master_Receive+0x186>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004768:	2b00      	cmp	r3, #0
 800476a:	d130      	bne.n	80047ce <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	2200      	movs	r2, #0
 8004774:	2180      	movs	r1, #128	; 0x80
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f001 fb20 	bl	8005dbc <I2C_WaitOnFlagUntilTimeout>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e04d      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478a:	b29b      	uxth	r3, r3
 800478c:	2bff      	cmp	r3, #255	; 0xff
 800478e:	d90e      	bls.n	80047ae <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	22ff      	movs	r2, #255	; 0xff
 8004794:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479a:	b2da      	uxtb	r2, r3
 800479c:	8979      	ldrh	r1, [r7, #10]
 800479e:	2300      	movs	r3, #0
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f001 fd2a 	bl	8006200 <I2C_TransferConfig>
 80047ac:	e00f      	b.n	80047ce <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	8979      	ldrh	r1, [r7, #10]
 80047c0:	2300      	movs	r3, #0
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f001 fd19 	bl	8006200 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d19d      	bne.n	8004714 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	6a39      	ldr	r1, [r7, #32]
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f001 fb6d 	bl	8005ebc <I2C_WaitOnSTOPFlagUntilTimeout>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e01a      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2220      	movs	r2, #32
 80047f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6859      	ldr	r1, [r3, #4]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	4b0c      	ldr	r3, [pc, #48]	; (8004830 <HAL_I2C_Master_Receive+0x1e8>)
 8004800:	400b      	ands	r3, r1
 8004802:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e000      	b.n	8004822 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004820:	2302      	movs	r3, #2
  }
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	80002400 	.word	0x80002400
 8004830:	fe00e800 	.word	0xfe00e800

08004834 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af02      	add	r7, sp, #8
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	607a      	str	r2, [r7, #4]
 800483e:	461a      	mov	r2, r3
 8004840:	460b      	mov	r3, r1
 8004842:	817b      	strh	r3, [r7, #10]
 8004844:	4613      	mov	r3, r2
 8004846:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b20      	cmp	r3, #32
 8004852:	f040 80cd 	bne.w	80049f0 <HAL_I2C_Master_Transmit_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004864:	d101      	bne.n	800486a <HAL_I2C_Master_Transmit_DMA+0x36>
    {
      return HAL_BUSY;
 8004866:	2302      	movs	r3, #2
 8004868:	e0c3      	b.n	80049f2 <HAL_I2C_Master_Transmit_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_I2C_Master_Transmit_DMA+0x44>
 8004874:	2302      	movs	r3, #2
 8004876:	e0bc      	b.n	80049f2 <HAL_I2C_Master_Transmit_DMA+0x1be>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2221      	movs	r2, #33	; 0x21
 8004884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2210      	movs	r2, #16
 800488c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	893a      	ldrh	r2, [r7, #8]
 80048a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	4a55      	ldr	r2, [pc, #340]	; (80049fc <HAL_I2C_Master_Transmit_DMA+0x1c8>)
 80048a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4a55      	ldr	r2, [pc, #340]	; (8004a00 <HAL_I2C_Master_Transmit_DMA+0x1cc>)
 80048ac:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2bff      	cmp	r3, #255	; 0xff
 80048b6:	d906      	bls.n	80048c6 <HAL_I2C_Master_Transmit_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	22ff      	movs	r2, #255	; 0xff
 80048bc:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80048be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	e007      	b.n	80048d6 <HAL_I2C_Master_Transmit_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80048d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048d4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d070      	beq.n	80049c0 <HAL_I2C_Master_Transmit_DMA+0x18c>
    {
      if (hi2c->hdmatx != NULL)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d020      	beq.n	8004928 <HAL_I2C_Master_Transmit_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ea:	4a46      	ldr	r2, [pc, #280]	; (8004a04 <HAL_I2C_Master_Transmit_DMA+0x1d0>)
 80048ec:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	4a45      	ldr	r2, [pc, #276]	; (8004a08 <HAL_I2C_Master_Transmit_DMA+0x1d4>)
 80048f4:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fa:	2200      	movs	r2, #0
 80048fc:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	2200      	movs	r2, #0
 8004904:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800490a:	6879      	ldr	r1, [r7, #4]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3328      	adds	r3, #40	; 0x28
 8004912:	461a      	mov	r2, r3
                                         hi2c->XferSize);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004918:	f7fe fef0 	bl	80036fc <HAL_DMA_Start_IT>
 800491c:	4603      	mov	r3, r0
 800491e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004920:	7cfb      	ldrb	r3, [r7, #19]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d138      	bne.n	8004998 <HAL_I2C_Master_Transmit_DMA+0x164>
 8004926:	e013      	b.n	8004950 <HAL_I2C_Master_Transmit_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e050      	b.n	80049f2 <HAL_I2C_Master_Transmit_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004954:	b2da      	uxtb	r2, r3
 8004956:	8979      	ldrh	r1, [r7, #10]
 8004958:	4b2c      	ldr	r3, [pc, #176]	; (8004a0c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	68f8      	ldr	r0, [r7, #12]
 8004960:	f001 fc4e 	bl	8006200 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004968:	b29a      	uxth	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800497e:	2110      	movs	r1, #16
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f001 fc6f 	bl	8006264 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e029      	b.n	80049ec <HAL_I2C_Master_Transmit_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2220      	movs	r2, #32
 800499c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ac:	f043 0210 	orr.w	r2, r3, #16
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e018      	b.n	80049f2 <HAL_I2C_Master_Transmit_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4a13      	ldr	r2, [pc, #76]	; (8004a10 <HAL_I2C_Master_Transmit_DMA+0x1dc>)
 80049c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	8979      	ldrh	r1, [r7, #10]
 80049ce:	4b0f      	ldr	r3, [pc, #60]	; (8004a0c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f001 fc12 	bl	8006200 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049e4:	2101      	movs	r1, #1
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f001 fc3c 	bl	8006264 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80049ec:	2300      	movs	r3, #0
 80049ee:	e000      	b.n	80049f2 <HAL_I2C_Master_Transmit_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80049f0:	2302      	movs	r3, #2
  }
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	ffff0000 	.word	0xffff0000
 8004a00:	08005009 	.word	0x08005009
 8004a04:	08005c77 	.word	0x08005c77
 8004a08:	08005d0d 	.word	0x08005d0d
 8004a0c:	80002000 	.word	0x80002000
 8004a10:	08004bb3 	.word	0x08004bb3

08004a14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	68f9      	ldr	r1, [r7, #12]
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	4798      	blx	r3
  }
}
 8004a40:	bf00      	nop
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	0a1b      	lsrs	r3, r3, #8
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d010      	beq.n	8004a8e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	09db      	lsrs	r3, r3, #7
 8004a70:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7c:	f043 0201 	orr.w	r2, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a8c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	0a9b      	lsrs	r3, r3, #10
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d010      	beq.n	8004abc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	09db      	lsrs	r3, r3, #7
 8004a9e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aaa:	f043 0208 	orr.w	r2, r3, #8
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004aba:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	0a5b      	lsrs	r3, r3, #9
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d010      	beq.n	8004aea <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	09db      	lsrs	r3, r3, #7
 8004acc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00a      	beq.n	8004aea <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ad8:	f043 0202 	orr.w	r2, r3, #2
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ae8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 030b 	and.w	r3, r3, #11
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004afa:	68f9      	ldr	r1, [r7, #12]
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 ff9f 	bl	8005a40 <I2C_ITError>
  }
}
 8004b02:	bf00      	nop
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b083      	sub	sp, #12
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
 8004b4e:	460b      	mov	r3, r1
 8004b50:	70fb      	strb	r3, [r7, #3]
 8004b52:	4613      	mov	r3, r2
 8004b54:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr

08004b62 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004b7e:	bf00      	nop
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b088      	sub	sp, #32
 8004bb6:	af02      	add	r7, sp, #8
 8004bb8:	60f8      	str	r0, [r7, #12]
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <I2C_Master_ISR_IT+0x1e>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e114      	b.n	8004dfa <I2C_Master_ISR_IT+0x248>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	091b      	lsrs	r3, r3, #4
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d013      	beq.n	8004c0c <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	091b      	lsrs	r3, r3, #4
 8004be8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00d      	beq.n	8004c0c <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2210      	movs	r2, #16
 8004bf6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfc:	f043 0204 	orr.w	r2, r3, #4
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f001 f812 	bl	8005c2e <I2C_Flush_TXDR>
 8004c0a:	e0e1      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	089b      	lsrs	r3, r3, #2
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d023      	beq.n	8004c60 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01d      	beq.n	8004c60 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f023 0304 	bic.w	r3, r3, #4
 8004c2a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	1c5a      	adds	r2, r3, #1
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c5e:	e0b7      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d01e      	beq.n	8004caa <I2C_Master_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	085b      	lsrs	r3, r3, #1
 8004c70:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d018      	beq.n	8004caa <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	781a      	ldrb	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c88:	1c5a      	adds	r2, r3, #1
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ca8:	e092      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	09db      	lsrs	r3, r3, #7
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d05d      	beq.n	8004d72 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	099b      	lsrs	r3, r3, #6
 8004cba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d057      	beq.n	8004d72 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d040      	beq.n	8004d4e <I2C_Master_ISR_IT+0x19c>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d13c      	bne.n	8004d4e <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ce0:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	2bff      	cmp	r3, #255	; 0xff
 8004cea:	d90e      	bls.n	8004d0a <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	22ff      	movs	r2, #255	; 0xff
 8004cf0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	8a79      	ldrh	r1, [r7, #18]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f001 fa7c 	bl	8006200 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d08:	e032      	b.n	8004d70 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d1c:	d00b      	beq.n	8004d36 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d22:	b2da      	uxtb	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d28:	8a79      	ldrh	r1, [r7, #18]
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	9000      	str	r0, [sp, #0]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f001 fa66 	bl	8006200 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d34:	e01c      	b.n	8004d70 <I2C_Master_ISR_IT+0x1be>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	8a79      	ldrh	r1, [r7, #18]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f001 fa5a 	bl	8006200 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d4c:	e010      	b.n	8004d70 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d58:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d5c:	d003      	beq.n	8004d66 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 fba9 	bl	80054b6 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d64:	e034      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004d66:	2140      	movs	r1, #64	; 0x40
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 fe69 	bl	8005a40 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d6e:	e02f      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
 8004d70:	e02e      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	099b      	lsrs	r3, r3, #6
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d028      	beq.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	099b      	lsrs	r3, r3, #6
 8004d82:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d022      	beq.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d119      	bne.n	8004dc8 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004da2:	d015      	beq.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004dac:	d108      	bne.n	8004dc0 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dbc:	605a      	str	r2, [r3, #4]
 8004dbe:	e007      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 fb78 	bl	80054b6 <I2C_ITMasterSeqCplt>
 8004dc6:	e003      	b.n	8004dd0 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004dc8:	2140      	movs	r1, #64	; 0x40
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f000 fe38 	bl	8005a40 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d009      	beq.n	8004df0 <I2C_Master_ISR_IT+0x23e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	095b      	lsrs	r3, r3, #5
 8004de0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004de8:	6979      	ldr	r1, [r7, #20]
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fbfe 	bl	80055ec <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3718      	adds	r7, #24
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b086      	sub	sp, #24
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d101      	bne.n	8004e26 <I2C_Slave_ISR_IT+0x24>
 8004e22:	2302      	movs	r3, #2
 8004e24:	e0ec      	b.n	8005000 <I2C_Slave_ISR_IT+0x1fe>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d009      	beq.n	8004e4e <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004e46:	6939      	ldr	r1, [r7, #16]
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fc99 	bl	8005780 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	091b      	lsrs	r3, r3, #4
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d04d      	beq.n	8004ef6 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	091b      	lsrs	r3, r3, #4
 8004e5e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d047      	beq.n	8004ef6 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d128      	bne.n	8004ec2 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b28      	cmp	r3, #40	; 0x28
 8004e7a:	d108      	bne.n	8004e8e <I2C_Slave_ISR_IT+0x8c>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e82:	d104      	bne.n	8004e8e <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004e84:	6939      	ldr	r1, [r7, #16]
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 fd84 	bl	8005994 <I2C_ITListenCplt>
 8004e8c:	e032      	b.n	8004ef4 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b29      	cmp	r3, #41	; 0x29
 8004e98:	d10e      	bne.n	8004eb8 <I2C_Slave_ISR_IT+0xb6>
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ea0:	d00a      	beq.n	8004eb8 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2210      	movs	r2, #16
 8004ea8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 febf 	bl	8005c2e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 fb3d 	bl	8005530 <I2C_ITSlaveSeqCplt>
 8004eb6:	e01d      	b.n	8004ef4 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004ec0:	e096      	b.n	8004ff0 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2210      	movs	r2, #16
 8004ec8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ece:	f043 0204 	orr.w	r2, r3, #4
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <I2C_Slave_ISR_IT+0xe4>
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ee2:	f040 8085 	bne.w	8004ff0 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eea:	4619      	mov	r1, r3
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 fda7 	bl	8005a40 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004ef2:	e07d      	b.n	8004ff0 <I2C_Slave_ISR_IT+0x1ee>
 8004ef4:	e07c      	b.n	8004ff0 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	089b      	lsrs	r3, r3, #2
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d030      	beq.n	8004f64 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	089b      	lsrs	r3, r3, #2
 8004f06:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d02a      	beq.n	8004f64 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d018      	beq.n	8004f4a <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f22:	b2d2      	uxtb	r2, r2
 8004f24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d14f      	bne.n	8004ff4 <I2C_Slave_ISR_IT+0x1f2>
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f5a:	d04b      	beq.n	8004ff4 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 fae7 	bl	8005530 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004f62:	e047      	b.n	8004ff4 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	08db      	lsrs	r3, r3, #3
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00a      	beq.n	8004f86 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	08db      	lsrs	r3, r3, #3
 8004f74:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d004      	beq.n	8004f86 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004f7c:	6939      	ldr	r1, [r7, #16]
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 fa15 	bl	80053ae <I2C_ITAddrCplt>
 8004f84:	e037      	b.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	085b      	lsrs	r3, r3, #1
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d031      	beq.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	085b      	lsrs	r3, r3, #1
 8004f96:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d02b      	beq.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d018      	beq.n	8004fda <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	781a      	ldrb	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	851a      	strh	r2, [r3, #40]	; 0x28
 8004fd8:	e00d      	b.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fe0:	d002      	beq.n	8004fe8 <I2C_Slave_ISR_IT+0x1e6>
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d106      	bne.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 faa1 	bl	8005530 <I2C_ITSlaveSeqCplt>
 8004fee:	e002      	b.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8004ff4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3718      	adds	r7, #24
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b088      	sub	sp, #32
 800500c:	af02      	add	r7, sp, #8
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800501a:	2b01      	cmp	r3, #1
 800501c:	d101      	bne.n	8005022 <I2C_Master_ISR_DMA+0x1a>
 800501e:	2302      	movs	r3, #2
 8005020:	e0e1      	b.n	80051e6 <I2C_Master_ISR_DMA+0x1de>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	091b      	lsrs	r3, r3, #4
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d017      	beq.n	8005066 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	091b      	lsrs	r3, r3, #4
 800503a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800503e:	2b00      	cmp	r3, #0
 8005040:	d011      	beq.n	8005066 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2210      	movs	r2, #16
 8005048:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504e:	f043 0204 	orr.w	r2, r3, #4
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005056:	2120      	movs	r1, #32
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f001 f903 	bl	8006264 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 fde5 	bl	8005c2e <I2C_Flush_TXDR>
 8005064:	e0ba      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	09db      	lsrs	r3, r3, #7
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d072      	beq.n	8005158 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	099b      	lsrs	r3, r3, #6
 8005076:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800507a:	2b00      	cmp	r3, #0
 800507c:	d06c      	beq.n	8005158 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800508c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	d04e      	beq.n	8005136 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	b29b      	uxth	r3, r3
 80050a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050a4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2bff      	cmp	r3, #255	; 0xff
 80050ae:	d906      	bls.n	80050be <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	22ff      	movs	r2, #255	; 0xff
 80050b4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80050b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	e010      	b.n	80050e0 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050d0:	d003      	beq.n	80050da <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d6:	617b      	str	r3, [r7, #20]
 80050d8:	e002      	b.n	80050e0 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80050da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050de:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	8a79      	ldrh	r1, [r7, #18]
 80050e8:	2300      	movs	r3, #0
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f001 f886 	bl	8006200 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b22      	cmp	r3, #34	; 0x22
 8005110:	d108      	bne.n	8005124 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005120:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005122:	e05b      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005132:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005134:	e052      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005140:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005144:	d003      	beq.n	800514e <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f9b5 	bl	80054b6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800514c:	e046      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800514e:	2140      	movs	r1, #64	; 0x40
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 fc75 	bl	8005a40 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005156:	e041      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	099b      	lsrs	r3, r3, #6
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d029      	beq.n	80051b8 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	099b      	lsrs	r3, r3, #6
 8005168:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800516c:	2b00      	cmp	r3, #0
 800516e:	d023      	beq.n	80051b8 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005174:	b29b      	uxth	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d119      	bne.n	80051ae <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005184:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005188:	d027      	beq.n	80051da <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005192:	d108      	bne.n	80051a6 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051a2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80051a4:	e019      	b.n	80051da <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 f985 	bl	80054b6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80051ac:	e015      	b.n	80051da <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80051ae:	2140      	movs	r1, #64	; 0x40
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 fc45 	bl	8005a40 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80051b6:	e010      	b.n	80051da <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	f003 0301 	and.w	r3, r3, #1
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00b      	beq.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 fa0a 	bl	80055ec <I2C_ITMasterCplt>
 80051d8:	e000      	b.n	80051dc <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80051da:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b088      	sub	sp, #32
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	60f8      	str	r0, [r7, #12]
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fe:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <I2C_Slave_ISR_DMA+0x24>
 800520e:	2302      	movs	r3, #2
 8005210:	e0c9      	b.n	80053a6 <I2C_Slave_ISR_DMA+0x1b8>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	095b      	lsrs	r3, r3, #5
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d009      	beq.n	800523a <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	095b      	lsrs	r3, r3, #5
 800522a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005232:	68b9      	ldr	r1, [r7, #8]
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 faa3 	bl	8005780 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	091b      	lsrs	r3, r3, #4
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 809a 	beq.w	800537c <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	091b      	lsrs	r3, r3, #4
 800524c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 8093 	beq.w	800537c <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	0b9b      	lsrs	r3, r3, #14
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d105      	bne.n	800526e <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	0bdb      	lsrs	r3, r3, #15
 8005266:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800526a:	2b00      	cmp	r3, #0
 800526c:	d07f      	beq.n	800536e <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00d      	beq.n	8005292 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	0bdb      	lsrs	r3, r3, #15
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d007      	beq.n	8005292 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 800528e:	2301      	movs	r3, #1
 8005290:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00d      	beq.n	80052b6 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	0b9b      	lsrs	r3, r3, #14
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80052b2:	2301      	movs	r3, #1
 80052b4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d128      	bne.n	800530e <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b28      	cmp	r3, #40	; 0x28
 80052c6:	d108      	bne.n	80052da <I2C_Slave_ISR_DMA+0xec>
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80052ce:	d104      	bne.n	80052da <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 fb5e 	bl	8005994 <I2C_ITListenCplt>
 80052d8:	e048      	b.n	800536c <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b29      	cmp	r3, #41	; 0x29
 80052e4:	d10e      	bne.n	8005304 <I2C_Slave_ISR_DMA+0x116>
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052ec:	d00a      	beq.n	8005304 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2210      	movs	r2, #16
 80052f4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f000 fc99 	bl	8005c2e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 f917 	bl	8005530 <I2C_ITSlaveSeqCplt>
 8005302:	e033      	b.n	800536c <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2210      	movs	r2, #16
 800530a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800530c:	e034      	b.n	8005378 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2210      	movs	r2, #16
 8005314:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531a:	f043 0204 	orr.w	r2, r3, #4
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005328:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <I2C_Slave_ISR_DMA+0x14a>
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005336:	d11f      	bne.n	8005378 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005338:	7dfb      	ldrb	r3, [r7, #23]
 800533a:	2b21      	cmp	r3, #33	; 0x21
 800533c:	d002      	beq.n	8005344 <I2C_Slave_ISR_DMA+0x156>
 800533e:	7dfb      	ldrb	r3, [r7, #23]
 8005340:	2b29      	cmp	r3, #41	; 0x29
 8005342:	d103      	bne.n	800534c <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2221      	movs	r2, #33	; 0x21
 8005348:	631a      	str	r2, [r3, #48]	; 0x30
 800534a:	e008      	b.n	800535e <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800534c:	7dfb      	ldrb	r3, [r7, #23]
 800534e:	2b22      	cmp	r3, #34	; 0x22
 8005350:	d002      	beq.n	8005358 <I2C_Slave_ISR_DMA+0x16a>
 8005352:	7dfb      	ldrb	r3, [r7, #23]
 8005354:	2b2a      	cmp	r3, #42	; 0x2a
 8005356:	d102      	bne.n	800535e <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2222      	movs	r2, #34	; 0x22
 800535c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005362:	4619      	mov	r1, r3
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 fb6b 	bl	8005a40 <I2C_ITError>
      if (treatdmanack == 1U)
 800536a:	e005      	b.n	8005378 <I2C_Slave_ISR_DMA+0x18a>
 800536c:	e004      	b.n	8005378 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2210      	movs	r2, #16
 8005374:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005376:	e011      	b.n	800539c <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8005378:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800537a:	e00f      	b.n	800539c <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	08db      	lsrs	r3, r3, #3
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d009      	beq.n	800539c <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	08db      	lsrs	r3, r3, #3
 800538c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 f809 	bl	80053ae <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3720      	adds	r7, #32
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}

080053ae <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80053ae:	b580      	push	{r7, lr}
 80053b0:	b084      	sub	sp, #16
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
 80053b6:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053c4:	2b28      	cmp	r3, #40	; 0x28
 80053c6:	d16a      	bne.n	800549e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	0c1b      	lsrs	r3, r3, #16
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	0c1b      	lsrs	r3, r3, #16
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80053e6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053f4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005402:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	2b02      	cmp	r3, #2
 800540a:	d138      	bne.n	800547e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800540c:	897b      	ldrh	r3, [r7, #10]
 800540e:	09db      	lsrs	r3, r3, #7
 8005410:	b29a      	uxth	r2, r3
 8005412:	89bb      	ldrh	r3, [r7, #12]
 8005414:	4053      	eors	r3, r2
 8005416:	b29b      	uxth	r3, r3
 8005418:	f003 0306 	and.w	r3, r3, #6
 800541c:	2b00      	cmp	r3, #0
 800541e:	d11c      	bne.n	800545a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8005420:	897b      	ldrh	r3, [r7, #10]
 8005422:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005432:	2b02      	cmp	r3, #2
 8005434:	d13b      	bne.n	80054ae <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2208      	movs	r2, #8
 8005442:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800544c:	89ba      	ldrh	r2, [r7, #12]
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	4619      	mov	r1, r3
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff fb77 	bl	8004b46 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005458:	e029      	b.n	80054ae <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800545a:	893b      	ldrh	r3, [r7, #8]
 800545c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800545e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 ff62 	bl	800632c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005470:	89ba      	ldrh	r2, [r7, #12]
 8005472:	7bfb      	ldrb	r3, [r7, #15]
 8005474:	4619      	mov	r1, r3
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7ff fb65 	bl	8004b46 <HAL_I2C_AddrCallback>
}
 800547c:	e017      	b.n	80054ae <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800547e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 ff52 	bl	800632c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005490:	89ba      	ldrh	r2, [r7, #12]
 8005492:	7bfb      	ldrb	r3, [r7, #15]
 8005494:	4619      	mov	r1, r3
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff fb55 	bl	8004b46 <HAL_I2C_AddrCallback>
}
 800549c:	e007      	b.n	80054ae <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2208      	movs	r2, #8
 80054a4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b21      	cmp	r3, #33	; 0x21
 80054d0:	d115      	bne.n	80054fe <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2220      	movs	r2, #32
 80054d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2211      	movs	r2, #17
 80054de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80054e6:	2101      	movs	r1, #1
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 ff1f 	bl	800632c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7fc fb98 	bl	8001c2c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054fc:	e014      	b.n	8005528 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2220      	movs	r2, #32
 8005502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2212      	movs	r2, #18
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005512:	2102      	movs	r1, #2
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 ff09 	bl	800632c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7ff faf1 	bl	8004b0a <HAL_I2C_MasterRxCpltCallback>
}
 8005528:	bf00      	nop
 800552a:	3708      	adds	r7, #8
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	0b9b      	lsrs	r3, r3, #14
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d008      	beq.n	8005566 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	e00d      	b.n	8005582 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	0bdb      	lsrs	r3, r3, #15
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d007      	beq.n	8005582 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005580:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b29      	cmp	r3, #41	; 0x29
 800558c:	d112      	bne.n	80055b4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2228      	movs	r2, #40	; 0x28
 8005592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2221      	movs	r2, #33	; 0x21
 800559a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800559c:	2101      	movs	r1, #1
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fec4 	bl	800632c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff fab6 	bl	8004b1e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80055b2:	e017      	b.n	80055e4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b2a      	cmp	r3, #42	; 0x2a
 80055be:	d111      	bne.n	80055e4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2228      	movs	r2, #40	; 0x28
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2222      	movs	r2, #34	; 0x22
 80055cc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80055ce:	2102      	movs	r1, #2
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 feab 	bl	800632c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7ff faa7 	bl	8004b32 <HAL_I2C_SlaveRxCpltCallback>
}
 80055e4:	bf00      	nop
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2220      	movs	r2, #32
 8005600:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b21      	cmp	r3, #33	; 0x21
 800560c:	d107      	bne.n	800561e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800560e:	2101      	movs	r1, #1
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 fe8b 	bl	800632c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2211      	movs	r2, #17
 800561a:	631a      	str	r2, [r3, #48]	; 0x30
 800561c:	e00c      	b.n	8005638 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005624:	b2db      	uxtb	r3, r3
 8005626:	2b22      	cmp	r3, #34	; 0x22
 8005628:	d106      	bne.n	8005638 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800562a:	2102      	movs	r1, #2
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 fe7d 	bl	800632c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2212      	movs	r2, #18
 8005636:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6859      	ldr	r1, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	4b4d      	ldr	r3, [pc, #308]	; (8005778 <I2C_ITMasterCplt+0x18c>)
 8005644:	400b      	ands	r3, r1
 8005646:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a4a      	ldr	r2, [pc, #296]	; (800577c <I2C_ITMasterCplt+0x190>)
 8005652:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	091b      	lsrs	r3, r3, #4
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d009      	beq.n	8005674 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2210      	movs	r2, #16
 8005666:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566c:	f043 0204 	orr.w	r2, r3, #4
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b60      	cmp	r3, #96	; 0x60
 800567e:	d10b      	bne.n	8005698 <I2C_ITMasterCplt+0xac>
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	089b      	lsrs	r3, r3, #2
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	d005      	beq.n	8005698 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005692:	b2db      	uxtb	r3, r3
 8005694:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005696:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 fac8 	bl	8005c2e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a2:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b60      	cmp	r3, #96	; 0x60
 80056ae:	d002      	beq.n	80056b6 <I2C_ITMasterCplt+0xca>
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d006      	beq.n	80056c4 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ba:	4619      	mov	r1, r3
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 f9bf 	bl	8005a40 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80056c2:	e054      	b.n	800576e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b21      	cmp	r3, #33	; 0x21
 80056ce:	d124      	bne.n	800571a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	2b40      	cmp	r3, #64	; 0x40
 80056e8:	d10b      	bne.n	8005702 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f7ff fa3b 	bl	8004b76 <HAL_I2C_MemTxCpltCallback>
}
 8005700:	e035      	b.n	800576e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7fc fa8a 	bl	8001c2c <HAL_I2C_MasterTxCpltCallback>
}
 8005718:	e029      	b.n	800576e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b22      	cmp	r3, #34	; 0x22
 8005724:	d123      	bne.n	800576e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2220      	movs	r2, #32
 800572a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b40      	cmp	r3, #64	; 0x40
 800573e:	d10b      	bne.n	8005758 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7ff fa1a 	bl	8004b8a <HAL_I2C_MemRxCpltCallback>
}
 8005756:	e00a      	b.n	800576e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7ff f9ce 	bl	8004b0a <HAL_I2C_MasterRxCpltCallback>
}
 800576e:	bf00      	nop
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	fe00e800 	.word	0xfe00e800
 800577c:	ffff0000 	.word	0xffff0000

08005780 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800579c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2220      	movs	r2, #32
 80057a4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	2b21      	cmp	r3, #33	; 0x21
 80057aa:	d002      	beq.n	80057b2 <I2C_ITSlaveCplt+0x32>
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
 80057ae:	2b29      	cmp	r3, #41	; 0x29
 80057b0:	d108      	bne.n	80057c4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80057b2:	f248 0101 	movw	r1, #32769	; 0x8001
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fdb8 	bl	800632c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2221      	movs	r2, #33	; 0x21
 80057c0:	631a      	str	r2, [r3, #48]	; 0x30
 80057c2:	e00d      	b.n	80057e0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	2b22      	cmp	r3, #34	; 0x22
 80057c8:	d002      	beq.n	80057d0 <I2C_ITSlaveCplt+0x50>
 80057ca:	7bfb      	ldrb	r3, [r7, #15]
 80057cc:	2b2a      	cmp	r3, #42	; 0x2a
 80057ce:	d107      	bne.n	80057e0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80057d0:	f248 0102 	movw	r1, #32770	; 0x8002
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 fda9 	bl	800632c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2222      	movs	r2, #34	; 0x22
 80057de:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057ee:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6859      	ldr	r1, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b64      	ldr	r3, [pc, #400]	; (800598c <I2C_ITSlaveCplt+0x20c>)
 80057fc:	400b      	ands	r3, r1
 80057fe:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fa14 	bl	8005c2e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	0b9b      	lsrs	r3, r3, #14
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d013      	beq.n	800583a <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005820:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005826:	2b00      	cmp	r3, #0
 8005828:	d020      	beq.n	800586c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	b29a      	uxth	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005838:	e018      	b.n	800586c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	0bdb      	lsrs	r3, r3, #15
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d012      	beq.n	800586c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005854:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d006      	beq.n	800586c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	b29a      	uxth	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	089b      	lsrs	r3, r3, #2
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d020      	beq.n	80058ba <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f023 0304 	bic.w	r3, r3, #4
 800587e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	b2d2      	uxtb	r2, r2
 800588c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005892:	1c5a      	adds	r2, r3, #1
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00c      	beq.n	80058ba <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a4:	3b01      	subs	r3, #1
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d005      	beq.n	80058d0 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c8:	f043 0204 	orr.w	r2, r3, #4
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d010      	beq.n	8005908 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ea:	4619      	mov	r1, r3
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f8a7 	bl	8005a40 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2b28      	cmp	r3, #40	; 0x28
 80058fc:	d141      	bne.n	8005982 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80058fe:	6979      	ldr	r1, [r7, #20]
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f847 	bl	8005994 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005906:	e03c      	b.n	8005982 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005910:	d014      	beq.n	800593c <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff fe0c 	bl	8005530 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a1d      	ldr	r2, [pc, #116]	; (8005990 <I2C_ITSlaveCplt+0x210>)
 800591c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2220      	movs	r2, #32
 8005922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff f914 	bl	8004b62 <HAL_I2C_ListenCpltCallback>
}
 800593a:	e022      	b.n	8005982 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b22      	cmp	r3, #34	; 0x22
 8005946:	d10e      	bne.n	8005966 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2220      	movs	r2, #32
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff f8e7 	bl	8004b32 <HAL_I2C_SlaveRxCpltCallback>
}
 8005964:	e00d      	b.n	8005982 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2220      	movs	r2, #32
 800596a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f7ff f8ce 	bl	8004b1e <HAL_I2C_SlaveTxCpltCallback>
}
 8005982:	bf00      	nop
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	fe00e800 	.word	0xfe00e800
 8005990:	ffff0000 	.word	0xffff0000

08005994 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a26      	ldr	r2, [pc, #152]	; (8005a3c <I2C_ITListenCplt+0xa8>)
 80059a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	089b      	lsrs	r3, r3, #2
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d022      	beq.n	8005a12 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d012      	beq.n	8005a12 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	3b01      	subs	r3, #1
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	f043 0204 	orr.w	r2, r3, #4
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005a12:	f248 0103 	movw	r1, #32771	; 0x8003
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fc88 	bl	800632c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2210      	movs	r2, #16
 8005a22:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7ff f898 	bl	8004b62 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	ffff0000 	.word	0xffff0000

08005a40 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a5d      	ldr	r2, [pc, #372]	; (8005bd4 <I2C_ITError+0x194>)
 8005a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005a72:	7bfb      	ldrb	r3, [r7, #15]
 8005a74:	2b28      	cmp	r3, #40	; 0x28
 8005a76:	d005      	beq.n	8005a84 <I2C_ITError+0x44>
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
 8005a7a:	2b29      	cmp	r3, #41	; 0x29
 8005a7c:	d002      	beq.n	8005a84 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005a7e:	7bfb      	ldrb	r3, [r7, #15]
 8005a80:	2b2a      	cmp	r3, #42	; 0x2a
 8005a82:	d10b      	bne.n	8005a9c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005a84:	2103      	movs	r1, #3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 fc50 	bl	800632c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2228      	movs	r2, #40	; 0x28
 8005a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a50      	ldr	r2, [pc, #320]	; (8005bd8 <I2C_ITError+0x198>)
 8005a98:	635a      	str	r2, [r3, #52]	; 0x34
 8005a9a:	e011      	b.n	8005ac0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005a9c:	f248 0103 	movw	r1, #32771	; 0x8003
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 fc43 	bl	800632c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b60      	cmp	r3, #96	; 0x60
 8005ab0:	d003      	beq.n	8005aba <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d039      	beq.n	8005b42 <I2C_ITError+0x102>
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2b11      	cmp	r3, #17
 8005ad2:	d002      	beq.n	8005ada <I2C_ITError+0x9a>
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	2b21      	cmp	r3, #33	; 0x21
 8005ad8:	d133      	bne.n	8005b42 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ae4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ae8:	d107      	bne.n	8005afa <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005af8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fe f808 	bl	8003b14 <HAL_DMA_GetState>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d017      	beq.n	8005b3a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0e:	4a33      	ldr	r2, [pc, #204]	; (8005bdc <I2C_ITError+0x19c>)
 8005b10:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fd fe4c 	bl	80037bc <HAL_DMA_Abort_IT>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d04d      	beq.n	8005bc6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b34:	4610      	mov	r0, r2
 8005b36:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005b38:	e045      	b.n	8005bc6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f850 	bl	8005be0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005b40:	e041      	b.n	8005bc6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d039      	beq.n	8005bbe <I2C_ITError+0x17e>
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	2b12      	cmp	r3, #18
 8005b4e:	d002      	beq.n	8005b56 <I2C_ITError+0x116>
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2b22      	cmp	r3, #34	; 0x22
 8005b54:	d133      	bne.n	8005bbe <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b64:	d107      	bne.n	8005b76 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b74:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fd ffca 	bl	8003b14 <HAL_DMA_GetState>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d017      	beq.n	8005bb6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8a:	4a14      	ldr	r2, [pc, #80]	; (8005bdc <I2C_ITError+0x19c>)
 8005b8c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fd fe0e 	bl	80037bc <HAL_DMA_Abort_IT>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d011      	beq.n	8005bca <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005bb4:	e009      	b.n	8005bca <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f812 	bl	8005be0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005bbc:	e005      	b.n	8005bca <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f80e 	bl	8005be0 <I2C_TreatErrorCallback>
  }
}
 8005bc4:	e002      	b.n	8005bcc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005bc6:	bf00      	nop
 8005bc8:	e000      	b.n	8005bcc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005bca:	bf00      	nop
}
 8005bcc:	bf00      	nop
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	ffff0000 	.word	0xffff0000
 8005bd8:	08004e03 	.word	0x08004e03
 8005bdc:	08005d81 	.word	0x08005d81

08005be0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b60      	cmp	r3, #96	; 0x60
 8005bf2:	d10e      	bne.n	8005c12 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f7fe ffc7 	bl	8004b9e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c10:	e009      	b.n	8005c26 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7fc f819 	bl	8001c58 <HAL_I2C_ErrorCallback>
}
 8005c26:	bf00      	nop
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d103      	bne.n	8005c4c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d007      	beq.n	8005c6a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	699a      	ldr	r2, [r3, #24]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f042 0201 	orr.w	r2, r2, #1
 8005c68:	619a      	str	r2, [r3, #24]
  }
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b084      	sub	sp, #16
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c92:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d104      	bne.n	8005ca8 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005c9e:	2120      	movs	r1, #32
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 fadf 	bl	8006264 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005ca6:	e02d      	b.n	8005d04 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005cb0:	441a      	add	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2bff      	cmp	r3, #255	; 0xff
 8005cbe:	d903      	bls.n	8005cc8 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	22ff      	movs	r2, #255	; 0xff
 8005cc4:	851a      	strh	r2, [r3, #40]	; 0x28
 8005cc6:	e004      	b.n	8005cd2 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cda:	4619      	mov	r1, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3328      	adds	r3, #40	; 0x28
 8005ce2:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005ce8:	f7fd fd08 	bl	80036fc <HAL_DMA_Start_IT>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d004      	beq.n	8005cfc <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005cf2:	2110      	movs	r1, #16
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f7ff fea3 	bl	8005a40 <I2C_ITError>
}
 8005cfa:	e003      	b.n	8005d04 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005cfc:	2140      	movs	r1, #64	; 0x40
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fab0 	bl	8006264 <I2C_Enable_IRQ>
}
 8005d04:	bf00      	nop
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8005d14:	2300      	movs	r3, #0
 8005d16:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1c:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d007      	beq.n	8005d36 <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d101      	bne.n	8005d36 <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8005d32:	2301      	movs	r3, #1
 8005d34:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d007      	beq.n	8005d4e <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7fd feee 	bl	8003b30 <HAL_DMA_GetError>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d00e      	beq.n	8005d78 <I2C_DMAError+0x6c>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00b      	beq.n	8005d78 <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d6e:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005d70:	2110      	movs	r1, #16
 8005d72:	68b8      	ldr	r0, [r7, #8]
 8005d74:	f7ff fe64 	bl	8005a40 <I2C_ITError>
  }
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005daa:	2200      	movs	r2, #0
 8005dac:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f7ff ff16 	bl	8005be0 <I2C_TreatErrorCallback>
}
 8005db4:	bf00      	nop
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005dcc:	e022      	b.n	8005e14 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd4:	d01e      	beq.n	8005e14 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dd6:	f7fd fa11 	bl	80031fc <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d302      	bcc.n	8005dec <I2C_WaitOnFlagUntilTimeout+0x30>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d113      	bne.n	8005e14 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df0:	f043 0220 	orr.w	r2, r3, #32
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e00f      	b.n	8005e34 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	bf0c      	ite	eq
 8005e24:	2301      	moveq	r3, #1
 8005e26:	2300      	movne	r3, #0
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	79fb      	ldrb	r3, [r7, #7]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d0cd      	beq.n	8005dce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005e48:	e02c      	b.n	8005ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 f8ea 	bl	8006028 <I2C_IsErrorOccurred>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e02a      	b.n	8005eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d01e      	beq.n	8005ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e66:	f7fd f9c9 	bl	80031fc <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d302      	bcc.n	8005e7c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d113      	bne.n	8005ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e80:	f043 0220 	orr.w	r2, r3, #32
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e007      	b.n	8005eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f003 0302 	and.w	r3, r3, #2
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d1cb      	bne.n	8005e4a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ec8:	e028      	b.n	8005f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	68b9      	ldr	r1, [r7, #8]
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f000 f8aa 	bl	8006028 <I2C_IsErrorOccurred>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d001      	beq.n	8005ede <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e026      	b.n	8005f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ede:	f7fd f98d 	bl	80031fc <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d302      	bcc.n	8005ef4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d113      	bne.n	8005f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ef8:	f043 0220 	orr.w	r2, r3, #32
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2220      	movs	r2, #32
 8005f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e007      	b.n	8005f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	f003 0320 	and.w	r3, r3, #32
 8005f26:	2b20      	cmp	r3, #32
 8005f28:	d1cf      	bne.n	8005eca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f40:	e064      	b.n	800600c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	68b9      	ldr	r1, [r7, #8]
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 f86e 	bl	8006028 <I2C_IsErrorOccurred>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e062      	b.n	800601c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	f003 0320 	and.w	r3, r3, #32
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d138      	bne.n	8005fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	f003 0304 	and.w	r3, r3, #4
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d105      	bne.n	8005f7e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	e04e      	b.n	800601c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	f003 0310 	and.w	r3, r3, #16
 8005f88:	2b10      	cmp	r3, #16
 8005f8a:	d107      	bne.n	8005f9c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2210      	movs	r2, #16
 8005f92:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2204      	movs	r2, #4
 8005f98:	645a      	str	r2, [r3, #68]	; 0x44
 8005f9a:	e002      	b.n	8005fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6859      	ldr	r1, [r3, #4]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	4b1b      	ldr	r3, [pc, #108]	; (8006024 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8005fb6:	400b      	ands	r3, r1
 8005fb8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e022      	b.n	800601c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd6:	f7fd f911 	bl	80031fc <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d302      	bcc.n	8005fec <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10f      	bne.n	800600c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ff0:	f043 0220 	orr.w	r2, r3, #32
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e007      	b.n	800601c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	f003 0304 	and.w	r3, r3, #4
 8006016:	2b04      	cmp	r3, #4
 8006018:	d193      	bne.n	8005f42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	fe00e800 	.word	0xfe00e800

08006028 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b08a      	sub	sp, #40	; 0x28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006034:	2300      	movs	r3, #0
 8006036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006042:	2300      	movs	r3, #0
 8006044:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b00      	cmp	r3, #0
 8006052:	d075      	beq.n	8006140 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2210      	movs	r2, #16
 800605a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800605c:	e056      	b.n	800610c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006064:	d052      	beq.n	800610c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006066:	f7fd f8c9 	bl	80031fc <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	429a      	cmp	r2, r3
 8006074:	d302      	bcc.n	800607c <I2C_IsErrorOccurred+0x54>
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d147      	bne.n	800610c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006086:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800608e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800609a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800609e:	d12e      	bne.n	80060fe <I2C_IsErrorOccurred+0xd6>
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060a6:	d02a      	beq.n	80060fe <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80060a8:	7cfb      	ldrb	r3, [r7, #19]
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	d027      	beq.n	80060fe <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060bc:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80060be:	f7fd f89d 	bl	80031fc <HAL_GetTick>
 80060c2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060c4:	e01b      	b.n	80060fe <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80060c6:	f7fd f899 	bl	80031fc <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b19      	cmp	r3, #25
 80060d2:	d914      	bls.n	80060fe <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060d8:	f043 0220 	orr.w	r2, r3, #32
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2220      	movs	r2, #32
 80060e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b20      	cmp	r3, #32
 800610a:	d1dc      	bne.n	80060c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b20      	cmp	r3, #32
 8006118:	d003      	beq.n	8006122 <I2C_IsErrorOccurred+0xfa>
 800611a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800611e:	2b00      	cmp	r3, #0
 8006120:	d09d      	beq.n	800605e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006122:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006126:	2b00      	cmp	r3, #0
 8006128:	d103      	bne.n	8006132 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2220      	movs	r2, #32
 8006130:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	f043 0304 	orr.w	r3, r3, #4
 8006138:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00b      	beq.n	800616a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006152:	6a3b      	ldr	r3, [r7, #32]
 8006154:	f043 0301 	orr.w	r3, r3, #1
 8006158:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006162:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00b      	beq.n	800618c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	f043 0308 	orr.w	r3, r3, #8
 800617a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006184:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00b      	beq.n	80061ae <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	f043 0302 	orr.w	r3, r3, #2
 800619c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80061ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d01c      	beq.n	80061f0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff fd39 	bl	8005c2e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6859      	ldr	r1, [r3, #4]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	4b0d      	ldr	r3, [pc, #52]	; (80061fc <I2C_IsErrorOccurred+0x1d4>)
 80061c8:	400b      	ands	r3, r1
 80061ca:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	431a      	orrs	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80061f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3728      	adds	r7, #40	; 0x28
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	fe00e800 	.word	0xfe00e800

08006200 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	607b      	str	r3, [r7, #4]
 800620a:	460b      	mov	r3, r1
 800620c:	817b      	strh	r3, [r7, #10]
 800620e:	4613      	mov	r3, r2
 8006210:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006212:	897b      	ldrh	r3, [r7, #10]
 8006214:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006218:	7a7b      	ldrb	r3, [r7, #9]
 800621a:	041b      	lsls	r3, r3, #16
 800621c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006220:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	4313      	orrs	r3, r2
 800622a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800622e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685a      	ldr	r2, [r3, #4]
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	0d5b      	lsrs	r3, r3, #21
 800623a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800623e:	4b08      	ldr	r3, [pc, #32]	; (8006260 <I2C_TransferConfig+0x60>)
 8006240:	430b      	orrs	r3, r1
 8006242:	43db      	mvns	r3, r3
 8006244:	ea02 0103 	and.w	r1, r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	697a      	ldr	r2, [r7, #20]
 800624e:	430a      	orrs	r2, r1
 8006250:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006252:	bf00      	nop
 8006254:	371c      	adds	r7, #28
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	03ff63ff 	.word	0x03ff63ff

08006264 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	460b      	mov	r3, r1
 800626e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006270:	2300      	movs	r3, #0
 8006272:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006278:	4a2a      	ldr	r2, [pc, #168]	; (8006324 <I2C_Enable_IRQ+0xc0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d004      	beq.n	8006288 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006282:	4a29      	ldr	r2, [pc, #164]	; (8006328 <I2C_Enable_IRQ+0xc4>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d11d      	bne.n	80062c4 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006288:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800628c:	2b00      	cmp	r3, #0
 800628e:	da03      	bge.n	8006298 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006296:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006298:	887b      	ldrh	r3, [r7, #2]
 800629a:	2b10      	cmp	r3, #16
 800629c:	d103      	bne.n	80062a6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80062a4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80062a6:	887b      	ldrh	r3, [r7, #2]
 80062a8:	2b20      	cmp	r3, #32
 80062aa:	d103      	bne.n	80062b4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80062b2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80062b4:	887b      	ldrh	r3, [r7, #2]
 80062b6:	2b40      	cmp	r3, #64	; 0x40
 80062b8:	d125      	bne.n	8006306 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062c0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80062c2:	e020      	b.n	8006306 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80062c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	da03      	bge.n	80062d4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80062d2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80062d4:	887b      	ldrh	r3, [r7, #2]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 80062e4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80062e6:	887b      	ldrh	r3, [r7, #2]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d003      	beq.n	80062f8 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 80062f6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80062f8:	887b      	ldrh	r3, [r7, #2]
 80062fa:	2b20      	cmp	r3, #32
 80062fc:	d103      	bne.n	8006306 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f043 0320 	orr.w	r3, r3, #32
 8006304:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	6819      	ldr	r1, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	430a      	orrs	r2, r1
 8006314:	601a      	str	r2, [r3, #0]
}
 8006316:	bf00      	nop
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	08005009 	.word	0x08005009
 8006328:	080051ef 	.word	0x080051ef

0800632c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	460b      	mov	r3, r1
 8006336:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800633c:	887b      	ldrh	r3, [r7, #2]
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00f      	beq.n	8006366 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800634c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006354:	b2db      	uxtb	r3, r3
 8006356:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800635a:	2b28      	cmp	r3, #40	; 0x28
 800635c:	d003      	beq.n	8006366 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006364:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006366:	887b      	ldrh	r3, [r7, #2]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00f      	beq.n	8006390 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8006376:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800637e:	b2db      	uxtb	r3, r3
 8006380:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006384:	2b28      	cmp	r3, #40	; 0x28
 8006386:	d003      	beq.n	8006390 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800638e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006390:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006394:	2b00      	cmp	r3, #0
 8006396:	da03      	bge.n	80063a0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800639e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80063a0:	887b      	ldrh	r3, [r7, #2]
 80063a2:	2b10      	cmp	r3, #16
 80063a4:	d103      	bne.n	80063ae <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80063ac:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80063ae:	887b      	ldrh	r3, [r7, #2]
 80063b0:	2b20      	cmp	r3, #32
 80063b2:	d103      	bne.n	80063bc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f043 0320 	orr.w	r3, r3, #32
 80063ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80063bc:	887b      	ldrh	r3, [r7, #2]
 80063be:	2b40      	cmp	r3, #64	; 0x40
 80063c0:	d103      	bne.n	80063ca <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	43da      	mvns	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	400a      	ands	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
}
 80063dc:	bf00      	nop
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b20      	cmp	r3, #32
 80063fc:	d138      	bne.n	8006470 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006404:	2b01      	cmp	r3, #1
 8006406:	d101      	bne.n	800640c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006408:	2302      	movs	r3, #2
 800640a:	e032      	b.n	8006472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2224      	movs	r2, #36	; 0x24
 8006418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0201 	bic.w	r2, r2, #1
 800642a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800643a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6819      	ldr	r1, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f042 0201 	orr.w	r2, r2, #1
 800645a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2220      	movs	r2, #32
 8006460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	e000      	b.n	8006472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006470:	2302      	movs	r3, #2
  }
}
 8006472:	4618      	mov	r0, r3
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800647e:	b480      	push	{r7}
 8006480:	b085      	sub	sp, #20
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
 8006486:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b20      	cmp	r3, #32
 8006492:	d139      	bne.n	8006508 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800649a:	2b01      	cmp	r3, #1
 800649c:	d101      	bne.n	80064a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800649e:	2302      	movs	r3, #2
 80064a0:	e033      	b.n	800650a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2224      	movs	r2, #36	; 0x24
 80064ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 0201 	bic.w	r2, r2, #1
 80064c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80064d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	021b      	lsls	r3, r3, #8
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	e000      	b.n	800650a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006508:	2302      	movs	r3, #2
  }
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800651c:	4b05      	ldr	r3, [pc, #20]	; (8006534 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a04      	ldr	r2, [pc, #16]	; (8006534 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006526:	6013      	str	r3, [r2, #0]
}
 8006528:	bf00      	nop
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40007000 	.word	0x40007000

08006538 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006540:	2300      	movs	r3, #0
 8006542:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e29b      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	f000 8087 	beq.w	800666a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800655c:	4b96      	ldr	r3, [pc, #600]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f003 030c 	and.w	r3, r3, #12
 8006564:	2b04      	cmp	r3, #4
 8006566:	d00c      	beq.n	8006582 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006568:	4b93      	ldr	r3, [pc, #588]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f003 030c 	and.w	r3, r3, #12
 8006570:	2b08      	cmp	r3, #8
 8006572:	d112      	bne.n	800659a <HAL_RCC_OscConfig+0x62>
 8006574:	4b90      	ldr	r3, [pc, #576]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800657c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006580:	d10b      	bne.n	800659a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006582:	4b8d      	ldr	r3, [pc, #564]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d06c      	beq.n	8006668 <HAL_RCC_OscConfig+0x130>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d168      	bne.n	8006668 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e275      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065a2:	d106      	bne.n	80065b2 <HAL_RCC_OscConfig+0x7a>
 80065a4:	4b84      	ldr	r3, [pc, #528]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a83      	ldr	r2, [pc, #524]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065ae:	6013      	str	r3, [r2, #0]
 80065b0:	e02e      	b.n	8006610 <HAL_RCC_OscConfig+0xd8>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10c      	bne.n	80065d4 <HAL_RCC_OscConfig+0x9c>
 80065ba:	4b7f      	ldr	r3, [pc, #508]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a7e      	ldr	r2, [pc, #504]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	4b7c      	ldr	r3, [pc, #496]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a7b      	ldr	r2, [pc, #492]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e01d      	b.n	8006610 <HAL_RCC_OscConfig+0xd8>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065dc:	d10c      	bne.n	80065f8 <HAL_RCC_OscConfig+0xc0>
 80065de:	4b76      	ldr	r3, [pc, #472]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a75      	ldr	r2, [pc, #468]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	4b73      	ldr	r3, [pc, #460]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a72      	ldr	r2, [pc, #456]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	e00b      	b.n	8006610 <HAL_RCC_OscConfig+0xd8>
 80065f8:	4b6f      	ldr	r3, [pc, #444]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a6e      	ldr	r2, [pc, #440]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80065fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	4b6c      	ldr	r3, [pc, #432]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a6b      	ldr	r2, [pc, #428]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800660a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800660e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d013      	beq.n	8006640 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006618:	f7fc fdf0 	bl	80031fc <HAL_GetTick>
 800661c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800661e:	e008      	b.n	8006632 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006620:	f7fc fdec 	bl	80031fc <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b64      	cmp	r3, #100	; 0x64
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e229      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006632:	4b61      	ldr	r3, [pc, #388]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f0      	beq.n	8006620 <HAL_RCC_OscConfig+0xe8>
 800663e:	e014      	b.n	800666a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006640:	f7fc fddc 	bl	80031fc <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006648:	f7fc fdd8 	bl	80031fc <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b64      	cmp	r3, #100	; 0x64
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e215      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800665a:	4b57      	ldr	r3, [pc, #348]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f0      	bne.n	8006648 <HAL_RCC_OscConfig+0x110>
 8006666:	e000      	b.n	800666a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b00      	cmp	r3, #0
 8006674:	d069      	beq.n	800674a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006676:	4b50      	ldr	r3, [pc, #320]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00b      	beq.n	800669a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006682:	4b4d      	ldr	r3, [pc, #308]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
 800668a:	2b08      	cmp	r3, #8
 800668c:	d11c      	bne.n	80066c8 <HAL_RCC_OscConfig+0x190>
 800668e:	4b4a      	ldr	r3, [pc, #296]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d116      	bne.n	80066c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800669a:	4b47      	ldr	r3, [pc, #284]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_RCC_OscConfig+0x17a>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d001      	beq.n	80066b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e1e9      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066b2:	4b41      	ldr	r3, [pc, #260]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	00db      	lsls	r3, r3, #3
 80066c0:	493d      	ldr	r1, [pc, #244]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066c6:	e040      	b.n	800674a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d023      	beq.n	8006718 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066d0:	4b39      	ldr	r3, [pc, #228]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a38      	ldr	r2, [pc, #224]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80066d6:	f043 0301 	orr.w	r3, r3, #1
 80066da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066dc:	f7fc fd8e 	bl	80031fc <HAL_GetTick>
 80066e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066e4:	f7fc fd8a 	bl	80031fc <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e1c7      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066f6:	4b30      	ldr	r3, [pc, #192]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d0f0      	beq.n	80066e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006702:	4b2d      	ldr	r3, [pc, #180]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	4929      	ldr	r1, [pc, #164]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006712:	4313      	orrs	r3, r2
 8006714:	600b      	str	r3, [r1, #0]
 8006716:	e018      	b.n	800674a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006718:	4b27      	ldr	r3, [pc, #156]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a26      	ldr	r2, [pc, #152]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006724:	f7fc fd6a 	bl	80031fc <HAL_GetTick>
 8006728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800672a:	e008      	b.n	800673e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800672c:	f7fc fd66 	bl	80031fc <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b02      	cmp	r3, #2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e1a3      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800673e:	4b1e      	ldr	r3, [pc, #120]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1f0      	bne.n	800672c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0308 	and.w	r3, r3, #8
 8006752:	2b00      	cmp	r3, #0
 8006754:	d038      	beq.n	80067c8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d019      	beq.n	8006792 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800675e:	4b16      	ldr	r3, [pc, #88]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006760:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006762:	4a15      	ldr	r2, [pc, #84]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006764:	f043 0301 	orr.w	r3, r3, #1
 8006768:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800676a:	f7fc fd47 	bl	80031fc <HAL_GetTick>
 800676e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006770:	e008      	b.n	8006784 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006772:	f7fc fd43 	bl	80031fc <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b02      	cmp	r3, #2
 800677e:	d901      	bls.n	8006784 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e180      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006784:	4b0c      	ldr	r3, [pc, #48]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006786:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d0f0      	beq.n	8006772 <HAL_RCC_OscConfig+0x23a>
 8006790:	e01a      	b.n	80067c8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006792:	4b09      	ldr	r3, [pc, #36]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006796:	4a08      	ldr	r2, [pc, #32]	; (80067b8 <HAL_RCC_OscConfig+0x280>)
 8006798:	f023 0301 	bic.w	r3, r3, #1
 800679c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800679e:	f7fc fd2d 	bl	80031fc <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a4:	e00a      	b.n	80067bc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067a6:	f7fc fd29 	bl	80031fc <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d903      	bls.n	80067bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e166      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
 80067b8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067bc:	4b92      	ldr	r3, [pc, #584]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80067be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1ee      	bne.n	80067a6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0304 	and.w	r3, r3, #4
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 80a4 	beq.w	800691e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067d6:	4b8c      	ldr	r3, [pc, #560]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80067d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10d      	bne.n	80067fe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80067e2:	4b89      	ldr	r3, [pc, #548]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	4a88      	ldr	r2, [pc, #544]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80067e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067ec:	6413      	str	r3, [r2, #64]	; 0x40
 80067ee:	4b86      	ldr	r3, [pc, #536]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80067f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067f6:	60bb      	str	r3, [r7, #8]
 80067f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067fa:	2301      	movs	r3, #1
 80067fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067fe:	4b83      	ldr	r3, [pc, #524]	; (8006a0c <HAL_RCC_OscConfig+0x4d4>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006806:	2b00      	cmp	r3, #0
 8006808:	d118      	bne.n	800683c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800680a:	4b80      	ldr	r3, [pc, #512]	; (8006a0c <HAL_RCC_OscConfig+0x4d4>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a7f      	ldr	r2, [pc, #508]	; (8006a0c <HAL_RCC_OscConfig+0x4d4>)
 8006810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006816:	f7fc fcf1 	bl	80031fc <HAL_GetTick>
 800681a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800681c:	e008      	b.n	8006830 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800681e:	f7fc fced 	bl	80031fc <HAL_GetTick>
 8006822:	4602      	mov	r2, r0
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	2b64      	cmp	r3, #100	; 0x64
 800682a:	d901      	bls.n	8006830 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e12a      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006830:	4b76      	ldr	r3, [pc, #472]	; (8006a0c <HAL_RCC_OscConfig+0x4d4>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006838:	2b00      	cmp	r3, #0
 800683a:	d0f0      	beq.n	800681e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	2b01      	cmp	r3, #1
 8006842:	d106      	bne.n	8006852 <HAL_RCC_OscConfig+0x31a>
 8006844:	4b70      	ldr	r3, [pc, #448]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006848:	4a6f      	ldr	r2, [pc, #444]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800684a:	f043 0301 	orr.w	r3, r3, #1
 800684e:	6713      	str	r3, [r2, #112]	; 0x70
 8006850:	e02d      	b.n	80068ae <HAL_RCC_OscConfig+0x376>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10c      	bne.n	8006874 <HAL_RCC_OscConfig+0x33c>
 800685a:	4b6b      	ldr	r3, [pc, #428]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800685c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800685e:	4a6a      	ldr	r2, [pc, #424]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006860:	f023 0301 	bic.w	r3, r3, #1
 8006864:	6713      	str	r3, [r2, #112]	; 0x70
 8006866:	4b68      	ldr	r3, [pc, #416]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686a:	4a67      	ldr	r2, [pc, #412]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800686c:	f023 0304 	bic.w	r3, r3, #4
 8006870:	6713      	str	r3, [r2, #112]	; 0x70
 8006872:	e01c      	b.n	80068ae <HAL_RCC_OscConfig+0x376>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	2b05      	cmp	r3, #5
 800687a:	d10c      	bne.n	8006896 <HAL_RCC_OscConfig+0x35e>
 800687c:	4b62      	ldr	r3, [pc, #392]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800687e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006880:	4a61      	ldr	r2, [pc, #388]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006882:	f043 0304 	orr.w	r3, r3, #4
 8006886:	6713      	str	r3, [r2, #112]	; 0x70
 8006888:	4b5f      	ldr	r3, [pc, #380]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800688a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800688c:	4a5e      	ldr	r2, [pc, #376]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800688e:	f043 0301 	orr.w	r3, r3, #1
 8006892:	6713      	str	r3, [r2, #112]	; 0x70
 8006894:	e00b      	b.n	80068ae <HAL_RCC_OscConfig+0x376>
 8006896:	4b5c      	ldr	r3, [pc, #368]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800689a:	4a5b      	ldr	r2, [pc, #364]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800689c:	f023 0301 	bic.w	r3, r3, #1
 80068a0:	6713      	str	r3, [r2, #112]	; 0x70
 80068a2:	4b59      	ldr	r3, [pc, #356]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80068a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068a6:	4a58      	ldr	r2, [pc, #352]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80068a8:	f023 0304 	bic.w	r3, r3, #4
 80068ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d015      	beq.n	80068e2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b6:	f7fc fca1 	bl	80031fc <HAL_GetTick>
 80068ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068bc:	e00a      	b.n	80068d4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068be:	f7fc fc9d 	bl	80031fc <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e0d8      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068d4:	4b4c      	ldr	r3, [pc, #304]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80068d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0ee      	beq.n	80068be <HAL_RCC_OscConfig+0x386>
 80068e0:	e014      	b.n	800690c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e2:	f7fc fc8b 	bl	80031fc <HAL_GetTick>
 80068e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068e8:	e00a      	b.n	8006900 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068ea:	f7fc fc87 	bl	80031fc <HAL_GetTick>
 80068ee:	4602      	mov	r2, r0
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e0c2      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006900:	4b41      	ldr	r3, [pc, #260]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1ee      	bne.n	80068ea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800690c:	7dfb      	ldrb	r3, [r7, #23]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d105      	bne.n	800691e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006912:	4b3d      	ldr	r3, [pc, #244]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006916:	4a3c      	ldr	r2, [pc, #240]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006918:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800691c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 80ae 	beq.w	8006a84 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006928:	4b37      	ldr	r3, [pc, #220]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 030c 	and.w	r3, r3, #12
 8006930:	2b08      	cmp	r3, #8
 8006932:	d06d      	beq.n	8006a10 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	2b02      	cmp	r3, #2
 800693a:	d14b      	bne.n	80069d4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800693c:	4b32      	ldr	r3, [pc, #200]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a31      	ldr	r2, [pc, #196]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006948:	f7fc fc58 	bl	80031fc <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006950:	f7fc fc54 	bl	80031fc <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b02      	cmp	r3, #2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e091      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006962:	4b29      	ldr	r3, [pc, #164]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1f0      	bne.n	8006950 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69da      	ldr	r2, [r3, #28]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	431a      	orrs	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697c:	019b      	lsls	r3, r3, #6
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006984:	085b      	lsrs	r3, r3, #1
 8006986:	3b01      	subs	r3, #1
 8006988:	041b      	lsls	r3, r3, #16
 800698a:	431a      	orrs	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006990:	061b      	lsls	r3, r3, #24
 8006992:	431a      	orrs	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006998:	071b      	lsls	r3, r3, #28
 800699a:	491b      	ldr	r1, [pc, #108]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 800699c:	4313      	orrs	r3, r2
 800699e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069a0:	4b19      	ldr	r3, [pc, #100]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a18      	ldr	r2, [pc, #96]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ac:	f7fc fc26 	bl	80031fc <HAL_GetTick>
 80069b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069b2:	e008      	b.n	80069c6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b4:	f7fc fc22 	bl	80031fc <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e05f      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069c6:	4b10      	ldr	r3, [pc, #64]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d0f0      	beq.n	80069b4 <HAL_RCC_OscConfig+0x47c>
 80069d2:	e057      	b.n	8006a84 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069d4:	4b0c      	ldr	r3, [pc, #48]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a0b      	ldr	r2, [pc, #44]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e0:	f7fc fc0c 	bl	80031fc <HAL_GetTick>
 80069e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e6:	e008      	b.n	80069fa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e8:	f7fc fc08 	bl	80031fc <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e045      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069fa:	4b03      	ldr	r3, [pc, #12]	; (8006a08 <HAL_RCC_OscConfig+0x4d0>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1f0      	bne.n	80069e8 <HAL_RCC_OscConfig+0x4b0>
 8006a06:	e03d      	b.n	8006a84 <HAL_RCC_OscConfig+0x54c>
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006a10:	4b1f      	ldr	r3, [pc, #124]	; (8006a90 <HAL_RCC_OscConfig+0x558>)
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d030      	beq.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d129      	bne.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d122      	bne.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006a40:	4013      	ands	r3, r2
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006a46:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d119      	bne.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a56:	085b      	lsrs	r3, r3, #1
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d10f      	bne.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a6a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d107      	bne.n	8006a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a7a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d001      	beq.n	8006a84 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e000      	b.n	8006a86 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3718      	adds	r7, #24
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	40023800 	.word	0x40023800

08006a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e0d0      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006aac:	4b6a      	ldr	r3, [pc, #424]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 030f 	and.w	r3, r3, #15
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d910      	bls.n	8006adc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aba:	4b67      	ldr	r3, [pc, #412]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 020f 	bic.w	r2, r3, #15
 8006ac2:	4965      	ldr	r1, [pc, #404]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aca:	4b63      	ldr	r3, [pc, #396]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 030f 	and.w	r3, r3, #15
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d001      	beq.n	8006adc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e0b8      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0302 	and.w	r3, r3, #2
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d020      	beq.n	8006b2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d005      	beq.n	8006b00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006af4:	4b59      	ldr	r3, [pc, #356]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	4a58      	ldr	r2, [pc, #352]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006afa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006afe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b0c:	4b53      	ldr	r3, [pc, #332]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	4a52      	ldr	r2, [pc, #328]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006b16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b18:	4b50      	ldr	r3, [pc, #320]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	494d      	ldr	r1, [pc, #308]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d040      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d107      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b3e:	4b47      	ldr	r3, [pc, #284]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d115      	bne.n	8006b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e07f      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d107      	bne.n	8006b66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b56:	4b41      	ldr	r3, [pc, #260]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d109      	bne.n	8006b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e073      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b66:	4b3d      	ldr	r3, [pc, #244]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0302 	and.w	r3, r3, #2
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e06b      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b76:	4b39      	ldr	r3, [pc, #228]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 0203 	bic.w	r2, r3, #3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	4936      	ldr	r1, [pc, #216]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b88:	f7fc fb38 	bl	80031fc <HAL_GetTick>
 8006b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b8e:	e00a      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b90:	f7fc fb34 	bl	80031fc <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d901      	bls.n	8006ba6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e053      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ba6:	4b2d      	ldr	r3, [pc, #180]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f003 020c 	and.w	r2, r3, #12
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d1eb      	bne.n	8006b90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006bb8:	4b27      	ldr	r3, [pc, #156]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 030f 	and.w	r3, r3, #15
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d210      	bcs.n	8006be8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bc6:	4b24      	ldr	r3, [pc, #144]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f023 020f 	bic.w	r2, r3, #15
 8006bce:	4922      	ldr	r1, [pc, #136]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd6:	4b20      	ldr	r3, [pc, #128]	; (8006c58 <HAL_RCC_ClockConfig+0x1c4>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 030f 	and.w	r3, r3, #15
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d001      	beq.n	8006be8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e032      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d008      	beq.n	8006c06 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bf4:	4b19      	ldr	r3, [pc, #100]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	4916      	ldr	r1, [pc, #88]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0308 	and.w	r3, r3, #8
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d009      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006c12:	4b12      	ldr	r3, [pc, #72]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	490e      	ldr	r1, [pc, #56]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006c22:	4313      	orrs	r3, r2
 8006c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c26:	f000 f821 	bl	8006c6c <HAL_RCC_GetSysClockFreq>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	4b0b      	ldr	r3, [pc, #44]	; (8006c5c <HAL_RCC_ClockConfig+0x1c8>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	091b      	lsrs	r3, r3, #4
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	490a      	ldr	r1, [pc, #40]	; (8006c60 <HAL_RCC_ClockConfig+0x1cc>)
 8006c38:	5ccb      	ldrb	r3, [r1, r3]
 8006c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3e:	4a09      	ldr	r2, [pc, #36]	; (8006c64 <HAL_RCC_ClockConfig+0x1d0>)
 8006c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006c42:	4b09      	ldr	r3, [pc, #36]	; (8006c68 <HAL_RCC_ClockConfig+0x1d4>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7fc fa94 	bl	8003174 <HAL_InitTick>

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	40023c00 	.word	0x40023c00
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	0800db74 	.word	0x0800db74
 8006c64:	20000004 	.word	0x20000004
 8006c68:	20000008 	.word	0x20000008

08006c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c6c:	b5b0      	push	{r4, r5, r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006c72:	2100      	movs	r1, #0
 8006c74:	6079      	str	r1, [r7, #4]
 8006c76:	2100      	movs	r1, #0
 8006c78:	60f9      	str	r1, [r7, #12]
 8006c7a:	2100      	movs	r1, #0
 8006c7c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006c7e:	2100      	movs	r1, #0
 8006c80:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c82:	4952      	ldr	r1, [pc, #328]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006c84:	6889      	ldr	r1, [r1, #8]
 8006c86:	f001 010c 	and.w	r1, r1, #12
 8006c8a:	2908      	cmp	r1, #8
 8006c8c:	d00d      	beq.n	8006caa <HAL_RCC_GetSysClockFreq+0x3e>
 8006c8e:	2908      	cmp	r1, #8
 8006c90:	f200 8094 	bhi.w	8006dbc <HAL_RCC_GetSysClockFreq+0x150>
 8006c94:	2900      	cmp	r1, #0
 8006c96:	d002      	beq.n	8006c9e <HAL_RCC_GetSysClockFreq+0x32>
 8006c98:	2904      	cmp	r1, #4
 8006c9a:	d003      	beq.n	8006ca4 <HAL_RCC_GetSysClockFreq+0x38>
 8006c9c:	e08e      	b.n	8006dbc <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c9e:	4b4c      	ldr	r3, [pc, #304]	; (8006dd0 <HAL_RCC_GetSysClockFreq+0x164>)
 8006ca0:	60bb      	str	r3, [r7, #8]
      break;
 8006ca2:	e08e      	b.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ca4:	4b4b      	ldr	r3, [pc, #300]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8006ca6:	60bb      	str	r3, [r7, #8]
      break;
 8006ca8:	e08b      	b.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006caa:	4948      	ldr	r1, [pc, #288]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006cac:	6849      	ldr	r1, [r1, #4]
 8006cae:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006cb2:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006cb4:	4945      	ldr	r1, [pc, #276]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006cb6:	6849      	ldr	r1, [r1, #4]
 8006cb8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006cbc:	2900      	cmp	r1, #0
 8006cbe:	d024      	beq.n	8006d0a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc0:	4942      	ldr	r1, [pc, #264]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006cc2:	6849      	ldr	r1, [r1, #4]
 8006cc4:	0989      	lsrs	r1, r1, #6
 8006cc6:	4608      	mov	r0, r1
 8006cc8:	f04f 0100 	mov.w	r1, #0
 8006ccc:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006cd0:	f04f 0500 	mov.w	r5, #0
 8006cd4:	ea00 0204 	and.w	r2, r0, r4
 8006cd8:	ea01 0305 	and.w	r3, r1, r5
 8006cdc:	493d      	ldr	r1, [pc, #244]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8006cde:	fb01 f003 	mul.w	r0, r1, r3
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	fb01 f102 	mul.w	r1, r1, r2
 8006ce8:	1844      	adds	r4, r0, r1
 8006cea:	493a      	ldr	r1, [pc, #232]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8006cec:	fba2 0101 	umull	r0, r1, r2, r1
 8006cf0:	1863      	adds	r3, r4, r1
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	f7f9 fcb4 	bl	8000668 <__aeabi_uldivmod>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4613      	mov	r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	e04a      	b.n	8006da0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d0a:	4b30      	ldr	r3, [pc, #192]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	099b      	lsrs	r3, r3, #6
 8006d10:	461a      	mov	r2, r3
 8006d12:	f04f 0300 	mov.w	r3, #0
 8006d16:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d1a:	f04f 0100 	mov.w	r1, #0
 8006d1e:	ea02 0400 	and.w	r4, r2, r0
 8006d22:	ea03 0501 	and.w	r5, r3, r1
 8006d26:	4620      	mov	r0, r4
 8006d28:	4629      	mov	r1, r5
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	f04f 0300 	mov.w	r3, #0
 8006d32:	014b      	lsls	r3, r1, #5
 8006d34:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d38:	0142      	lsls	r2, r0, #5
 8006d3a:	4610      	mov	r0, r2
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	1b00      	subs	r0, r0, r4
 8006d40:	eb61 0105 	sbc.w	r1, r1, r5
 8006d44:	f04f 0200 	mov.w	r2, #0
 8006d48:	f04f 0300 	mov.w	r3, #0
 8006d4c:	018b      	lsls	r3, r1, #6
 8006d4e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d52:	0182      	lsls	r2, r0, #6
 8006d54:	1a12      	subs	r2, r2, r0
 8006d56:	eb63 0301 	sbc.w	r3, r3, r1
 8006d5a:	f04f 0000 	mov.w	r0, #0
 8006d5e:	f04f 0100 	mov.w	r1, #0
 8006d62:	00d9      	lsls	r1, r3, #3
 8006d64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d68:	00d0      	lsls	r0, r2, #3
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	1912      	adds	r2, r2, r4
 8006d70:	eb45 0303 	adc.w	r3, r5, r3
 8006d74:	f04f 0000 	mov.w	r0, #0
 8006d78:	f04f 0100 	mov.w	r1, #0
 8006d7c:	0299      	lsls	r1, r3, #10
 8006d7e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006d82:	0290      	lsls	r0, r2, #10
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	4610      	mov	r0, r2
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	f7f9 fc68 	bl	8000668 <__aeabi_uldivmod>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006da0:	4b0a      	ldr	r3, [pc, #40]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x160>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	0c1b      	lsrs	r3, r3, #16
 8006da6:	f003 0303 	and.w	r3, r3, #3
 8006daa:	3301      	adds	r3, #1
 8006dac:	005b      	lsls	r3, r3, #1
 8006dae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db8:	60bb      	str	r3, [r7, #8]
      break;
 8006dba:	e002      	b.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <HAL_RCC_GetSysClockFreq+0x164>)
 8006dbe:	60bb      	str	r3, [r7, #8]
      break;
 8006dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3710      	adds	r7, #16
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bdb0      	pop	{r4, r5, r7, pc}
 8006dcc:	40023800 	.word	0x40023800
 8006dd0:	00f42400 	.word	0x00f42400
 8006dd4:	017d7840 	.word	0x017d7840

08006dd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ddc:	4b03      	ldr	r3, [pc, #12]	; (8006dec <HAL_RCC_GetHCLKFreq+0x14>)
 8006dde:	681b      	ldr	r3, [r3, #0]
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	20000004 	.word	0x20000004

08006df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006df4:	f7ff fff0 	bl	8006dd8 <HAL_RCC_GetHCLKFreq>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	4b05      	ldr	r3, [pc, #20]	; (8006e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	0a9b      	lsrs	r3, r3, #10
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	4903      	ldr	r1, [pc, #12]	; (8006e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e06:	5ccb      	ldrb	r3, [r1, r3]
 8006e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	40023800 	.word	0x40023800
 8006e14:	0800db84 	.word	0x0800db84

08006e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e1c:	f7ff ffdc 	bl	8006dd8 <HAL_RCC_GetHCLKFreq>
 8006e20:	4602      	mov	r2, r0
 8006e22:	4b05      	ldr	r3, [pc, #20]	; (8006e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	0b5b      	lsrs	r3, r3, #13
 8006e28:	f003 0307 	and.w	r3, r3, #7
 8006e2c:	4903      	ldr	r1, [pc, #12]	; (8006e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e2e:	5ccb      	ldrb	r3, [r1, r3]
 8006e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	40023800 	.word	0x40023800
 8006e3c:	0800db84 	.word	0x0800db84

08006e40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b088      	sub	sp, #32
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e50:	2300      	movs	r3, #0
 8006e52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e54:	2300      	movs	r3, #0
 8006e56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0301 	and.w	r3, r3, #1
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d012      	beq.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e68:	4b69      	ldr	r3, [pc, #420]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	4a68      	ldr	r2, [pc, #416]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006e72:	6093      	str	r3, [r2, #8]
 8006e74:	4b66      	ldr	r3, [pc, #408]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e76:	689a      	ldr	r2, [r3, #8]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e7c:	4964      	ldr	r1, [pc, #400]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d017      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e9a:	4b5d      	ldr	r3, [pc, #372]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ea0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ea8:	4959      	ldr	r1, [pc, #356]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d017      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ed6:	4b4e      	ldr	r3, [pc, #312]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006edc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee4:	494a      	ldr	r1, [pc, #296]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ef4:	d101      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006f02:	2301      	movs	r3, #1
 8006f04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006f12:	2301      	movs	r3, #1
 8006f14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 808b 	beq.w	800703a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f24:	4b3a      	ldr	r3, [pc, #232]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f28:	4a39      	ldr	r2, [pc, #228]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8006f30:	4b37      	ldr	r3, [pc, #220]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f38:	60bb      	str	r3, [r7, #8]
 8006f3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f3c:	4b35      	ldr	r3, [pc, #212]	; (8007014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a34      	ldr	r2, [pc, #208]	; (8007014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f48:	f7fc f958 	bl	80031fc <HAL_GetTick>
 8006f4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f4e:	e008      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f50:	f7fc f954 	bl	80031fc <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b64      	cmp	r3, #100	; 0x64
 8006f5c:	d901      	bls.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e38f      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f62:	4b2c      	ldr	r3, [pc, #176]	; (8007014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d0f0      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f6e:	4b28      	ldr	r3, [pc, #160]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d035      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d02e      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f8c:	4b20      	ldr	r3, [pc, #128]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f96:	4b1e      	ldr	r3, [pc, #120]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f9a:	4a1d      	ldr	r2, [pc, #116]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fa0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006fa2:	4b1b      	ldr	r3, [pc, #108]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa6:	4a1a      	ldr	r2, [pc, #104]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006fae:	4a18      	ldr	r2, [pc, #96]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006fb4:	4b16      	ldr	r3, [pc, #88]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d114      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fc0:	f7fc f91c 	bl	80031fc <HAL_GetTick>
 8006fc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fc6:	e00a      	b.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fc8:	f7fc f918 	bl	80031fc <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d901      	bls.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e351      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fde:	4b0c      	ldr	r3, [pc, #48]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe2:	f003 0302 	and.w	r3, r3, #2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d0ee      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ff2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ff6:	d111      	bne.n	800701c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006ff8:	4b05      	ldr	r3, [pc, #20]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007004:	4b04      	ldr	r3, [pc, #16]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007006:	400b      	ands	r3, r1
 8007008:	4901      	ldr	r1, [pc, #4]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800700a:	4313      	orrs	r3, r2
 800700c:	608b      	str	r3, [r1, #8]
 800700e:	e00b      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007010:	40023800 	.word	0x40023800
 8007014:	40007000 	.word	0x40007000
 8007018:	0ffffcff 	.word	0x0ffffcff
 800701c:	4bb3      	ldr	r3, [pc, #716]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	4ab2      	ldr	r2, [pc, #712]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007022:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007026:	6093      	str	r3, [r2, #8]
 8007028:	4bb0      	ldr	r3, [pc, #704]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800702a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007034:	49ad      	ldr	r1, [pc, #692]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007036:	4313      	orrs	r3, r2
 8007038:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0310 	and.w	r3, r3, #16
 8007042:	2b00      	cmp	r3, #0
 8007044:	d010      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007046:	4ba9      	ldr	r3, [pc, #676]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800704c:	4aa7      	ldr	r2, [pc, #668]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800704e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007052:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007056:	4ba5      	ldr	r3, [pc, #660]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007058:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	49a2      	ldr	r1, [pc, #648]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007062:	4313      	orrs	r3, r2
 8007064:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00a      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007074:	4b9d      	ldr	r3, [pc, #628]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800707a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007082:	499a      	ldr	r1, [pc, #616]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007084:	4313      	orrs	r3, r2
 8007086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007096:	4b95      	ldr	r3, [pc, #596]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800709c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070a4:	4991      	ldr	r1, [pc, #580]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00a      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070b8:	4b8c      	ldr	r3, [pc, #560]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070c6:	4989      	ldr	r1, [pc, #548]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070da:	4b84      	ldr	r3, [pc, #528]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e8:	4980      	ldr	r1, [pc, #512]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00a      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070fc:	4b7b      	ldr	r3, [pc, #492]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007102:	f023 0203 	bic.w	r2, r3, #3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710a:	4978      	ldr	r1, [pc, #480]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800710c:	4313      	orrs	r3, r2
 800710e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00a      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800711e:	4b73      	ldr	r3, [pc, #460]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007124:	f023 020c 	bic.w	r2, r3, #12
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800712c:	496f      	ldr	r1, [pc, #444]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800712e:	4313      	orrs	r3, r2
 8007130:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00a      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007140:	4b6a      	ldr	r3, [pc, #424]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007146:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800714e:	4967      	ldr	r1, [pc, #412]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007150:	4313      	orrs	r3, r2
 8007152:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00a      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007162:	4b62      	ldr	r3, [pc, #392]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007168:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007170:	495e      	ldr	r1, [pc, #376]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00a      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007184:	4b59      	ldr	r3, [pc, #356]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800718a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007192:	4956      	ldr	r1, [pc, #344]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007194:	4313      	orrs	r3, r2
 8007196:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00a      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80071a6:	4b51      	ldr	r3, [pc, #324]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071b4:	494d      	ldr	r1, [pc, #308]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00a      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80071c8:	4b48      	ldr	r3, [pc, #288]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071d6:	4945      	ldr	r1, [pc, #276]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80071ea:	4b40      	ldr	r3, [pc, #256]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071f0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071f8:	493c      	ldr	r1, [pc, #240]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00a      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800720c:	4b37      	ldr	r3, [pc, #220]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800720e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007212:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800721a:	4934      	ldr	r1, [pc, #208]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800721c:	4313      	orrs	r3, r2
 800721e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d011      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800722e:	4b2f      	ldr	r3, [pc, #188]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007234:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800723c:	492b      	ldr	r1, [pc, #172]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800723e:	4313      	orrs	r3, r2
 8007240:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007248:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800724c:	d101      	bne.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800724e:	2301      	movs	r3, #1
 8007250:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0308 	and.w	r3, r3, #8
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800725e:	2301      	movs	r3, #1
 8007260:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00a      	beq.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800726e:	4b1f      	ldr	r3, [pc, #124]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007274:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800727c:	491b      	ldr	r1, [pc, #108]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800727e:	4313      	orrs	r3, r2
 8007280:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00b      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007290:	4b16      	ldr	r3, [pc, #88]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007296:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072a0:	4912      	ldr	r1, [pc, #72]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072a2:	4313      	orrs	r3, r2
 80072a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00b      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80072b4:	4b0d      	ldr	r3, [pc, #52]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072ba:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072c4:	4909      	ldr	r1, [pc, #36]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072c6:	4313      	orrs	r3, r2
 80072c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00f      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80072d8:	4b04      	ldr	r3, [pc, #16]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072e8:	e002      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80072ea:	bf00      	nop
 80072ec:	40023800 	.word	0x40023800
 80072f0:	4986      	ldr	r1, [pc, #536]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d00b      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007304:	4b81      	ldr	r3, [pc, #516]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007306:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800730a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007314:	497d      	ldr	r1, [pc, #500]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007316:	4313      	orrs	r3, r2
 8007318:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d006      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 80d6 	beq.w	80074dc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007330:	4b76      	ldr	r3, [pc, #472]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a75      	ldr	r2, [pc, #468]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007336:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800733a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800733c:	f7fb ff5e 	bl	80031fc <HAL_GetTick>
 8007340:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007342:	e008      	b.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007344:	f7fb ff5a 	bl	80031fc <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	2b64      	cmp	r3, #100	; 0x64
 8007350:	d901      	bls.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	e195      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007356:	4b6d      	ldr	r3, [pc, #436]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1f0      	bne.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d021      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007372:	2b00      	cmp	r3, #0
 8007374:	d11d      	bne.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007376:	4b65      	ldr	r3, [pc, #404]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800737c:	0c1b      	lsrs	r3, r3, #16
 800737e:	f003 0303 	and.w	r3, r3, #3
 8007382:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007384:	4b61      	ldr	r3, [pc, #388]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007386:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800738a:	0e1b      	lsrs	r3, r3, #24
 800738c:	f003 030f 	and.w	r3, r3, #15
 8007390:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	019a      	lsls	r2, r3, #6
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	041b      	lsls	r3, r3, #16
 800739c:	431a      	orrs	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	061b      	lsls	r3, r3, #24
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	071b      	lsls	r3, r3, #28
 80073aa:	4958      	ldr	r1, [pc, #352]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073ac:	4313      	orrs	r3, r2
 80073ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d004      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073c6:	d00a      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d02e      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073dc:	d129      	bne.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80073de:	4b4b      	ldr	r3, [pc, #300]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073e4:	0c1b      	lsrs	r3, r3, #16
 80073e6:	f003 0303 	and.w	r3, r3, #3
 80073ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80073ec:	4b47      	ldr	r3, [pc, #284]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073f2:	0f1b      	lsrs	r3, r3, #28
 80073f4:	f003 0307 	and.w	r3, r3, #7
 80073f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	019a      	lsls	r2, r3, #6
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	041b      	lsls	r3, r3, #16
 8007404:	431a      	orrs	r2, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	061b      	lsls	r3, r3, #24
 800740c:	431a      	orrs	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	071b      	lsls	r3, r3, #28
 8007412:	493e      	ldr	r1, [pc, #248]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007414:	4313      	orrs	r3, r2
 8007416:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800741a:	4b3c      	ldr	r3, [pc, #240]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800741c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007420:	f023 021f 	bic.w	r2, r3, #31
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007428:	3b01      	subs	r3, #1
 800742a:	4938      	ldr	r1, [pc, #224]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800742c:	4313      	orrs	r3, r2
 800742e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01d      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800743e:	4b33      	ldr	r3, [pc, #204]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007440:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007444:	0e1b      	lsrs	r3, r3, #24
 8007446:	f003 030f 	and.w	r3, r3, #15
 800744a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800744c:	4b2f      	ldr	r3, [pc, #188]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800744e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007452:	0f1b      	lsrs	r3, r3, #28
 8007454:	f003 0307 	and.w	r3, r3, #7
 8007458:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	019a      	lsls	r2, r3, #6
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	041b      	lsls	r3, r3, #16
 8007466:	431a      	orrs	r2, r3
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	061b      	lsls	r3, r3, #24
 800746c:	431a      	orrs	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	071b      	lsls	r3, r3, #28
 8007472:	4926      	ldr	r1, [pc, #152]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007474:	4313      	orrs	r3, r2
 8007476:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d011      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	019a      	lsls	r2, r3, #6
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	041b      	lsls	r3, r3, #16
 8007492:	431a      	orrs	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	061b      	lsls	r3, r3, #24
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	071b      	lsls	r3, r3, #28
 80074a2:	491a      	ldr	r1, [pc, #104]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074a4:	4313      	orrs	r3, r2
 80074a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80074aa:	4b18      	ldr	r3, [pc, #96]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a17      	ldr	r2, [pc, #92]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074b6:	f7fb fea1 	bl	80031fc <HAL_GetTick>
 80074ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074bc:	e008      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074be:	f7fb fe9d 	bl	80031fc <HAL_GetTick>
 80074c2:	4602      	mov	r2, r0
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	2b64      	cmp	r3, #100	; 0x64
 80074ca:	d901      	bls.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074cc:	2303      	movs	r3, #3
 80074ce:	e0d8      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074d0:	4b0e      	ldr	r3, [pc, #56]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0f0      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80074dc:	69bb      	ldr	r3, [r7, #24]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	f040 80ce 	bne.w	8007680 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80074e4:	4b09      	ldr	r3, [pc, #36]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a08      	ldr	r2, [pc, #32]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074f0:	f7fb fe84 	bl	80031fc <HAL_GetTick>
 80074f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074f6:	e00b      	b.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80074f8:	f7fb fe80 	bl	80031fc <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	2b64      	cmp	r3, #100	; 0x64
 8007504:	d904      	bls.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e0bb      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800750a:	bf00      	nop
 800750c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007510:	4b5e      	ldr	r3, [pc, #376]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007518:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800751c:	d0ec      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800752e:	2b00      	cmp	r3, #0
 8007530:	d009      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800753a:	2b00      	cmp	r3, #0
 800753c:	d02e      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007542:	2b00      	cmp	r3, #0
 8007544:	d12a      	bne.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007546:	4b51      	ldr	r3, [pc, #324]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800754c:	0c1b      	lsrs	r3, r3, #16
 800754e:	f003 0303 	and.w	r3, r3, #3
 8007552:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007554:	4b4d      	ldr	r3, [pc, #308]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800755a:	0f1b      	lsrs	r3, r3, #28
 800755c:	f003 0307 	and.w	r3, r3, #7
 8007560:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	019a      	lsls	r2, r3, #6
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	041b      	lsls	r3, r3, #16
 800756c:	431a      	orrs	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	061b      	lsls	r3, r3, #24
 8007574:	431a      	orrs	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	071b      	lsls	r3, r3, #28
 800757a:	4944      	ldr	r1, [pc, #272]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800757c:	4313      	orrs	r3, r2
 800757e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007582:	4b42      	ldr	r3, [pc, #264]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007588:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007590:	3b01      	subs	r3, #1
 8007592:	021b      	lsls	r3, r3, #8
 8007594:	493d      	ldr	r1, [pc, #244]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007596:	4313      	orrs	r3, r2
 8007598:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d022      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075b0:	d11d      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075b2:	4b36      	ldr	r3, [pc, #216]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b8:	0e1b      	lsrs	r3, r3, #24
 80075ba:	f003 030f 	and.w	r3, r3, #15
 80075be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80075c0:	4b32      	ldr	r3, [pc, #200]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c6:	0f1b      	lsrs	r3, r3, #28
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	019a      	lsls	r2, r3, #6
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a1b      	ldr	r3, [r3, #32]
 80075d8:	041b      	lsls	r3, r3, #16
 80075da:	431a      	orrs	r2, r3
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	061b      	lsls	r3, r3, #24
 80075e0:	431a      	orrs	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	071b      	lsls	r3, r3, #28
 80075e6:	4929      	ldr	r1, [pc, #164]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0308 	and.w	r3, r3, #8
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d028      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075fa:	4b24      	ldr	r3, [pc, #144]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007600:	0e1b      	lsrs	r3, r3, #24
 8007602:	f003 030f 	and.w	r3, r3, #15
 8007606:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007608:	4b20      	ldr	r3, [pc, #128]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800760a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760e:	0c1b      	lsrs	r3, r3, #16
 8007610:	f003 0303 	and.w	r3, r3, #3
 8007614:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	695b      	ldr	r3, [r3, #20]
 800761a:	019a      	lsls	r2, r3, #6
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	041b      	lsls	r3, r3, #16
 8007620:	431a      	orrs	r2, r3
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	061b      	lsls	r3, r3, #24
 8007626:	431a      	orrs	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	071b      	lsls	r3, r3, #28
 800762e:	4917      	ldr	r1, [pc, #92]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007636:	4b15      	ldr	r3, [pc, #84]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800763c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007644:	4911      	ldr	r1, [pc, #68]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007646:	4313      	orrs	r3, r2
 8007648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800764c:	4b0f      	ldr	r3, [pc, #60]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a0e      	ldr	r2, [pc, #56]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007658:	f7fb fdd0 	bl	80031fc <HAL_GetTick>
 800765c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800765e:	e008      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007660:	f7fb fdcc 	bl	80031fc <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b64      	cmp	r3, #100	; 0x64
 800766c:	d901      	bls.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e007      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007672:	4b06      	ldr	r3, [pc, #24]	; (800768c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800767a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800767e:	d1ef      	bne.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3720      	adds	r7, #32
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	40023800 	.word	0x40023800

08007690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e09d      	b.n	80077de <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d108      	bne.n	80076bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076b2:	d009      	beq.n	80076c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	61da      	str	r2, [r3, #28]
 80076ba:	e005      	b.n	80076c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d106      	bne.n	80076e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7fb fa96 	bl	8002c14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007708:	d902      	bls.n	8007710 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800770a:	2300      	movs	r3, #0
 800770c:	60fb      	str	r3, [r7, #12]
 800770e:	e002      	b.n	8007716 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007714:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800771e:	d007      	beq.n	8007730 <HAL_SPI_Init+0xa0>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007728:	d002      	beq.n	8007730 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007740:	431a      	orrs	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	431a      	orrs	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	695b      	ldr	r3, [r3, #20]
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	431a      	orrs	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	69db      	ldr	r3, [r3, #28]
 8007764:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007768:	431a      	orrs	r2, r3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007772:	ea42 0103 	orr.w	r1, r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800777a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	0c1b      	lsrs	r3, r3, #16
 800778c:	f003 0204 	and.w	r2, r3, #4
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	f003 0310 	and.w	r3, r3, #16
 8007798:	431a      	orrs	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779e:	f003 0308 	and.w	r3, r3, #8
 80077a2:	431a      	orrs	r2, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80077ac:	ea42 0103 	orr.w	r1, r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69da      	ldr	r2, [r3, #28]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3710      	adds	r7, #16
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
	...

080077e8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
 80077f4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_SPI_TransmitReceive_IT+0x20>
 8007804:	2302      	movs	r3, #2
 8007806:	e091      	b.n	800792c <HAL_SPI_TransmitReceive_IT+0x144>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007816:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800781e:	7dbb      	ldrb	r3, [r7, #22]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d00d      	beq.n	8007840 <HAL_SPI_TransmitReceive_IT+0x58>
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800782a:	d106      	bne.n	800783a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <HAL_SPI_TransmitReceive_IT+0x52>
 8007834:	7dbb      	ldrb	r3, [r7, #22]
 8007836:	2b04      	cmp	r3, #4
 8007838:	d002      	beq.n	8007840 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800783a:	2302      	movs	r3, #2
 800783c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800783e:	e070      	b.n	8007922 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d005      	beq.n	8007852 <HAL_SPI_TransmitReceive_IT+0x6a>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <HAL_SPI_TransmitReceive_IT+0x6a>
 800784c:	887b      	ldrh	r3, [r7, #2]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d102      	bne.n	8007858 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007856:	e064      	b.n	8007922 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b04      	cmp	r3, #4
 8007862:	d003      	beq.n	800786c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2205      	movs	r2, #5
 8007868:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	68ba      	ldr	r2, [r7, #8]
 8007876:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	887a      	ldrh	r2, [r7, #2]
 800787c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	887a      	ldrh	r2, [r7, #2]
 8007882:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	887a      	ldrh	r2, [r7, #2]
 800788e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	887a      	ldrh	r2, [r7, #2]
 8007896:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80078a2:	d906      	bls.n	80078b2 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a24      	ldr	r2, [pc, #144]	; (8007938 <HAL_SPI_TransmitReceive_IT+0x150>)
 80078a8:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	4a23      	ldr	r2, [pc, #140]	; (800793c <HAL_SPI_TransmitReceive_IT+0x154>)
 80078ae:	651a      	str	r2, [r3, #80]	; 0x50
 80078b0:	e005      	b.n	80078be <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a22      	ldr	r2, [pc, #136]	; (8007940 <HAL_SPI_TransmitReceive_IT+0x158>)
 80078b6:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	4a22      	ldr	r2, [pc, #136]	; (8007944 <HAL_SPI_TransmitReceive_IT+0x15c>)
 80078bc:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80078c6:	d802      	bhi.n	80078ce <HAL_SPI_TransmitReceive_IT+0xe6>
 80078c8:	887b      	ldrh	r3, [r7, #2]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d908      	bls.n	80078e0 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078dc:	605a      	str	r2, [r3, #4]
 80078de:	e007      	b.n	80078f0 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078ee:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80078fe:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800790a:	2b40      	cmp	r3, #64	; 0x40
 800790c:	d008      	beq.n	8007920 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800791c:	601a      	str	r2, [r3, #0]
 800791e:	e000      	b.n	8007922 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8007920:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800792a:	7dfb      	ldrb	r3, [r7, #23]
}
 800792c:	4618      	mov	r0, r3
 800792e:	371c      	adds	r7, #28
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	08007ceb 	.word	0x08007ceb
 800793c:	08007d51 	.word	0x08007d51
 8007940:	08007b9b 	.word	0x08007b9b
 8007944:	08007c59 	.word	0x08007c59

08007948 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b088      	sub	sp, #32
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	099b      	lsrs	r3, r3, #6
 8007964:	f003 0301 	and.w	r3, r3, #1
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10f      	bne.n	800798c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00a      	beq.n	800798c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	099b      	lsrs	r3, r3, #6
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	2b00      	cmp	r3, #0
 8007980:	d004      	beq.n	800798c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	4798      	blx	r3
    return;
 800798a:	e0d7      	b.n	8007b3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	085b      	lsrs	r3, r3, #1
 8007990:	f003 0301 	and.w	r3, r3, #1
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <HAL_SPI_IRQHandler+0x66>
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	09db      	lsrs	r3, r3, #7
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d004      	beq.n	80079ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	4798      	blx	r3
    return;
 80079ac:	e0c6      	b.n	8007b3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	095b      	lsrs	r3, r3, #5
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10c      	bne.n	80079d4 <HAL_SPI_IRQHandler+0x8c>
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	099b      	lsrs	r3, r3, #6
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d106      	bne.n	80079d4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	0a1b      	lsrs	r3, r3, #8
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f000 80b4 	beq.w	8007b3c <HAL_SPI_IRQHandler+0x1f4>
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	095b      	lsrs	r3, r3, #5
 80079d8:	f003 0301 	and.w	r3, r3, #1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f000 80ad 	beq.w	8007b3c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	099b      	lsrs	r3, r3, #6
 80079e6:	f003 0301 	and.w	r3, r3, #1
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d023      	beq.n	8007a36 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d011      	beq.n	8007a1e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079fe:	f043 0204 	orr.w	r2, r3, #4
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a06:	2300      	movs	r3, #0
 8007a08:	617b      	str	r3, [r7, #20]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	617b      	str	r3, [r7, #20]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	617b      	str	r3, [r7, #20]
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	e00b      	b.n	8007a36 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a1e:	2300      	movs	r3, #0
 8007a20:	613b      	str	r3, [r7, #16]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	613b      	str	r3, [r7, #16]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	613b      	str	r3, [r7, #16]
 8007a32:	693b      	ldr	r3, [r7, #16]
        return;
 8007a34:	e082      	b.n	8007b3c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	095b      	lsrs	r3, r3, #5
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d014      	beq.n	8007a6c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a46:	f043 0201 	orr.w	r2, r3, #1
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007a4e:	2300      	movs	r3, #0
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	60fb      	str	r3, [r7, #12]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a68:	601a      	str	r2, [r3, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007a6c:	69bb      	ldr	r3, [r7, #24]
 8007a6e:	0a1b      	lsrs	r3, r3, #8
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00c      	beq.n	8007a92 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a7c:	f043 0208 	orr.w	r2, r3, #8
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007a84:	2300      	movs	r3, #0
 8007a86:	60bb      	str	r3, [r7, #8]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	60bb      	str	r3, [r7, #8]
 8007a90:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d04f      	beq.n	8007b3a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007aa8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	f003 0302 	and.w	r3, r3, #2
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d104      	bne.n	8007ac6 <HAL_SPI_IRQHandler+0x17e>
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d034      	beq.n	8007b30 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	685a      	ldr	r2, [r3, #4]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0203 	bic.w	r2, r2, #3
 8007ad4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d011      	beq.n	8007b02 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ae2:	4a18      	ldr	r2, [pc, #96]	; (8007b44 <HAL_SPI_IRQHandler+0x1fc>)
 8007ae4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fb fe66 	bl	80037bc <HAL_DMA_Abort_IT>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d005      	beq.n	8007b02 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007afa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d016      	beq.n	8007b38 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0e:	4a0d      	ldr	r2, [pc, #52]	; (8007b44 <HAL_SPI_IRQHandler+0x1fc>)
 8007b10:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fb fe50 	bl	80037bc <HAL_DMA_Abort_IT>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b26:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007b2e:	e003      	b.n	8007b38 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 f813 	bl	8007b5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007b36:	e000      	b.n	8007b3a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007b38:	bf00      	nop
    return;
 8007b3a:	bf00      	nop
  }
}
 8007b3c:	3720      	adds	r7, #32
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	08007b71 	.word	0x08007b71

08007b48 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f7ff ffe5 	bl	8007b5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b92:	bf00      	nop
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b082      	sub	sp, #8
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d923      	bls.n	8007bf6 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68da      	ldr	r2, [r3, #12]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb8:	b292      	uxth	r2, r2
 8007bba:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc0:	1c9a      	adds	r2, r3, #2
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b02      	subs	r3, #2
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d11f      	bne.n	8007c24 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007bf2:	605a      	str	r2, [r3, #4]
 8007bf4:	e016      	b.n	8007c24 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f103 020c 	add.w	r2, r3, #12
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c02:	7812      	ldrb	r2, [r2, #0]
 8007c04:	b2d2      	uxtb	r2, r2
 8007c06:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0c:	1c5a      	adds	r2, r3, #1
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10f      	bne.n	8007c50 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c3e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d102      	bne.n	8007c50 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 fa38 	bl	80080c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007c50:	bf00      	nop
 8007c52:	3708      	adds	r7, #8
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d912      	bls.n	8007c90 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c6e:	881a      	ldrh	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7a:	1c9a      	adds	r2, r3, #2
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b02      	subs	r3, #2
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c8e:	e012      	b.n	8007cb6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	330c      	adds	r3, #12
 8007c9a:	7812      	ldrb	r2, [r2, #0]
 8007c9c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d110      	bne.n	8007ce2 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685a      	ldr	r2, [r3, #4]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cce:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d102      	bne.n	8007ce2 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f9ef 	bl	80080c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007ce2:	bf00      	nop
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b082      	sub	sp, #8
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	68da      	ldr	r2, [r3, #12]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfc:	b292      	uxth	r2, r2
 8007cfe:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d04:	1c9a      	adds	r2, r3, #2
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	3b01      	subs	r3, #1
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10f      	bne.n	8007d48 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d36:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d102      	bne.n	8007d48 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f9bc 	bl	80080c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007d48:	bf00      	nop
 8007d4a:	3708      	adds	r7, #8
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5c:	881a      	ldrh	r2, [r3, #0]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d68:	1c9a      	adds	r2, r3, #2
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	3b01      	subs	r3, #1
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d110      	bne.n	8007da8 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d94:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d102      	bne.n	8007da8 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f98c 	bl	80080c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007da8:	bf00      	nop
 8007daa:	3708      	adds	r7, #8
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b088      	sub	sp, #32
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	603b      	str	r3, [r7, #0]
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007dc0:	f7fb fa1c 	bl	80031fc <HAL_GetTick>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc8:	1a9b      	subs	r3, r3, r2
 8007dca:	683a      	ldr	r2, [r7, #0]
 8007dcc:	4413      	add	r3, r2
 8007dce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007dd0:	f7fb fa14 	bl	80031fc <HAL_GetTick>
 8007dd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007dd6:	4b39      	ldr	r3, [pc, #228]	; (8007ebc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	015b      	lsls	r3, r3, #5
 8007ddc:	0d1b      	lsrs	r3, r3, #20
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	fb02 f303 	mul.w	r3, r2, r3
 8007de4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007de6:	e054      	b.n	8007e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d050      	beq.n	8007e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007df0:	f7fb fa04 	bl	80031fc <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	69fa      	ldr	r2, [r7, #28]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d902      	bls.n	8007e06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d13d      	bne.n	8007e82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e1e:	d111      	bne.n	8007e44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e28:	d004      	beq.n	8007e34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e32:	d107      	bne.n	8007e44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e4c:	d10f      	bne.n	8007e6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e5c:	601a      	str	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e017      	b.n	8007eb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689a      	ldr	r2, [r3, #8]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	bf0c      	ite	eq
 8007ea2:	2301      	moveq	r3, #1
 8007ea4:	2300      	movne	r3, #0
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	79fb      	ldrb	r3, [r7, #7]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d19b      	bne.n	8007de8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3720      	adds	r7, #32
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	20000004 	.word	0x20000004

08007ec0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08a      	sub	sp, #40	; 0x28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007ed2:	f7fb f993 	bl	80031fc <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eda:	1a9b      	subs	r3, r3, r2
 8007edc:	683a      	ldr	r2, [r7, #0]
 8007ede:	4413      	add	r3, r2
 8007ee0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007ee2:	f7fb f98b 	bl	80031fc <HAL_GetTick>
 8007ee6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	330c      	adds	r3, #12
 8007eee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007ef0:	4b3d      	ldr	r3, [pc, #244]	; (8007fe8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	4413      	add	r3, r2
 8007efa:	00da      	lsls	r2, r3, #3
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	0d1b      	lsrs	r3, r3, #20
 8007f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f02:	fb02 f303 	mul.w	r3, r2, r3
 8007f06:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007f08:	e060      	b.n	8007fcc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007f10:	d107      	bne.n	8007f22 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d104      	bne.n	8007f22 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007f20:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d050      	beq.n	8007fcc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f2a:	f7fb f967 	bl	80031fc <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	6a3b      	ldr	r3, [r7, #32]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d902      	bls.n	8007f40 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d13d      	bne.n	8007fbc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685a      	ldr	r2, [r3, #4]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f4e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f58:	d111      	bne.n	8007f7e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f62:	d004      	beq.n	8007f6e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f6c:	d107      	bne.n	8007f7e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f7c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f86:	d10f      	bne.n	8007fa8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f96:	601a      	str	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007fa6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e010      	b.n	8007fde <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	689a      	ldr	r2, [r3, #8]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d196      	bne.n	8007f0a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3728      	adds	r7, #40	; 0x28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	20000004 	.word	0x20000004

08007fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b088      	sub	sp, #32
 8007ff0:	af02      	add	r7, sp, #8
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f7ff ff5b 	bl	8007ec0 <SPI_WaitFifoStateUntilTimeout>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d007      	beq.n	8008020 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008014:	f043 0220 	orr.w	r2, r3, #32
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e046      	b.n	80080ae <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008020:	4b25      	ldr	r3, [pc, #148]	; (80080b8 <SPI_EndRxTxTransaction+0xcc>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a25      	ldr	r2, [pc, #148]	; (80080bc <SPI_EndRxTxTransaction+0xd0>)
 8008026:	fba2 2303 	umull	r2, r3, r2, r3
 800802a:	0d5b      	lsrs	r3, r3, #21
 800802c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008030:	fb02 f303 	mul.w	r3, r2, r3
 8008034:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800803e:	d112      	bne.n	8008066 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	2200      	movs	r2, #0
 8008048:	2180      	movs	r1, #128	; 0x80
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f7ff feb0 	bl	8007db0 <SPI_WaitFlagStateUntilTimeout>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d016      	beq.n	8008084 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800805a:	f043 0220 	orr.w	r2, r3, #32
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e023      	b.n	80080ae <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00a      	beq.n	8008082 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	3b01      	subs	r3, #1
 8008070:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800807c:	2b80      	cmp	r3, #128	; 0x80
 800807e:	d0f2      	beq.n	8008066 <SPI_EndRxTxTransaction+0x7a>
 8008080:	e000      	b.n	8008084 <SPI_EndRxTxTransaction+0x98>
        break;
 8008082:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2200      	movs	r2, #0
 800808c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f7ff ff15 	bl	8007ec0 <SPI_WaitFifoStateUntilTimeout>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d007      	beq.n	80080ac <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a0:	f043 0220 	orr.w	r2, r3, #32
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e000      	b.n	80080ae <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3718      	adds	r7, #24
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20000004 	.word	0x20000004
 80080bc:	165e9f81 	.word	0x165e9f81

080080c0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080c8:	f7fb f898 	bl	80031fc <HAL_GetTick>
 80080cc:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 0220 	bic.w	r2, r2, #32
 80080dc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80080de:	68fa      	ldr	r2, [r7, #12]
 80080e0:	2164      	movs	r1, #100	; 0x64
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff ff82 	bl	8007fec <SPI_EndRxTxTransaction>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d005      	beq.n	80080fa <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080f2:	f043 0220 	orr.w	r2, r3, #32
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d115      	bne.n	800812e <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b04      	cmp	r3, #4
 800810c:	d107      	bne.n	800811e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7ff fd16 	bl	8007b48 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800811c:	e00e      	b.n	800813c <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7fa fa84 	bl	8002634 <HAL_SPI_TxRxCpltCallback>
}
 800812c:	e006      	b.n	800813c <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2201      	movs	r2, #1
 8008132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f7ff fd10 	bl	8007b5c <HAL_SPI_ErrorCallback>
}
 800813c:	bf00      	nop
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d101      	bne.n	8008156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e040      	b.n	80081d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800815a:	2b00      	cmp	r3, #0
 800815c:	d106      	bne.n	800816c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7fa fe06 	bl	8002d78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2224      	movs	r2, #36	; 0x24
 8008170:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f022 0201 	bic.w	r2, r2, #1
 8008180:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f990 	bl	80084a8 <UART_SetConfig>
 8008188:	4603      	mov	r3, r0
 800818a:	2b01      	cmp	r3, #1
 800818c:	d101      	bne.n	8008192 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	e022      	b.n	80081d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008196:	2b00      	cmp	r3, #0
 8008198:	d002      	beq.n	80081a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fbe6 	bl	800896c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	689a      	ldr	r2, [r3, #8]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f042 0201 	orr.w	r2, r2, #1
 80081ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fc6d 	bl	8008ab0 <UART_CheckIdleState>
 80081d6:	4603      	mov	r3, r0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b08a      	sub	sp, #40	; 0x28
 80081e4:	af02      	add	r7, sp, #8
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	603b      	str	r3, [r7, #0]
 80081ec:	4613      	mov	r3, r2
 80081ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	f040 8081 	bne.w	80082fc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d002      	beq.n	8008206 <HAL_UART_Transmit+0x26>
 8008200:	88fb      	ldrh	r3, [r7, #6]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e079      	b.n	80082fe <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008210:	2b01      	cmp	r3, #1
 8008212:	d101      	bne.n	8008218 <HAL_UART_Transmit+0x38>
 8008214:	2302      	movs	r3, #2
 8008216:	e072      	b.n	80082fe <HAL_UART_Transmit+0x11e>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2200      	movs	r2, #0
 8008224:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2221      	movs	r2, #33	; 0x21
 800822c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800822e:	f7fa ffe5 	bl	80031fc <HAL_GetTick>
 8008232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	88fa      	ldrh	r2, [r7, #6]
 8008238:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	88fa      	ldrh	r2, [r7, #6]
 8008240:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800824c:	d108      	bne.n	8008260 <HAL_UART_Transmit+0x80>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d104      	bne.n	8008260 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008256:	2300      	movs	r3, #0
 8008258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	61bb      	str	r3, [r7, #24]
 800825e:	e003      	b.n	8008268 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008264:	2300      	movs	r3, #0
 8008266:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008270:	e02c      	b.n	80082cc <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	9300      	str	r3, [sp, #0]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2200      	movs	r2, #0
 800827a:	2180      	movs	r1, #128	; 0x80
 800827c:	68f8      	ldr	r0, [r7, #12]
 800827e:	f000 fc60 	bl	8008b42 <UART_WaitOnFlagUntilTimeout>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008288:	2303      	movs	r3, #3
 800828a:	e038      	b.n	80082fe <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10b      	bne.n	80082aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	461a      	mov	r2, r3
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	3302      	adds	r3, #2
 80082a6:	61bb      	str	r3, [r7, #24]
 80082a8:	e007      	b.n	80082ba <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	781a      	ldrb	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	3301      	adds	r3, #1
 80082b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	3b01      	subs	r3, #1
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d1cc      	bne.n	8008272 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	9300      	str	r3, [sp, #0]
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	2200      	movs	r2, #0
 80082e0:	2140      	movs	r1, #64	; 0x40
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f000 fc2d 	bl	8008b42 <UART_WaitOnFlagUntilTimeout>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e005      	b.n	80082fe <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2220      	movs	r2, #32
 80082f6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	e000      	b.n	80082fe <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80082fc:	2302      	movs	r3, #2
  }
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3720      	adds	r7, #32
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b08a      	sub	sp, #40	; 0x28
 800830a:	af02      	add	r7, sp, #8
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	603b      	str	r3, [r7, #0]
 8008312:	4613      	mov	r3, r2
 8008314:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800831a:	2b20      	cmp	r3, #32
 800831c:	f040 80be 	bne.w	800849c <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d002      	beq.n	800832c <HAL_UART_Receive+0x26>
 8008326:	88fb      	ldrh	r3, [r7, #6]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d101      	bne.n	8008330 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	e0b6      	b.n	800849e <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008336:	2b01      	cmp	r3, #1
 8008338:	d101      	bne.n	800833e <HAL_UART_Receive+0x38>
 800833a:	2302      	movs	r3, #2
 800833c:	e0af      	b.n	800849e <HAL_UART_Receive+0x198>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2222      	movs	r2, #34	; 0x22
 8008352:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800835a:	f7fa ff4f 	bl	80031fc <HAL_GetTick>
 800835e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	88fa      	ldrh	r2, [r7, #6]
 8008364:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	88fa      	ldrh	r2, [r7, #6]
 800836c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008378:	d10e      	bne.n	8008398 <HAL_UART_Receive+0x92>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d105      	bne.n	800838e <HAL_UART_Receive+0x88>
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008388:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800838c:	e02d      	b.n	80083ea <HAL_UART_Receive+0xe4>
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	22ff      	movs	r2, #255	; 0xff
 8008392:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008396:	e028      	b.n	80083ea <HAL_UART_Receive+0xe4>
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10d      	bne.n	80083bc <HAL_UART_Receive+0xb6>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d104      	bne.n	80083b2 <HAL_UART_Receive+0xac>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	22ff      	movs	r2, #255	; 0xff
 80083ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083b0:	e01b      	b.n	80083ea <HAL_UART_Receive+0xe4>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	227f      	movs	r2, #127	; 0x7f
 80083b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083ba:	e016      	b.n	80083ea <HAL_UART_Receive+0xe4>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083c4:	d10d      	bne.n	80083e2 <HAL_UART_Receive+0xdc>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d104      	bne.n	80083d8 <HAL_UART_Receive+0xd2>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	227f      	movs	r2, #127	; 0x7f
 80083d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083d6:	e008      	b.n	80083ea <HAL_UART_Receive+0xe4>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	223f      	movs	r2, #63	; 0x3f
 80083dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083e0:	e003      	b.n	80083ea <HAL_UART_Receive+0xe4>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80083f0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083fa:	d108      	bne.n	800840e <HAL_UART_Receive+0x108>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	691b      	ldr	r3, [r3, #16]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d104      	bne.n	800840e <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8008404:	2300      	movs	r3, #0
 8008406:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	61bb      	str	r3, [r7, #24]
 800840c:	e003      	b.n	8008416 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008412:	2300      	movs	r3, #0
 8008414:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800841e:	e032      	b.n	8008486 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	2200      	movs	r2, #0
 8008428:	2120      	movs	r1, #32
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f000 fb89 	bl	8008b42 <UART_WaitOnFlagUntilTimeout>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d001      	beq.n	800843a <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e031      	b.n	800849e <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d10c      	bne.n	800845a <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008446:	b29a      	uxth	r2, r3
 8008448:	8a7b      	ldrh	r3, [r7, #18]
 800844a:	4013      	ands	r3, r2
 800844c:	b29a      	uxth	r2, r3
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	3302      	adds	r3, #2
 8008456:	61bb      	str	r3, [r7, #24]
 8008458:	e00c      	b.n	8008474 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008460:	b2da      	uxtb	r2, r3
 8008462:	8a7b      	ldrh	r3, [r7, #18]
 8008464:	b2db      	uxtb	r3, r3
 8008466:	4013      	ands	r3, r2
 8008468:	b2da      	uxtb	r2, r3
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	3301      	adds	r3, #1
 8008472:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800847a:	b29b      	uxth	r3, r3
 800847c:	3b01      	subs	r3, #1
 800847e:	b29a      	uxth	r2, r3
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1c6      	bne.n	8008420 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2220      	movs	r2, #32
 8008496:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008498:	2300      	movs	r3, #0
 800849a:	e000      	b.n	800849e <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 800849c:	2302      	movs	r3, #2
  }
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3720      	adds	r7, #32
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b088      	sub	sp, #32
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689a      	ldr	r2, [r3, #8]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	431a      	orrs	r2, r3
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	431a      	orrs	r2, r3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	69db      	ldr	r3, [r3, #28]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	4ba7      	ldr	r3, [pc, #668]	; (8008770 <UART_SetConfig+0x2c8>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	6979      	ldr	r1, [r7, #20]
 80084dc:	430b      	orrs	r3, r1
 80084de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	68da      	ldr	r2, [r3, #12]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	430a      	orrs	r2, r1
 80084f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	699b      	ldr	r3, [r3, #24]
 80084fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6a1b      	ldr	r3, [r3, #32]
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	4313      	orrs	r3, r2
 8008504:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	697a      	ldr	r2, [r7, #20]
 8008516:	430a      	orrs	r2, r1
 8008518:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a95      	ldr	r2, [pc, #596]	; (8008774 <UART_SetConfig+0x2cc>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d120      	bne.n	8008566 <UART_SetConfig+0xbe>
 8008524:	4b94      	ldr	r3, [pc, #592]	; (8008778 <UART_SetConfig+0x2d0>)
 8008526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800852a:	f003 0303 	and.w	r3, r3, #3
 800852e:	2b03      	cmp	r3, #3
 8008530:	d816      	bhi.n	8008560 <UART_SetConfig+0xb8>
 8008532:	a201      	add	r2, pc, #4	; (adr r2, 8008538 <UART_SetConfig+0x90>)
 8008534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008538:	08008549 	.word	0x08008549
 800853c:	08008555 	.word	0x08008555
 8008540:	0800854f 	.word	0x0800854f
 8008544:	0800855b 	.word	0x0800855b
 8008548:	2301      	movs	r3, #1
 800854a:	77fb      	strb	r3, [r7, #31]
 800854c:	e14f      	b.n	80087ee <UART_SetConfig+0x346>
 800854e:	2302      	movs	r3, #2
 8008550:	77fb      	strb	r3, [r7, #31]
 8008552:	e14c      	b.n	80087ee <UART_SetConfig+0x346>
 8008554:	2304      	movs	r3, #4
 8008556:	77fb      	strb	r3, [r7, #31]
 8008558:	e149      	b.n	80087ee <UART_SetConfig+0x346>
 800855a:	2308      	movs	r3, #8
 800855c:	77fb      	strb	r3, [r7, #31]
 800855e:	e146      	b.n	80087ee <UART_SetConfig+0x346>
 8008560:	2310      	movs	r3, #16
 8008562:	77fb      	strb	r3, [r7, #31]
 8008564:	e143      	b.n	80087ee <UART_SetConfig+0x346>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a84      	ldr	r2, [pc, #528]	; (800877c <UART_SetConfig+0x2d4>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d132      	bne.n	80085d6 <UART_SetConfig+0x12e>
 8008570:	4b81      	ldr	r3, [pc, #516]	; (8008778 <UART_SetConfig+0x2d0>)
 8008572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008576:	f003 030c 	and.w	r3, r3, #12
 800857a:	2b0c      	cmp	r3, #12
 800857c:	d828      	bhi.n	80085d0 <UART_SetConfig+0x128>
 800857e:	a201      	add	r2, pc, #4	; (adr r2, 8008584 <UART_SetConfig+0xdc>)
 8008580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008584:	080085b9 	.word	0x080085b9
 8008588:	080085d1 	.word	0x080085d1
 800858c:	080085d1 	.word	0x080085d1
 8008590:	080085d1 	.word	0x080085d1
 8008594:	080085c5 	.word	0x080085c5
 8008598:	080085d1 	.word	0x080085d1
 800859c:	080085d1 	.word	0x080085d1
 80085a0:	080085d1 	.word	0x080085d1
 80085a4:	080085bf 	.word	0x080085bf
 80085a8:	080085d1 	.word	0x080085d1
 80085ac:	080085d1 	.word	0x080085d1
 80085b0:	080085d1 	.word	0x080085d1
 80085b4:	080085cb 	.word	0x080085cb
 80085b8:	2300      	movs	r3, #0
 80085ba:	77fb      	strb	r3, [r7, #31]
 80085bc:	e117      	b.n	80087ee <UART_SetConfig+0x346>
 80085be:	2302      	movs	r3, #2
 80085c0:	77fb      	strb	r3, [r7, #31]
 80085c2:	e114      	b.n	80087ee <UART_SetConfig+0x346>
 80085c4:	2304      	movs	r3, #4
 80085c6:	77fb      	strb	r3, [r7, #31]
 80085c8:	e111      	b.n	80087ee <UART_SetConfig+0x346>
 80085ca:	2308      	movs	r3, #8
 80085cc:	77fb      	strb	r3, [r7, #31]
 80085ce:	e10e      	b.n	80087ee <UART_SetConfig+0x346>
 80085d0:	2310      	movs	r3, #16
 80085d2:	77fb      	strb	r3, [r7, #31]
 80085d4:	e10b      	b.n	80087ee <UART_SetConfig+0x346>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a69      	ldr	r2, [pc, #420]	; (8008780 <UART_SetConfig+0x2d8>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d120      	bne.n	8008622 <UART_SetConfig+0x17a>
 80085e0:	4b65      	ldr	r3, [pc, #404]	; (8008778 <UART_SetConfig+0x2d0>)
 80085e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80085ea:	2b30      	cmp	r3, #48	; 0x30
 80085ec:	d013      	beq.n	8008616 <UART_SetConfig+0x16e>
 80085ee:	2b30      	cmp	r3, #48	; 0x30
 80085f0:	d814      	bhi.n	800861c <UART_SetConfig+0x174>
 80085f2:	2b20      	cmp	r3, #32
 80085f4:	d009      	beq.n	800860a <UART_SetConfig+0x162>
 80085f6:	2b20      	cmp	r3, #32
 80085f8:	d810      	bhi.n	800861c <UART_SetConfig+0x174>
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d002      	beq.n	8008604 <UART_SetConfig+0x15c>
 80085fe:	2b10      	cmp	r3, #16
 8008600:	d006      	beq.n	8008610 <UART_SetConfig+0x168>
 8008602:	e00b      	b.n	800861c <UART_SetConfig+0x174>
 8008604:	2300      	movs	r3, #0
 8008606:	77fb      	strb	r3, [r7, #31]
 8008608:	e0f1      	b.n	80087ee <UART_SetConfig+0x346>
 800860a:	2302      	movs	r3, #2
 800860c:	77fb      	strb	r3, [r7, #31]
 800860e:	e0ee      	b.n	80087ee <UART_SetConfig+0x346>
 8008610:	2304      	movs	r3, #4
 8008612:	77fb      	strb	r3, [r7, #31]
 8008614:	e0eb      	b.n	80087ee <UART_SetConfig+0x346>
 8008616:	2308      	movs	r3, #8
 8008618:	77fb      	strb	r3, [r7, #31]
 800861a:	e0e8      	b.n	80087ee <UART_SetConfig+0x346>
 800861c:	2310      	movs	r3, #16
 800861e:	77fb      	strb	r3, [r7, #31]
 8008620:	e0e5      	b.n	80087ee <UART_SetConfig+0x346>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a57      	ldr	r2, [pc, #348]	; (8008784 <UART_SetConfig+0x2dc>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d120      	bne.n	800866e <UART_SetConfig+0x1c6>
 800862c:	4b52      	ldr	r3, [pc, #328]	; (8008778 <UART_SetConfig+0x2d0>)
 800862e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008632:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008636:	2bc0      	cmp	r3, #192	; 0xc0
 8008638:	d013      	beq.n	8008662 <UART_SetConfig+0x1ba>
 800863a:	2bc0      	cmp	r3, #192	; 0xc0
 800863c:	d814      	bhi.n	8008668 <UART_SetConfig+0x1c0>
 800863e:	2b80      	cmp	r3, #128	; 0x80
 8008640:	d009      	beq.n	8008656 <UART_SetConfig+0x1ae>
 8008642:	2b80      	cmp	r3, #128	; 0x80
 8008644:	d810      	bhi.n	8008668 <UART_SetConfig+0x1c0>
 8008646:	2b00      	cmp	r3, #0
 8008648:	d002      	beq.n	8008650 <UART_SetConfig+0x1a8>
 800864a:	2b40      	cmp	r3, #64	; 0x40
 800864c:	d006      	beq.n	800865c <UART_SetConfig+0x1b4>
 800864e:	e00b      	b.n	8008668 <UART_SetConfig+0x1c0>
 8008650:	2300      	movs	r3, #0
 8008652:	77fb      	strb	r3, [r7, #31]
 8008654:	e0cb      	b.n	80087ee <UART_SetConfig+0x346>
 8008656:	2302      	movs	r3, #2
 8008658:	77fb      	strb	r3, [r7, #31]
 800865a:	e0c8      	b.n	80087ee <UART_SetConfig+0x346>
 800865c:	2304      	movs	r3, #4
 800865e:	77fb      	strb	r3, [r7, #31]
 8008660:	e0c5      	b.n	80087ee <UART_SetConfig+0x346>
 8008662:	2308      	movs	r3, #8
 8008664:	77fb      	strb	r3, [r7, #31]
 8008666:	e0c2      	b.n	80087ee <UART_SetConfig+0x346>
 8008668:	2310      	movs	r3, #16
 800866a:	77fb      	strb	r3, [r7, #31]
 800866c:	e0bf      	b.n	80087ee <UART_SetConfig+0x346>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a45      	ldr	r2, [pc, #276]	; (8008788 <UART_SetConfig+0x2e0>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d125      	bne.n	80086c4 <UART_SetConfig+0x21c>
 8008678:	4b3f      	ldr	r3, [pc, #252]	; (8008778 <UART_SetConfig+0x2d0>)
 800867a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800867e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008682:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008686:	d017      	beq.n	80086b8 <UART_SetConfig+0x210>
 8008688:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800868c:	d817      	bhi.n	80086be <UART_SetConfig+0x216>
 800868e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008692:	d00b      	beq.n	80086ac <UART_SetConfig+0x204>
 8008694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008698:	d811      	bhi.n	80086be <UART_SetConfig+0x216>
 800869a:	2b00      	cmp	r3, #0
 800869c:	d003      	beq.n	80086a6 <UART_SetConfig+0x1fe>
 800869e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086a2:	d006      	beq.n	80086b2 <UART_SetConfig+0x20a>
 80086a4:	e00b      	b.n	80086be <UART_SetConfig+0x216>
 80086a6:	2300      	movs	r3, #0
 80086a8:	77fb      	strb	r3, [r7, #31]
 80086aa:	e0a0      	b.n	80087ee <UART_SetConfig+0x346>
 80086ac:	2302      	movs	r3, #2
 80086ae:	77fb      	strb	r3, [r7, #31]
 80086b0:	e09d      	b.n	80087ee <UART_SetConfig+0x346>
 80086b2:	2304      	movs	r3, #4
 80086b4:	77fb      	strb	r3, [r7, #31]
 80086b6:	e09a      	b.n	80087ee <UART_SetConfig+0x346>
 80086b8:	2308      	movs	r3, #8
 80086ba:	77fb      	strb	r3, [r7, #31]
 80086bc:	e097      	b.n	80087ee <UART_SetConfig+0x346>
 80086be:	2310      	movs	r3, #16
 80086c0:	77fb      	strb	r3, [r7, #31]
 80086c2:	e094      	b.n	80087ee <UART_SetConfig+0x346>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a30      	ldr	r2, [pc, #192]	; (800878c <UART_SetConfig+0x2e4>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d125      	bne.n	800871a <UART_SetConfig+0x272>
 80086ce:	4b2a      	ldr	r3, [pc, #168]	; (8008778 <UART_SetConfig+0x2d0>)
 80086d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80086d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80086dc:	d017      	beq.n	800870e <UART_SetConfig+0x266>
 80086de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80086e2:	d817      	bhi.n	8008714 <UART_SetConfig+0x26c>
 80086e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086e8:	d00b      	beq.n	8008702 <UART_SetConfig+0x25a>
 80086ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086ee:	d811      	bhi.n	8008714 <UART_SetConfig+0x26c>
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d003      	beq.n	80086fc <UART_SetConfig+0x254>
 80086f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086f8:	d006      	beq.n	8008708 <UART_SetConfig+0x260>
 80086fa:	e00b      	b.n	8008714 <UART_SetConfig+0x26c>
 80086fc:	2301      	movs	r3, #1
 80086fe:	77fb      	strb	r3, [r7, #31]
 8008700:	e075      	b.n	80087ee <UART_SetConfig+0x346>
 8008702:	2302      	movs	r3, #2
 8008704:	77fb      	strb	r3, [r7, #31]
 8008706:	e072      	b.n	80087ee <UART_SetConfig+0x346>
 8008708:	2304      	movs	r3, #4
 800870a:	77fb      	strb	r3, [r7, #31]
 800870c:	e06f      	b.n	80087ee <UART_SetConfig+0x346>
 800870e:	2308      	movs	r3, #8
 8008710:	77fb      	strb	r3, [r7, #31]
 8008712:	e06c      	b.n	80087ee <UART_SetConfig+0x346>
 8008714:	2310      	movs	r3, #16
 8008716:	77fb      	strb	r3, [r7, #31]
 8008718:	e069      	b.n	80087ee <UART_SetConfig+0x346>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a1c      	ldr	r2, [pc, #112]	; (8008790 <UART_SetConfig+0x2e8>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d137      	bne.n	8008794 <UART_SetConfig+0x2ec>
 8008724:	4b14      	ldr	r3, [pc, #80]	; (8008778 <UART_SetConfig+0x2d0>)
 8008726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800872a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800872e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008732:	d017      	beq.n	8008764 <UART_SetConfig+0x2bc>
 8008734:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008738:	d817      	bhi.n	800876a <UART_SetConfig+0x2c2>
 800873a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800873e:	d00b      	beq.n	8008758 <UART_SetConfig+0x2b0>
 8008740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008744:	d811      	bhi.n	800876a <UART_SetConfig+0x2c2>
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <UART_SetConfig+0x2aa>
 800874a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800874e:	d006      	beq.n	800875e <UART_SetConfig+0x2b6>
 8008750:	e00b      	b.n	800876a <UART_SetConfig+0x2c2>
 8008752:	2300      	movs	r3, #0
 8008754:	77fb      	strb	r3, [r7, #31]
 8008756:	e04a      	b.n	80087ee <UART_SetConfig+0x346>
 8008758:	2302      	movs	r3, #2
 800875a:	77fb      	strb	r3, [r7, #31]
 800875c:	e047      	b.n	80087ee <UART_SetConfig+0x346>
 800875e:	2304      	movs	r3, #4
 8008760:	77fb      	strb	r3, [r7, #31]
 8008762:	e044      	b.n	80087ee <UART_SetConfig+0x346>
 8008764:	2308      	movs	r3, #8
 8008766:	77fb      	strb	r3, [r7, #31]
 8008768:	e041      	b.n	80087ee <UART_SetConfig+0x346>
 800876a:	2310      	movs	r3, #16
 800876c:	77fb      	strb	r3, [r7, #31]
 800876e:	e03e      	b.n	80087ee <UART_SetConfig+0x346>
 8008770:	efff69f3 	.word	0xefff69f3
 8008774:	40011000 	.word	0x40011000
 8008778:	40023800 	.word	0x40023800
 800877c:	40004400 	.word	0x40004400
 8008780:	40004800 	.word	0x40004800
 8008784:	40004c00 	.word	0x40004c00
 8008788:	40005000 	.word	0x40005000
 800878c:	40011400 	.word	0x40011400
 8008790:	40007800 	.word	0x40007800
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a71      	ldr	r2, [pc, #452]	; (8008960 <UART_SetConfig+0x4b8>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d125      	bne.n	80087ea <UART_SetConfig+0x342>
 800879e:	4b71      	ldr	r3, [pc, #452]	; (8008964 <UART_SetConfig+0x4bc>)
 80087a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80087a8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80087ac:	d017      	beq.n	80087de <UART_SetConfig+0x336>
 80087ae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80087b2:	d817      	bhi.n	80087e4 <UART_SetConfig+0x33c>
 80087b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087b8:	d00b      	beq.n	80087d2 <UART_SetConfig+0x32a>
 80087ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087be:	d811      	bhi.n	80087e4 <UART_SetConfig+0x33c>
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d003      	beq.n	80087cc <UART_SetConfig+0x324>
 80087c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80087c8:	d006      	beq.n	80087d8 <UART_SetConfig+0x330>
 80087ca:	e00b      	b.n	80087e4 <UART_SetConfig+0x33c>
 80087cc:	2300      	movs	r3, #0
 80087ce:	77fb      	strb	r3, [r7, #31]
 80087d0:	e00d      	b.n	80087ee <UART_SetConfig+0x346>
 80087d2:	2302      	movs	r3, #2
 80087d4:	77fb      	strb	r3, [r7, #31]
 80087d6:	e00a      	b.n	80087ee <UART_SetConfig+0x346>
 80087d8:	2304      	movs	r3, #4
 80087da:	77fb      	strb	r3, [r7, #31]
 80087dc:	e007      	b.n	80087ee <UART_SetConfig+0x346>
 80087de:	2308      	movs	r3, #8
 80087e0:	77fb      	strb	r3, [r7, #31]
 80087e2:	e004      	b.n	80087ee <UART_SetConfig+0x346>
 80087e4:	2310      	movs	r3, #16
 80087e6:	77fb      	strb	r3, [r7, #31]
 80087e8:	e001      	b.n	80087ee <UART_SetConfig+0x346>
 80087ea:	2310      	movs	r3, #16
 80087ec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087f6:	d15a      	bne.n	80088ae <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80087f8:	7ffb      	ldrb	r3, [r7, #31]
 80087fa:	2b08      	cmp	r3, #8
 80087fc:	d827      	bhi.n	800884e <UART_SetConfig+0x3a6>
 80087fe:	a201      	add	r2, pc, #4	; (adr r2, 8008804 <UART_SetConfig+0x35c>)
 8008800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008804:	08008829 	.word	0x08008829
 8008808:	08008831 	.word	0x08008831
 800880c:	08008839 	.word	0x08008839
 8008810:	0800884f 	.word	0x0800884f
 8008814:	0800883f 	.word	0x0800883f
 8008818:	0800884f 	.word	0x0800884f
 800881c:	0800884f 	.word	0x0800884f
 8008820:	0800884f 	.word	0x0800884f
 8008824:	08008847 	.word	0x08008847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008828:	f7fe fae2 	bl	8006df0 <HAL_RCC_GetPCLK1Freq>
 800882c:	61b8      	str	r0, [r7, #24]
        break;
 800882e:	e013      	b.n	8008858 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008830:	f7fe faf2 	bl	8006e18 <HAL_RCC_GetPCLK2Freq>
 8008834:	61b8      	str	r0, [r7, #24]
        break;
 8008836:	e00f      	b.n	8008858 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008838:	4b4b      	ldr	r3, [pc, #300]	; (8008968 <UART_SetConfig+0x4c0>)
 800883a:	61bb      	str	r3, [r7, #24]
        break;
 800883c:	e00c      	b.n	8008858 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800883e:	f7fe fa15 	bl	8006c6c <HAL_RCC_GetSysClockFreq>
 8008842:	61b8      	str	r0, [r7, #24]
        break;
 8008844:	e008      	b.n	8008858 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800884a:	61bb      	str	r3, [r7, #24]
        break;
 800884c:	e004      	b.n	8008858 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800884e:	2300      	movs	r3, #0
 8008850:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	77bb      	strb	r3, [r7, #30]
        break;
 8008856:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d074      	beq.n	8008948 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	005a      	lsls	r2, r3, #1
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	085b      	lsrs	r3, r3, #1
 8008868:	441a      	add	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008872:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	2b0f      	cmp	r3, #15
 8008878:	d916      	bls.n	80088a8 <UART_SetConfig+0x400>
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008880:	d212      	bcs.n	80088a8 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	b29b      	uxth	r3, r3
 8008886:	f023 030f 	bic.w	r3, r3, #15
 800888a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	085b      	lsrs	r3, r3, #1
 8008890:	b29b      	uxth	r3, r3
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	b29a      	uxth	r2, r3
 8008898:	89fb      	ldrh	r3, [r7, #14]
 800889a:	4313      	orrs	r3, r2
 800889c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	89fa      	ldrh	r2, [r7, #14]
 80088a4:	60da      	str	r2, [r3, #12]
 80088a6:	e04f      	b.n	8008948 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	77bb      	strb	r3, [r7, #30]
 80088ac:	e04c      	b.n	8008948 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80088ae:	7ffb      	ldrb	r3, [r7, #31]
 80088b0:	2b08      	cmp	r3, #8
 80088b2:	d828      	bhi.n	8008906 <UART_SetConfig+0x45e>
 80088b4:	a201      	add	r2, pc, #4	; (adr r2, 80088bc <UART_SetConfig+0x414>)
 80088b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ba:	bf00      	nop
 80088bc:	080088e1 	.word	0x080088e1
 80088c0:	080088e9 	.word	0x080088e9
 80088c4:	080088f1 	.word	0x080088f1
 80088c8:	08008907 	.word	0x08008907
 80088cc:	080088f7 	.word	0x080088f7
 80088d0:	08008907 	.word	0x08008907
 80088d4:	08008907 	.word	0x08008907
 80088d8:	08008907 	.word	0x08008907
 80088dc:	080088ff 	.word	0x080088ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088e0:	f7fe fa86 	bl	8006df0 <HAL_RCC_GetPCLK1Freq>
 80088e4:	61b8      	str	r0, [r7, #24]
        break;
 80088e6:	e013      	b.n	8008910 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088e8:	f7fe fa96 	bl	8006e18 <HAL_RCC_GetPCLK2Freq>
 80088ec:	61b8      	str	r0, [r7, #24]
        break;
 80088ee:	e00f      	b.n	8008910 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088f0:	4b1d      	ldr	r3, [pc, #116]	; (8008968 <UART_SetConfig+0x4c0>)
 80088f2:	61bb      	str	r3, [r7, #24]
        break;
 80088f4:	e00c      	b.n	8008910 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088f6:	f7fe f9b9 	bl	8006c6c <HAL_RCC_GetSysClockFreq>
 80088fa:	61b8      	str	r0, [r7, #24]
        break;
 80088fc:	e008      	b.n	8008910 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008902:	61bb      	str	r3, [r7, #24]
        break;
 8008904:	e004      	b.n	8008910 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8008906:	2300      	movs	r3, #0
 8008908:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	77bb      	strb	r3, [r7, #30]
        break;
 800890e:	bf00      	nop
    }

    if (pclk != 0U)
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d018      	beq.n	8008948 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	085a      	lsrs	r2, r3, #1
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	441a      	add	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	fbb2 f3f3 	udiv	r3, r2, r3
 8008928:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	2b0f      	cmp	r3, #15
 800892e:	d909      	bls.n	8008944 <UART_SetConfig+0x49c>
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008936:	d205      	bcs.n	8008944 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	b29a      	uxth	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	60da      	str	r2, [r3, #12]
 8008942:	e001      	b.n	8008948 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008954:	7fbb      	ldrb	r3, [r7, #30]
}
 8008956:	4618      	mov	r0, r3
 8008958:	3720      	adds	r7, #32
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	40007c00 	.word	0x40007c00
 8008964:	40023800 	.word	0x40023800
 8008968:	00f42400 	.word	0x00f42400

0800896c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	d00a      	beq.n	8008996 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899a:	f003 0302 	and.w	r3, r3, #2
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00a      	beq.n	80089b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	430a      	orrs	r2, r1
 80089b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	f003 0304 	and.w	r3, r3, #4
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d00a      	beq.n	80089da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089de:	f003 0308 	and.w	r3, r3, #8
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00a      	beq.n	80089fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	430a      	orrs	r2, r1
 80089fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a00:	f003 0310 	and.w	r3, r3, #16
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00a      	beq.n	8008a1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a22:	f003 0320 	and.w	r3, r3, #32
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00a      	beq.n	8008a40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d01a      	beq.n	8008a82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	430a      	orrs	r2, r1
 8008a60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a6a:	d10a      	bne.n	8008a82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00a      	beq.n	8008aa4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	430a      	orrs	r2, r1
 8008aa2:	605a      	str	r2, [r3, #4]
  }
}
 8008aa4:	bf00      	nop
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af02      	add	r7, sp, #8
 8008ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ac0:	f7fa fb9c 	bl	80031fc <HAL_GetTick>
 8008ac4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 0308 	and.w	r3, r3, #8
 8008ad0:	2b08      	cmp	r3, #8
 8008ad2:	d10e      	bne.n	8008af2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ad4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f82d 	bl	8008b42 <UART_WaitOnFlagUntilTimeout>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d001      	beq.n	8008af2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	e023      	b.n	8008b3a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0304 	and.w	r3, r3, #4
 8008afc:	2b04      	cmp	r3, #4
 8008afe:	d10e      	bne.n	8008b1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f817 	bl	8008b42 <UART_WaitOnFlagUntilTimeout>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d001      	beq.n	8008b1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e00d      	b.n	8008b3a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2220      	movs	r2, #32
 8008b22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2220      	movs	r2, #32
 8008b28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b09c      	sub	sp, #112	; 0x70
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	603b      	str	r3, [r7, #0]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b52:	e0a5      	b.n	8008ca0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b5a:	f000 80a1 	beq.w	8008ca0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b5e:	f7fa fb4d 	bl	80031fc <HAL_GetTick>
 8008b62:	4602      	mov	r2, r0
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	1ad3      	subs	r3, r2, r3
 8008b68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d302      	bcc.n	8008b74 <UART_WaitOnFlagUntilTimeout+0x32>
 8008b6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d13e      	bne.n	8008bf2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008b82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008b88:	667b      	str	r3, [r7, #100]	; 0x64
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008b92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b94:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008b98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008b9a:	e841 2300 	strex	r3, r2, [r1]
 8008b9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008ba0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1e6      	bne.n	8008b74 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3308      	adds	r3, #8
 8008bac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bb0:	e853 3f00 	ldrex	r3, [r3]
 8008bb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb8:	f023 0301 	bic.w	r3, r3, #1
 8008bbc:	663b      	str	r3, [r7, #96]	; 0x60
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008bc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8008bc8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008bcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bce:	e841 2300 	strex	r3, r2, [r1]
 8008bd2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008bd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1e5      	bne.n	8008ba6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2220      	movs	r2, #32
 8008be4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e067      	b.n	8008cc2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0304 	and.w	r3, r3, #4
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d04f      	beq.n	8008ca0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	69db      	ldr	r3, [r3, #28]
 8008c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c0e:	d147      	bne.n	8008ca0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	461a      	mov	r2, r3
 8008c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c38:	637b      	str	r3, [r7, #52]	; 0x34
 8008c3a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c40:	e841 2300 	strex	r3, r2, [r1]
 8008c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1e6      	bne.n	8008c1a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3308      	adds	r3, #8
 8008c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	f023 0301 	bic.w	r3, r3, #1
 8008c62:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008c6c:	623a      	str	r2, [r7, #32]
 8008c6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	69f9      	ldr	r1, [r7, #28]
 8008c72:	6a3a      	ldr	r2, [r7, #32]
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2220      	movs	r2, #32
 8008c84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e010      	b.n	8008cc2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	69da      	ldr	r2, [r3, #28]
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	4013      	ands	r3, r2
 8008caa:	68ba      	ldr	r2, [r7, #8]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	bf0c      	ite	eq
 8008cb0:	2301      	moveq	r3, #1
 8008cb2:	2300      	movne	r3, #0
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	79fb      	ldrb	r3, [r7, #7]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	f43f af4a 	beq.w	8008b54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3770      	adds	r7, #112	; 0x70
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
	...

08008ccc <__errno>:
 8008ccc:	4b01      	ldr	r3, [pc, #4]	; (8008cd4 <__errno+0x8>)
 8008cce:	6818      	ldr	r0, [r3, #0]
 8008cd0:	4770      	bx	lr
 8008cd2:	bf00      	nop
 8008cd4:	20000010 	.word	0x20000010

08008cd8 <__libc_init_array>:
 8008cd8:	b570      	push	{r4, r5, r6, lr}
 8008cda:	4d0d      	ldr	r5, [pc, #52]	; (8008d10 <__libc_init_array+0x38>)
 8008cdc:	4c0d      	ldr	r4, [pc, #52]	; (8008d14 <__libc_init_array+0x3c>)
 8008cde:	1b64      	subs	r4, r4, r5
 8008ce0:	10a4      	asrs	r4, r4, #2
 8008ce2:	2600      	movs	r6, #0
 8008ce4:	42a6      	cmp	r6, r4
 8008ce6:	d109      	bne.n	8008cfc <__libc_init_array+0x24>
 8008ce8:	4d0b      	ldr	r5, [pc, #44]	; (8008d18 <__libc_init_array+0x40>)
 8008cea:	4c0c      	ldr	r4, [pc, #48]	; (8008d1c <__libc_init_array+0x44>)
 8008cec:	f004 fcf0 	bl	800d6d0 <_init>
 8008cf0:	1b64      	subs	r4, r4, r5
 8008cf2:	10a4      	asrs	r4, r4, #2
 8008cf4:	2600      	movs	r6, #0
 8008cf6:	42a6      	cmp	r6, r4
 8008cf8:	d105      	bne.n	8008d06 <__libc_init_array+0x2e>
 8008cfa:	bd70      	pop	{r4, r5, r6, pc}
 8008cfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d00:	4798      	blx	r3
 8008d02:	3601      	adds	r6, #1
 8008d04:	e7ee      	b.n	8008ce4 <__libc_init_array+0xc>
 8008d06:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d0a:	4798      	blx	r3
 8008d0c:	3601      	adds	r6, #1
 8008d0e:	e7f2      	b.n	8008cf6 <__libc_init_array+0x1e>
 8008d10:	0800e178 	.word	0x0800e178
 8008d14:	0800e178 	.word	0x0800e178
 8008d18:	0800e178 	.word	0x0800e178
 8008d1c:	0800e17c 	.word	0x0800e17c

08008d20 <memset>:
 8008d20:	4402      	add	r2, r0
 8008d22:	4603      	mov	r3, r0
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d100      	bne.n	8008d2a <memset+0xa>
 8008d28:	4770      	bx	lr
 8008d2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d2e:	e7f9      	b.n	8008d24 <memset+0x4>

08008d30 <__cvt>:
 8008d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d32:	ed2d 8b02 	vpush	{d8}
 8008d36:	eeb0 8b40 	vmov.f64	d8, d0
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	4617      	mov	r7, r2
 8008d3e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008d40:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008d42:	ee18 2a90 	vmov	r2, s17
 8008d46:	f025 0520 	bic.w	r5, r5, #32
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	bfb6      	itet	lt
 8008d4e:	222d      	movlt	r2, #45	; 0x2d
 8008d50:	2200      	movge	r2, #0
 8008d52:	eeb1 8b40 	vneglt.f64	d8, d0
 8008d56:	2d46      	cmp	r5, #70	; 0x46
 8008d58:	460c      	mov	r4, r1
 8008d5a:	701a      	strb	r2, [r3, #0]
 8008d5c:	d004      	beq.n	8008d68 <__cvt+0x38>
 8008d5e:	2d45      	cmp	r5, #69	; 0x45
 8008d60:	d100      	bne.n	8008d64 <__cvt+0x34>
 8008d62:	3401      	adds	r4, #1
 8008d64:	2102      	movs	r1, #2
 8008d66:	e000      	b.n	8008d6a <__cvt+0x3a>
 8008d68:	2103      	movs	r1, #3
 8008d6a:	ab03      	add	r3, sp, #12
 8008d6c:	9301      	str	r3, [sp, #4]
 8008d6e:	ab02      	add	r3, sp, #8
 8008d70:	9300      	str	r3, [sp, #0]
 8008d72:	4622      	mov	r2, r4
 8008d74:	4633      	mov	r3, r6
 8008d76:	eeb0 0b48 	vmov.f64	d0, d8
 8008d7a:	f001 feb5 	bl	800aae8 <_dtoa_r>
 8008d7e:	2d47      	cmp	r5, #71	; 0x47
 8008d80:	d109      	bne.n	8008d96 <__cvt+0x66>
 8008d82:	07fb      	lsls	r3, r7, #31
 8008d84:	d407      	bmi.n	8008d96 <__cvt+0x66>
 8008d86:	9b03      	ldr	r3, [sp, #12]
 8008d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d8a:	1a1b      	subs	r3, r3, r0
 8008d8c:	6013      	str	r3, [r2, #0]
 8008d8e:	b005      	add	sp, #20
 8008d90:	ecbd 8b02 	vpop	{d8}
 8008d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d96:	2d46      	cmp	r5, #70	; 0x46
 8008d98:	eb00 0204 	add.w	r2, r0, r4
 8008d9c:	d10c      	bne.n	8008db8 <__cvt+0x88>
 8008d9e:	7803      	ldrb	r3, [r0, #0]
 8008da0:	2b30      	cmp	r3, #48	; 0x30
 8008da2:	d107      	bne.n	8008db4 <__cvt+0x84>
 8008da4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dac:	bf1c      	itt	ne
 8008dae:	f1c4 0401 	rsbne	r4, r4, #1
 8008db2:	6034      	strne	r4, [r6, #0]
 8008db4:	6833      	ldr	r3, [r6, #0]
 8008db6:	441a      	add	r2, r3
 8008db8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dc0:	bf08      	it	eq
 8008dc2:	9203      	streq	r2, [sp, #12]
 8008dc4:	2130      	movs	r1, #48	; 0x30
 8008dc6:	9b03      	ldr	r3, [sp, #12]
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d2dc      	bcs.n	8008d86 <__cvt+0x56>
 8008dcc:	1c5c      	adds	r4, r3, #1
 8008dce:	9403      	str	r4, [sp, #12]
 8008dd0:	7019      	strb	r1, [r3, #0]
 8008dd2:	e7f8      	b.n	8008dc6 <__cvt+0x96>

08008dd4 <__exponent>:
 8008dd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2900      	cmp	r1, #0
 8008dda:	bfb8      	it	lt
 8008ddc:	4249      	neglt	r1, r1
 8008dde:	f803 2b02 	strb.w	r2, [r3], #2
 8008de2:	bfb4      	ite	lt
 8008de4:	222d      	movlt	r2, #45	; 0x2d
 8008de6:	222b      	movge	r2, #43	; 0x2b
 8008de8:	2909      	cmp	r1, #9
 8008dea:	7042      	strb	r2, [r0, #1]
 8008dec:	dd2a      	ble.n	8008e44 <__exponent+0x70>
 8008dee:	f10d 0407 	add.w	r4, sp, #7
 8008df2:	46a4      	mov	ip, r4
 8008df4:	270a      	movs	r7, #10
 8008df6:	46a6      	mov	lr, r4
 8008df8:	460a      	mov	r2, r1
 8008dfa:	fb91 f6f7 	sdiv	r6, r1, r7
 8008dfe:	fb07 1516 	mls	r5, r7, r6, r1
 8008e02:	3530      	adds	r5, #48	; 0x30
 8008e04:	2a63      	cmp	r2, #99	; 0x63
 8008e06:	f104 34ff 	add.w	r4, r4, #4294967295
 8008e0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008e0e:	4631      	mov	r1, r6
 8008e10:	dcf1      	bgt.n	8008df6 <__exponent+0x22>
 8008e12:	3130      	adds	r1, #48	; 0x30
 8008e14:	f1ae 0502 	sub.w	r5, lr, #2
 8008e18:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008e1c:	1c44      	adds	r4, r0, #1
 8008e1e:	4629      	mov	r1, r5
 8008e20:	4561      	cmp	r1, ip
 8008e22:	d30a      	bcc.n	8008e3a <__exponent+0x66>
 8008e24:	f10d 0209 	add.w	r2, sp, #9
 8008e28:	eba2 020e 	sub.w	r2, r2, lr
 8008e2c:	4565      	cmp	r5, ip
 8008e2e:	bf88      	it	hi
 8008e30:	2200      	movhi	r2, #0
 8008e32:	4413      	add	r3, r2
 8008e34:	1a18      	subs	r0, r3, r0
 8008e36:	b003      	add	sp, #12
 8008e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008e42:	e7ed      	b.n	8008e20 <__exponent+0x4c>
 8008e44:	2330      	movs	r3, #48	; 0x30
 8008e46:	3130      	adds	r1, #48	; 0x30
 8008e48:	7083      	strb	r3, [r0, #2]
 8008e4a:	70c1      	strb	r1, [r0, #3]
 8008e4c:	1d03      	adds	r3, r0, #4
 8008e4e:	e7f1      	b.n	8008e34 <__exponent+0x60>

08008e50 <_printf_float>:
 8008e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e54:	b08b      	sub	sp, #44	; 0x2c
 8008e56:	460c      	mov	r4, r1
 8008e58:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008e5c:	4616      	mov	r6, r2
 8008e5e:	461f      	mov	r7, r3
 8008e60:	4605      	mov	r5, r0
 8008e62:	f003 f8e9 	bl	800c038 <_localeconv_r>
 8008e66:	f8d0 b000 	ldr.w	fp, [r0]
 8008e6a:	4658      	mov	r0, fp
 8008e6c:	f7f7 f9e8 	bl	8000240 <strlen>
 8008e70:	2300      	movs	r3, #0
 8008e72:	9308      	str	r3, [sp, #32]
 8008e74:	f8d8 3000 	ldr.w	r3, [r8]
 8008e78:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008e7c:	6822      	ldr	r2, [r4, #0]
 8008e7e:	3307      	adds	r3, #7
 8008e80:	f023 0307 	bic.w	r3, r3, #7
 8008e84:	f103 0108 	add.w	r1, r3, #8
 8008e88:	f8c8 1000 	str.w	r1, [r8]
 8008e8c:	4682      	mov	sl, r0
 8008e8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008e92:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008e96:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80090f8 <_printf_float+0x2a8>
 8008e9a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008e9e:	eeb0 6bc0 	vabs.f64	d6, d0
 8008ea2:	eeb4 6b47 	vcmp.f64	d6, d7
 8008ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eaa:	dd24      	ble.n	8008ef6 <_printf_float+0xa6>
 8008eac:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eb4:	d502      	bpl.n	8008ebc <_printf_float+0x6c>
 8008eb6:	232d      	movs	r3, #45	; 0x2d
 8008eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ebc:	4b90      	ldr	r3, [pc, #576]	; (8009100 <_printf_float+0x2b0>)
 8008ebe:	4891      	ldr	r0, [pc, #580]	; (8009104 <_printf_float+0x2b4>)
 8008ec0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008ec4:	bf94      	ite	ls
 8008ec6:	4698      	movls	r8, r3
 8008ec8:	4680      	movhi	r8, r0
 8008eca:	2303      	movs	r3, #3
 8008ecc:	6123      	str	r3, [r4, #16]
 8008ece:	f022 0204 	bic.w	r2, r2, #4
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	6022      	str	r2, [r4, #0]
 8008ed6:	9304      	str	r3, [sp, #16]
 8008ed8:	9700      	str	r7, [sp, #0]
 8008eda:	4633      	mov	r3, r6
 8008edc:	aa09      	add	r2, sp, #36	; 0x24
 8008ede:	4621      	mov	r1, r4
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	f000 f9d3 	bl	800928c <_printf_common>
 8008ee6:	3001      	adds	r0, #1
 8008ee8:	f040 808a 	bne.w	8009000 <_printf_float+0x1b0>
 8008eec:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef0:	b00b      	add	sp, #44	; 0x2c
 8008ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef6:	eeb4 0b40 	vcmp.f64	d0, d0
 8008efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efe:	d709      	bvc.n	8008f14 <_printf_float+0xc4>
 8008f00:	ee10 3a90 	vmov	r3, s1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	bfbc      	itt	lt
 8008f08:	232d      	movlt	r3, #45	; 0x2d
 8008f0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008f0e:	487e      	ldr	r0, [pc, #504]	; (8009108 <_printf_float+0x2b8>)
 8008f10:	4b7e      	ldr	r3, [pc, #504]	; (800910c <_printf_float+0x2bc>)
 8008f12:	e7d5      	b.n	8008ec0 <_printf_float+0x70>
 8008f14:	6863      	ldr	r3, [r4, #4]
 8008f16:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008f1a:	9104      	str	r1, [sp, #16]
 8008f1c:	1c59      	adds	r1, r3, #1
 8008f1e:	d13c      	bne.n	8008f9a <_printf_float+0x14a>
 8008f20:	2306      	movs	r3, #6
 8008f22:	6063      	str	r3, [r4, #4]
 8008f24:	2300      	movs	r3, #0
 8008f26:	9303      	str	r3, [sp, #12]
 8008f28:	ab08      	add	r3, sp, #32
 8008f2a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008f2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f32:	ab07      	add	r3, sp, #28
 8008f34:	6861      	ldr	r1, [r4, #4]
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	6022      	str	r2, [r4, #0]
 8008f3a:	f10d 031b 	add.w	r3, sp, #27
 8008f3e:	4628      	mov	r0, r5
 8008f40:	f7ff fef6 	bl	8008d30 <__cvt>
 8008f44:	9b04      	ldr	r3, [sp, #16]
 8008f46:	9907      	ldr	r1, [sp, #28]
 8008f48:	2b47      	cmp	r3, #71	; 0x47
 8008f4a:	4680      	mov	r8, r0
 8008f4c:	d108      	bne.n	8008f60 <_printf_float+0x110>
 8008f4e:	1cc8      	adds	r0, r1, #3
 8008f50:	db02      	blt.n	8008f58 <_printf_float+0x108>
 8008f52:	6863      	ldr	r3, [r4, #4]
 8008f54:	4299      	cmp	r1, r3
 8008f56:	dd41      	ble.n	8008fdc <_printf_float+0x18c>
 8008f58:	f1a9 0902 	sub.w	r9, r9, #2
 8008f5c:	fa5f f989 	uxtb.w	r9, r9
 8008f60:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008f64:	d820      	bhi.n	8008fa8 <_printf_float+0x158>
 8008f66:	3901      	subs	r1, #1
 8008f68:	464a      	mov	r2, r9
 8008f6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f6e:	9107      	str	r1, [sp, #28]
 8008f70:	f7ff ff30 	bl	8008dd4 <__exponent>
 8008f74:	9a08      	ldr	r2, [sp, #32]
 8008f76:	9004      	str	r0, [sp, #16]
 8008f78:	1813      	adds	r3, r2, r0
 8008f7a:	2a01      	cmp	r2, #1
 8008f7c:	6123      	str	r3, [r4, #16]
 8008f7e:	dc02      	bgt.n	8008f86 <_printf_float+0x136>
 8008f80:	6822      	ldr	r2, [r4, #0]
 8008f82:	07d2      	lsls	r2, r2, #31
 8008f84:	d501      	bpl.n	8008f8a <_printf_float+0x13a>
 8008f86:	3301      	adds	r3, #1
 8008f88:	6123      	str	r3, [r4, #16]
 8008f8a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d0a2      	beq.n	8008ed8 <_printf_float+0x88>
 8008f92:	232d      	movs	r3, #45	; 0x2d
 8008f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f98:	e79e      	b.n	8008ed8 <_printf_float+0x88>
 8008f9a:	9904      	ldr	r1, [sp, #16]
 8008f9c:	2947      	cmp	r1, #71	; 0x47
 8008f9e:	d1c1      	bne.n	8008f24 <_printf_float+0xd4>
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1bf      	bne.n	8008f24 <_printf_float+0xd4>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e7bc      	b.n	8008f22 <_printf_float+0xd2>
 8008fa8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008fac:	d118      	bne.n	8008fe0 <_printf_float+0x190>
 8008fae:	2900      	cmp	r1, #0
 8008fb0:	6863      	ldr	r3, [r4, #4]
 8008fb2:	dd0b      	ble.n	8008fcc <_printf_float+0x17c>
 8008fb4:	6121      	str	r1, [r4, #16]
 8008fb6:	b913      	cbnz	r3, 8008fbe <_printf_float+0x16e>
 8008fb8:	6822      	ldr	r2, [r4, #0]
 8008fba:	07d0      	lsls	r0, r2, #31
 8008fbc:	d502      	bpl.n	8008fc4 <_printf_float+0x174>
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	440b      	add	r3, r1
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8008fc8:	9304      	str	r3, [sp, #16]
 8008fca:	e7de      	b.n	8008f8a <_printf_float+0x13a>
 8008fcc:	b913      	cbnz	r3, 8008fd4 <_printf_float+0x184>
 8008fce:	6822      	ldr	r2, [r4, #0]
 8008fd0:	07d2      	lsls	r2, r2, #31
 8008fd2:	d501      	bpl.n	8008fd8 <_printf_float+0x188>
 8008fd4:	3302      	adds	r3, #2
 8008fd6:	e7f4      	b.n	8008fc2 <_printf_float+0x172>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e7f2      	b.n	8008fc2 <_printf_float+0x172>
 8008fdc:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008fe0:	9b08      	ldr	r3, [sp, #32]
 8008fe2:	4299      	cmp	r1, r3
 8008fe4:	db05      	blt.n	8008ff2 <_printf_float+0x1a2>
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	6121      	str	r1, [r4, #16]
 8008fea:	07d8      	lsls	r0, r3, #31
 8008fec:	d5ea      	bpl.n	8008fc4 <_printf_float+0x174>
 8008fee:	1c4b      	adds	r3, r1, #1
 8008ff0:	e7e7      	b.n	8008fc2 <_printf_float+0x172>
 8008ff2:	2900      	cmp	r1, #0
 8008ff4:	bfd4      	ite	le
 8008ff6:	f1c1 0202 	rsble	r2, r1, #2
 8008ffa:	2201      	movgt	r2, #1
 8008ffc:	4413      	add	r3, r2
 8008ffe:	e7e0      	b.n	8008fc2 <_printf_float+0x172>
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	055a      	lsls	r2, r3, #21
 8009004:	d407      	bmi.n	8009016 <_printf_float+0x1c6>
 8009006:	6923      	ldr	r3, [r4, #16]
 8009008:	4642      	mov	r2, r8
 800900a:	4631      	mov	r1, r6
 800900c:	4628      	mov	r0, r5
 800900e:	47b8      	blx	r7
 8009010:	3001      	adds	r0, #1
 8009012:	d12a      	bne.n	800906a <_printf_float+0x21a>
 8009014:	e76a      	b.n	8008eec <_printf_float+0x9c>
 8009016:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800901a:	f240 80e2 	bls.w	80091e2 <_printf_float+0x392>
 800901e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009022:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800902a:	d133      	bne.n	8009094 <_printf_float+0x244>
 800902c:	4a38      	ldr	r2, [pc, #224]	; (8009110 <_printf_float+0x2c0>)
 800902e:	2301      	movs	r3, #1
 8009030:	4631      	mov	r1, r6
 8009032:	4628      	mov	r0, r5
 8009034:	47b8      	blx	r7
 8009036:	3001      	adds	r0, #1
 8009038:	f43f af58 	beq.w	8008eec <_printf_float+0x9c>
 800903c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009040:	429a      	cmp	r2, r3
 8009042:	db02      	blt.n	800904a <_printf_float+0x1fa>
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	07d8      	lsls	r0, r3, #31
 8009048:	d50f      	bpl.n	800906a <_printf_float+0x21a>
 800904a:	4653      	mov	r3, sl
 800904c:	465a      	mov	r2, fp
 800904e:	4631      	mov	r1, r6
 8009050:	4628      	mov	r0, r5
 8009052:	47b8      	blx	r7
 8009054:	3001      	adds	r0, #1
 8009056:	f43f af49 	beq.w	8008eec <_printf_float+0x9c>
 800905a:	f04f 0800 	mov.w	r8, #0
 800905e:	f104 091a 	add.w	r9, r4, #26
 8009062:	9b08      	ldr	r3, [sp, #32]
 8009064:	3b01      	subs	r3, #1
 8009066:	4543      	cmp	r3, r8
 8009068:	dc09      	bgt.n	800907e <_printf_float+0x22e>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	079b      	lsls	r3, r3, #30
 800906e:	f100 8108 	bmi.w	8009282 <_printf_float+0x432>
 8009072:	68e0      	ldr	r0, [r4, #12]
 8009074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009076:	4298      	cmp	r0, r3
 8009078:	bfb8      	it	lt
 800907a:	4618      	movlt	r0, r3
 800907c:	e738      	b.n	8008ef0 <_printf_float+0xa0>
 800907e:	2301      	movs	r3, #1
 8009080:	464a      	mov	r2, r9
 8009082:	4631      	mov	r1, r6
 8009084:	4628      	mov	r0, r5
 8009086:	47b8      	blx	r7
 8009088:	3001      	adds	r0, #1
 800908a:	f43f af2f 	beq.w	8008eec <_printf_float+0x9c>
 800908e:	f108 0801 	add.w	r8, r8, #1
 8009092:	e7e6      	b.n	8009062 <_printf_float+0x212>
 8009094:	9b07      	ldr	r3, [sp, #28]
 8009096:	2b00      	cmp	r3, #0
 8009098:	dc3c      	bgt.n	8009114 <_printf_float+0x2c4>
 800909a:	4a1d      	ldr	r2, [pc, #116]	; (8009110 <_printf_float+0x2c0>)
 800909c:	2301      	movs	r3, #1
 800909e:	4631      	mov	r1, r6
 80090a0:	4628      	mov	r0, r5
 80090a2:	47b8      	blx	r7
 80090a4:	3001      	adds	r0, #1
 80090a6:	f43f af21 	beq.w	8008eec <_printf_float+0x9c>
 80090aa:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	d102      	bne.n	80090b8 <_printf_float+0x268>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	07d9      	lsls	r1, r3, #31
 80090b6:	d5d8      	bpl.n	800906a <_printf_float+0x21a>
 80090b8:	4653      	mov	r3, sl
 80090ba:	465a      	mov	r2, fp
 80090bc:	4631      	mov	r1, r6
 80090be:	4628      	mov	r0, r5
 80090c0:	47b8      	blx	r7
 80090c2:	3001      	adds	r0, #1
 80090c4:	f43f af12 	beq.w	8008eec <_printf_float+0x9c>
 80090c8:	f04f 0900 	mov.w	r9, #0
 80090cc:	f104 0a1a 	add.w	sl, r4, #26
 80090d0:	9b07      	ldr	r3, [sp, #28]
 80090d2:	425b      	negs	r3, r3
 80090d4:	454b      	cmp	r3, r9
 80090d6:	dc01      	bgt.n	80090dc <_printf_float+0x28c>
 80090d8:	9b08      	ldr	r3, [sp, #32]
 80090da:	e795      	b.n	8009008 <_printf_float+0x1b8>
 80090dc:	2301      	movs	r3, #1
 80090de:	4652      	mov	r2, sl
 80090e0:	4631      	mov	r1, r6
 80090e2:	4628      	mov	r0, r5
 80090e4:	47b8      	blx	r7
 80090e6:	3001      	adds	r0, #1
 80090e8:	f43f af00 	beq.w	8008eec <_printf_float+0x9c>
 80090ec:	f109 0901 	add.w	r9, r9, #1
 80090f0:	e7ee      	b.n	80090d0 <_printf_float+0x280>
 80090f2:	bf00      	nop
 80090f4:	f3af 8000 	nop.w
 80090f8:	ffffffff 	.word	0xffffffff
 80090fc:	7fefffff 	.word	0x7fefffff
 8009100:	0800db98 	.word	0x0800db98
 8009104:	0800db9c 	.word	0x0800db9c
 8009108:	0800dba4 	.word	0x0800dba4
 800910c:	0800dba0 	.word	0x0800dba0
 8009110:	0800dba8 	.word	0x0800dba8
 8009114:	9a08      	ldr	r2, [sp, #32]
 8009116:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009118:	429a      	cmp	r2, r3
 800911a:	bfa8      	it	ge
 800911c:	461a      	movge	r2, r3
 800911e:	2a00      	cmp	r2, #0
 8009120:	4691      	mov	r9, r2
 8009122:	dc38      	bgt.n	8009196 <_printf_float+0x346>
 8009124:	2300      	movs	r3, #0
 8009126:	9305      	str	r3, [sp, #20]
 8009128:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800912c:	f104 021a 	add.w	r2, r4, #26
 8009130:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009132:	9905      	ldr	r1, [sp, #20]
 8009134:	9304      	str	r3, [sp, #16]
 8009136:	eba3 0309 	sub.w	r3, r3, r9
 800913a:	428b      	cmp	r3, r1
 800913c:	dc33      	bgt.n	80091a6 <_printf_float+0x356>
 800913e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009142:	429a      	cmp	r2, r3
 8009144:	db3c      	blt.n	80091c0 <_printf_float+0x370>
 8009146:	6823      	ldr	r3, [r4, #0]
 8009148:	07da      	lsls	r2, r3, #31
 800914a:	d439      	bmi.n	80091c0 <_printf_float+0x370>
 800914c:	9a08      	ldr	r2, [sp, #32]
 800914e:	9b04      	ldr	r3, [sp, #16]
 8009150:	9907      	ldr	r1, [sp, #28]
 8009152:	1ad3      	subs	r3, r2, r3
 8009154:	eba2 0901 	sub.w	r9, r2, r1
 8009158:	4599      	cmp	r9, r3
 800915a:	bfa8      	it	ge
 800915c:	4699      	movge	r9, r3
 800915e:	f1b9 0f00 	cmp.w	r9, #0
 8009162:	dc35      	bgt.n	80091d0 <_printf_float+0x380>
 8009164:	f04f 0800 	mov.w	r8, #0
 8009168:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800916c:	f104 0a1a 	add.w	sl, r4, #26
 8009170:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009174:	1a9b      	subs	r3, r3, r2
 8009176:	eba3 0309 	sub.w	r3, r3, r9
 800917a:	4543      	cmp	r3, r8
 800917c:	f77f af75 	ble.w	800906a <_printf_float+0x21a>
 8009180:	2301      	movs	r3, #1
 8009182:	4652      	mov	r2, sl
 8009184:	4631      	mov	r1, r6
 8009186:	4628      	mov	r0, r5
 8009188:	47b8      	blx	r7
 800918a:	3001      	adds	r0, #1
 800918c:	f43f aeae 	beq.w	8008eec <_printf_float+0x9c>
 8009190:	f108 0801 	add.w	r8, r8, #1
 8009194:	e7ec      	b.n	8009170 <_printf_float+0x320>
 8009196:	4613      	mov	r3, r2
 8009198:	4631      	mov	r1, r6
 800919a:	4642      	mov	r2, r8
 800919c:	4628      	mov	r0, r5
 800919e:	47b8      	blx	r7
 80091a0:	3001      	adds	r0, #1
 80091a2:	d1bf      	bne.n	8009124 <_printf_float+0x2d4>
 80091a4:	e6a2      	b.n	8008eec <_printf_float+0x9c>
 80091a6:	2301      	movs	r3, #1
 80091a8:	4631      	mov	r1, r6
 80091aa:	4628      	mov	r0, r5
 80091ac:	9204      	str	r2, [sp, #16]
 80091ae:	47b8      	blx	r7
 80091b0:	3001      	adds	r0, #1
 80091b2:	f43f ae9b 	beq.w	8008eec <_printf_float+0x9c>
 80091b6:	9b05      	ldr	r3, [sp, #20]
 80091b8:	9a04      	ldr	r2, [sp, #16]
 80091ba:	3301      	adds	r3, #1
 80091bc:	9305      	str	r3, [sp, #20]
 80091be:	e7b7      	b.n	8009130 <_printf_float+0x2e0>
 80091c0:	4653      	mov	r3, sl
 80091c2:	465a      	mov	r2, fp
 80091c4:	4631      	mov	r1, r6
 80091c6:	4628      	mov	r0, r5
 80091c8:	47b8      	blx	r7
 80091ca:	3001      	adds	r0, #1
 80091cc:	d1be      	bne.n	800914c <_printf_float+0x2fc>
 80091ce:	e68d      	b.n	8008eec <_printf_float+0x9c>
 80091d0:	9a04      	ldr	r2, [sp, #16]
 80091d2:	464b      	mov	r3, r9
 80091d4:	4442      	add	r2, r8
 80091d6:	4631      	mov	r1, r6
 80091d8:	4628      	mov	r0, r5
 80091da:	47b8      	blx	r7
 80091dc:	3001      	adds	r0, #1
 80091de:	d1c1      	bne.n	8009164 <_printf_float+0x314>
 80091e0:	e684      	b.n	8008eec <_printf_float+0x9c>
 80091e2:	9a08      	ldr	r2, [sp, #32]
 80091e4:	2a01      	cmp	r2, #1
 80091e6:	dc01      	bgt.n	80091ec <_printf_float+0x39c>
 80091e8:	07db      	lsls	r3, r3, #31
 80091ea:	d537      	bpl.n	800925c <_printf_float+0x40c>
 80091ec:	2301      	movs	r3, #1
 80091ee:	4642      	mov	r2, r8
 80091f0:	4631      	mov	r1, r6
 80091f2:	4628      	mov	r0, r5
 80091f4:	47b8      	blx	r7
 80091f6:	3001      	adds	r0, #1
 80091f8:	f43f ae78 	beq.w	8008eec <_printf_float+0x9c>
 80091fc:	4653      	mov	r3, sl
 80091fe:	465a      	mov	r2, fp
 8009200:	4631      	mov	r1, r6
 8009202:	4628      	mov	r0, r5
 8009204:	47b8      	blx	r7
 8009206:	3001      	adds	r0, #1
 8009208:	f43f ae70 	beq.w	8008eec <_printf_float+0x9c>
 800920c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009210:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009218:	d01b      	beq.n	8009252 <_printf_float+0x402>
 800921a:	9b08      	ldr	r3, [sp, #32]
 800921c:	f108 0201 	add.w	r2, r8, #1
 8009220:	3b01      	subs	r3, #1
 8009222:	4631      	mov	r1, r6
 8009224:	4628      	mov	r0, r5
 8009226:	47b8      	blx	r7
 8009228:	3001      	adds	r0, #1
 800922a:	d10e      	bne.n	800924a <_printf_float+0x3fa>
 800922c:	e65e      	b.n	8008eec <_printf_float+0x9c>
 800922e:	2301      	movs	r3, #1
 8009230:	464a      	mov	r2, r9
 8009232:	4631      	mov	r1, r6
 8009234:	4628      	mov	r0, r5
 8009236:	47b8      	blx	r7
 8009238:	3001      	adds	r0, #1
 800923a:	f43f ae57 	beq.w	8008eec <_printf_float+0x9c>
 800923e:	f108 0801 	add.w	r8, r8, #1
 8009242:	9b08      	ldr	r3, [sp, #32]
 8009244:	3b01      	subs	r3, #1
 8009246:	4543      	cmp	r3, r8
 8009248:	dcf1      	bgt.n	800922e <_printf_float+0x3de>
 800924a:	9b04      	ldr	r3, [sp, #16]
 800924c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009250:	e6db      	b.n	800900a <_printf_float+0x1ba>
 8009252:	f04f 0800 	mov.w	r8, #0
 8009256:	f104 091a 	add.w	r9, r4, #26
 800925a:	e7f2      	b.n	8009242 <_printf_float+0x3f2>
 800925c:	2301      	movs	r3, #1
 800925e:	4642      	mov	r2, r8
 8009260:	e7df      	b.n	8009222 <_printf_float+0x3d2>
 8009262:	2301      	movs	r3, #1
 8009264:	464a      	mov	r2, r9
 8009266:	4631      	mov	r1, r6
 8009268:	4628      	mov	r0, r5
 800926a:	47b8      	blx	r7
 800926c:	3001      	adds	r0, #1
 800926e:	f43f ae3d 	beq.w	8008eec <_printf_float+0x9c>
 8009272:	f108 0801 	add.w	r8, r8, #1
 8009276:	68e3      	ldr	r3, [r4, #12]
 8009278:	9909      	ldr	r1, [sp, #36]	; 0x24
 800927a:	1a5b      	subs	r3, r3, r1
 800927c:	4543      	cmp	r3, r8
 800927e:	dcf0      	bgt.n	8009262 <_printf_float+0x412>
 8009280:	e6f7      	b.n	8009072 <_printf_float+0x222>
 8009282:	f04f 0800 	mov.w	r8, #0
 8009286:	f104 0919 	add.w	r9, r4, #25
 800928a:	e7f4      	b.n	8009276 <_printf_float+0x426>

0800928c <_printf_common>:
 800928c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009290:	4616      	mov	r6, r2
 8009292:	4699      	mov	r9, r3
 8009294:	688a      	ldr	r2, [r1, #8]
 8009296:	690b      	ldr	r3, [r1, #16]
 8009298:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800929c:	4293      	cmp	r3, r2
 800929e:	bfb8      	it	lt
 80092a0:	4613      	movlt	r3, r2
 80092a2:	6033      	str	r3, [r6, #0]
 80092a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092a8:	4607      	mov	r7, r0
 80092aa:	460c      	mov	r4, r1
 80092ac:	b10a      	cbz	r2, 80092b2 <_printf_common+0x26>
 80092ae:	3301      	adds	r3, #1
 80092b0:	6033      	str	r3, [r6, #0]
 80092b2:	6823      	ldr	r3, [r4, #0]
 80092b4:	0699      	lsls	r1, r3, #26
 80092b6:	bf42      	ittt	mi
 80092b8:	6833      	ldrmi	r3, [r6, #0]
 80092ba:	3302      	addmi	r3, #2
 80092bc:	6033      	strmi	r3, [r6, #0]
 80092be:	6825      	ldr	r5, [r4, #0]
 80092c0:	f015 0506 	ands.w	r5, r5, #6
 80092c4:	d106      	bne.n	80092d4 <_printf_common+0x48>
 80092c6:	f104 0a19 	add.w	sl, r4, #25
 80092ca:	68e3      	ldr	r3, [r4, #12]
 80092cc:	6832      	ldr	r2, [r6, #0]
 80092ce:	1a9b      	subs	r3, r3, r2
 80092d0:	42ab      	cmp	r3, r5
 80092d2:	dc26      	bgt.n	8009322 <_printf_common+0x96>
 80092d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092d8:	1e13      	subs	r3, r2, #0
 80092da:	6822      	ldr	r2, [r4, #0]
 80092dc:	bf18      	it	ne
 80092de:	2301      	movne	r3, #1
 80092e0:	0692      	lsls	r2, r2, #26
 80092e2:	d42b      	bmi.n	800933c <_printf_common+0xb0>
 80092e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092e8:	4649      	mov	r1, r9
 80092ea:	4638      	mov	r0, r7
 80092ec:	47c0      	blx	r8
 80092ee:	3001      	adds	r0, #1
 80092f0:	d01e      	beq.n	8009330 <_printf_common+0xa4>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	68e5      	ldr	r5, [r4, #12]
 80092f6:	6832      	ldr	r2, [r6, #0]
 80092f8:	f003 0306 	and.w	r3, r3, #6
 80092fc:	2b04      	cmp	r3, #4
 80092fe:	bf08      	it	eq
 8009300:	1aad      	subeq	r5, r5, r2
 8009302:	68a3      	ldr	r3, [r4, #8]
 8009304:	6922      	ldr	r2, [r4, #16]
 8009306:	bf0c      	ite	eq
 8009308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800930c:	2500      	movne	r5, #0
 800930e:	4293      	cmp	r3, r2
 8009310:	bfc4      	itt	gt
 8009312:	1a9b      	subgt	r3, r3, r2
 8009314:	18ed      	addgt	r5, r5, r3
 8009316:	2600      	movs	r6, #0
 8009318:	341a      	adds	r4, #26
 800931a:	42b5      	cmp	r5, r6
 800931c:	d11a      	bne.n	8009354 <_printf_common+0xc8>
 800931e:	2000      	movs	r0, #0
 8009320:	e008      	b.n	8009334 <_printf_common+0xa8>
 8009322:	2301      	movs	r3, #1
 8009324:	4652      	mov	r2, sl
 8009326:	4649      	mov	r1, r9
 8009328:	4638      	mov	r0, r7
 800932a:	47c0      	blx	r8
 800932c:	3001      	adds	r0, #1
 800932e:	d103      	bne.n	8009338 <_printf_common+0xac>
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009338:	3501      	adds	r5, #1
 800933a:	e7c6      	b.n	80092ca <_printf_common+0x3e>
 800933c:	18e1      	adds	r1, r4, r3
 800933e:	1c5a      	adds	r2, r3, #1
 8009340:	2030      	movs	r0, #48	; 0x30
 8009342:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009346:	4422      	add	r2, r4
 8009348:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800934c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009350:	3302      	adds	r3, #2
 8009352:	e7c7      	b.n	80092e4 <_printf_common+0x58>
 8009354:	2301      	movs	r3, #1
 8009356:	4622      	mov	r2, r4
 8009358:	4649      	mov	r1, r9
 800935a:	4638      	mov	r0, r7
 800935c:	47c0      	blx	r8
 800935e:	3001      	adds	r0, #1
 8009360:	d0e6      	beq.n	8009330 <_printf_common+0xa4>
 8009362:	3601      	adds	r6, #1
 8009364:	e7d9      	b.n	800931a <_printf_common+0x8e>
	...

08009368 <_printf_i>:
 8009368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800936c:	460c      	mov	r4, r1
 800936e:	4691      	mov	r9, r2
 8009370:	7e27      	ldrb	r7, [r4, #24]
 8009372:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009374:	2f78      	cmp	r7, #120	; 0x78
 8009376:	4680      	mov	r8, r0
 8009378:	469a      	mov	sl, r3
 800937a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800937e:	d807      	bhi.n	8009390 <_printf_i+0x28>
 8009380:	2f62      	cmp	r7, #98	; 0x62
 8009382:	d80a      	bhi.n	800939a <_printf_i+0x32>
 8009384:	2f00      	cmp	r7, #0
 8009386:	f000 80d8 	beq.w	800953a <_printf_i+0x1d2>
 800938a:	2f58      	cmp	r7, #88	; 0x58
 800938c:	f000 80a3 	beq.w	80094d6 <_printf_i+0x16e>
 8009390:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009394:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009398:	e03a      	b.n	8009410 <_printf_i+0xa8>
 800939a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800939e:	2b15      	cmp	r3, #21
 80093a0:	d8f6      	bhi.n	8009390 <_printf_i+0x28>
 80093a2:	a001      	add	r0, pc, #4	; (adr r0, 80093a8 <_printf_i+0x40>)
 80093a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80093a8:	08009401 	.word	0x08009401
 80093ac:	08009415 	.word	0x08009415
 80093b0:	08009391 	.word	0x08009391
 80093b4:	08009391 	.word	0x08009391
 80093b8:	08009391 	.word	0x08009391
 80093bc:	08009391 	.word	0x08009391
 80093c0:	08009415 	.word	0x08009415
 80093c4:	08009391 	.word	0x08009391
 80093c8:	08009391 	.word	0x08009391
 80093cc:	08009391 	.word	0x08009391
 80093d0:	08009391 	.word	0x08009391
 80093d4:	08009521 	.word	0x08009521
 80093d8:	08009445 	.word	0x08009445
 80093dc:	08009503 	.word	0x08009503
 80093e0:	08009391 	.word	0x08009391
 80093e4:	08009391 	.word	0x08009391
 80093e8:	08009543 	.word	0x08009543
 80093ec:	08009391 	.word	0x08009391
 80093f0:	08009445 	.word	0x08009445
 80093f4:	08009391 	.word	0x08009391
 80093f8:	08009391 	.word	0x08009391
 80093fc:	0800950b 	.word	0x0800950b
 8009400:	680b      	ldr	r3, [r1, #0]
 8009402:	1d1a      	adds	r2, r3, #4
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	600a      	str	r2, [r1, #0]
 8009408:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800940c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009410:	2301      	movs	r3, #1
 8009412:	e0a3      	b.n	800955c <_printf_i+0x1f4>
 8009414:	6825      	ldr	r5, [r4, #0]
 8009416:	6808      	ldr	r0, [r1, #0]
 8009418:	062e      	lsls	r6, r5, #24
 800941a:	f100 0304 	add.w	r3, r0, #4
 800941e:	d50a      	bpl.n	8009436 <_printf_i+0xce>
 8009420:	6805      	ldr	r5, [r0, #0]
 8009422:	600b      	str	r3, [r1, #0]
 8009424:	2d00      	cmp	r5, #0
 8009426:	da03      	bge.n	8009430 <_printf_i+0xc8>
 8009428:	232d      	movs	r3, #45	; 0x2d
 800942a:	426d      	negs	r5, r5
 800942c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009430:	485e      	ldr	r0, [pc, #376]	; (80095ac <_printf_i+0x244>)
 8009432:	230a      	movs	r3, #10
 8009434:	e019      	b.n	800946a <_printf_i+0x102>
 8009436:	f015 0f40 	tst.w	r5, #64	; 0x40
 800943a:	6805      	ldr	r5, [r0, #0]
 800943c:	600b      	str	r3, [r1, #0]
 800943e:	bf18      	it	ne
 8009440:	b22d      	sxthne	r5, r5
 8009442:	e7ef      	b.n	8009424 <_printf_i+0xbc>
 8009444:	680b      	ldr	r3, [r1, #0]
 8009446:	6825      	ldr	r5, [r4, #0]
 8009448:	1d18      	adds	r0, r3, #4
 800944a:	6008      	str	r0, [r1, #0]
 800944c:	0628      	lsls	r0, r5, #24
 800944e:	d501      	bpl.n	8009454 <_printf_i+0xec>
 8009450:	681d      	ldr	r5, [r3, #0]
 8009452:	e002      	b.n	800945a <_printf_i+0xf2>
 8009454:	0669      	lsls	r1, r5, #25
 8009456:	d5fb      	bpl.n	8009450 <_printf_i+0xe8>
 8009458:	881d      	ldrh	r5, [r3, #0]
 800945a:	4854      	ldr	r0, [pc, #336]	; (80095ac <_printf_i+0x244>)
 800945c:	2f6f      	cmp	r7, #111	; 0x6f
 800945e:	bf0c      	ite	eq
 8009460:	2308      	moveq	r3, #8
 8009462:	230a      	movne	r3, #10
 8009464:	2100      	movs	r1, #0
 8009466:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800946a:	6866      	ldr	r6, [r4, #4]
 800946c:	60a6      	str	r6, [r4, #8]
 800946e:	2e00      	cmp	r6, #0
 8009470:	bfa2      	ittt	ge
 8009472:	6821      	ldrge	r1, [r4, #0]
 8009474:	f021 0104 	bicge.w	r1, r1, #4
 8009478:	6021      	strge	r1, [r4, #0]
 800947a:	b90d      	cbnz	r5, 8009480 <_printf_i+0x118>
 800947c:	2e00      	cmp	r6, #0
 800947e:	d04d      	beq.n	800951c <_printf_i+0x1b4>
 8009480:	4616      	mov	r6, r2
 8009482:	fbb5 f1f3 	udiv	r1, r5, r3
 8009486:	fb03 5711 	mls	r7, r3, r1, r5
 800948a:	5dc7      	ldrb	r7, [r0, r7]
 800948c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009490:	462f      	mov	r7, r5
 8009492:	42bb      	cmp	r3, r7
 8009494:	460d      	mov	r5, r1
 8009496:	d9f4      	bls.n	8009482 <_printf_i+0x11a>
 8009498:	2b08      	cmp	r3, #8
 800949a:	d10b      	bne.n	80094b4 <_printf_i+0x14c>
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	07df      	lsls	r7, r3, #31
 80094a0:	d508      	bpl.n	80094b4 <_printf_i+0x14c>
 80094a2:	6923      	ldr	r3, [r4, #16]
 80094a4:	6861      	ldr	r1, [r4, #4]
 80094a6:	4299      	cmp	r1, r3
 80094a8:	bfde      	ittt	le
 80094aa:	2330      	movle	r3, #48	; 0x30
 80094ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094b4:	1b92      	subs	r2, r2, r6
 80094b6:	6122      	str	r2, [r4, #16]
 80094b8:	f8cd a000 	str.w	sl, [sp]
 80094bc:	464b      	mov	r3, r9
 80094be:	aa03      	add	r2, sp, #12
 80094c0:	4621      	mov	r1, r4
 80094c2:	4640      	mov	r0, r8
 80094c4:	f7ff fee2 	bl	800928c <_printf_common>
 80094c8:	3001      	adds	r0, #1
 80094ca:	d14c      	bne.n	8009566 <_printf_i+0x1fe>
 80094cc:	f04f 30ff 	mov.w	r0, #4294967295
 80094d0:	b004      	add	sp, #16
 80094d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d6:	4835      	ldr	r0, [pc, #212]	; (80095ac <_printf_i+0x244>)
 80094d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	680e      	ldr	r6, [r1, #0]
 80094e0:	061f      	lsls	r7, r3, #24
 80094e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80094e6:	600e      	str	r6, [r1, #0]
 80094e8:	d514      	bpl.n	8009514 <_printf_i+0x1ac>
 80094ea:	07d9      	lsls	r1, r3, #31
 80094ec:	bf44      	itt	mi
 80094ee:	f043 0320 	orrmi.w	r3, r3, #32
 80094f2:	6023      	strmi	r3, [r4, #0]
 80094f4:	b91d      	cbnz	r5, 80094fe <_printf_i+0x196>
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	f023 0320 	bic.w	r3, r3, #32
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	2310      	movs	r3, #16
 8009500:	e7b0      	b.n	8009464 <_printf_i+0xfc>
 8009502:	6823      	ldr	r3, [r4, #0]
 8009504:	f043 0320 	orr.w	r3, r3, #32
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	2378      	movs	r3, #120	; 0x78
 800950c:	4828      	ldr	r0, [pc, #160]	; (80095b0 <_printf_i+0x248>)
 800950e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009512:	e7e3      	b.n	80094dc <_printf_i+0x174>
 8009514:	065e      	lsls	r6, r3, #25
 8009516:	bf48      	it	mi
 8009518:	b2ad      	uxthmi	r5, r5
 800951a:	e7e6      	b.n	80094ea <_printf_i+0x182>
 800951c:	4616      	mov	r6, r2
 800951e:	e7bb      	b.n	8009498 <_printf_i+0x130>
 8009520:	680b      	ldr	r3, [r1, #0]
 8009522:	6826      	ldr	r6, [r4, #0]
 8009524:	6960      	ldr	r0, [r4, #20]
 8009526:	1d1d      	adds	r5, r3, #4
 8009528:	600d      	str	r5, [r1, #0]
 800952a:	0635      	lsls	r5, r6, #24
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	d501      	bpl.n	8009534 <_printf_i+0x1cc>
 8009530:	6018      	str	r0, [r3, #0]
 8009532:	e002      	b.n	800953a <_printf_i+0x1d2>
 8009534:	0671      	lsls	r1, r6, #25
 8009536:	d5fb      	bpl.n	8009530 <_printf_i+0x1c8>
 8009538:	8018      	strh	r0, [r3, #0]
 800953a:	2300      	movs	r3, #0
 800953c:	6123      	str	r3, [r4, #16]
 800953e:	4616      	mov	r6, r2
 8009540:	e7ba      	b.n	80094b8 <_printf_i+0x150>
 8009542:	680b      	ldr	r3, [r1, #0]
 8009544:	1d1a      	adds	r2, r3, #4
 8009546:	600a      	str	r2, [r1, #0]
 8009548:	681e      	ldr	r6, [r3, #0]
 800954a:	6862      	ldr	r2, [r4, #4]
 800954c:	2100      	movs	r1, #0
 800954e:	4630      	mov	r0, r6
 8009550:	f7f6 fe7e 	bl	8000250 <memchr>
 8009554:	b108      	cbz	r0, 800955a <_printf_i+0x1f2>
 8009556:	1b80      	subs	r0, r0, r6
 8009558:	6060      	str	r0, [r4, #4]
 800955a:	6863      	ldr	r3, [r4, #4]
 800955c:	6123      	str	r3, [r4, #16]
 800955e:	2300      	movs	r3, #0
 8009560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009564:	e7a8      	b.n	80094b8 <_printf_i+0x150>
 8009566:	6923      	ldr	r3, [r4, #16]
 8009568:	4632      	mov	r2, r6
 800956a:	4649      	mov	r1, r9
 800956c:	4640      	mov	r0, r8
 800956e:	47d0      	blx	sl
 8009570:	3001      	adds	r0, #1
 8009572:	d0ab      	beq.n	80094cc <_printf_i+0x164>
 8009574:	6823      	ldr	r3, [r4, #0]
 8009576:	079b      	lsls	r3, r3, #30
 8009578:	d413      	bmi.n	80095a2 <_printf_i+0x23a>
 800957a:	68e0      	ldr	r0, [r4, #12]
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	4298      	cmp	r0, r3
 8009580:	bfb8      	it	lt
 8009582:	4618      	movlt	r0, r3
 8009584:	e7a4      	b.n	80094d0 <_printf_i+0x168>
 8009586:	2301      	movs	r3, #1
 8009588:	4632      	mov	r2, r6
 800958a:	4649      	mov	r1, r9
 800958c:	4640      	mov	r0, r8
 800958e:	47d0      	blx	sl
 8009590:	3001      	adds	r0, #1
 8009592:	d09b      	beq.n	80094cc <_printf_i+0x164>
 8009594:	3501      	adds	r5, #1
 8009596:	68e3      	ldr	r3, [r4, #12]
 8009598:	9903      	ldr	r1, [sp, #12]
 800959a:	1a5b      	subs	r3, r3, r1
 800959c:	42ab      	cmp	r3, r5
 800959e:	dcf2      	bgt.n	8009586 <_printf_i+0x21e>
 80095a0:	e7eb      	b.n	800957a <_printf_i+0x212>
 80095a2:	2500      	movs	r5, #0
 80095a4:	f104 0619 	add.w	r6, r4, #25
 80095a8:	e7f5      	b.n	8009596 <_printf_i+0x22e>
 80095aa:	bf00      	nop
 80095ac:	0800dbaa 	.word	0x0800dbaa
 80095b0:	0800dbbb 	.word	0x0800dbbb

080095b4 <_scanf_float>:
 80095b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b8:	b087      	sub	sp, #28
 80095ba:	4617      	mov	r7, r2
 80095bc:	9303      	str	r3, [sp, #12]
 80095be:	688b      	ldr	r3, [r1, #8]
 80095c0:	1e5a      	subs	r2, r3, #1
 80095c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80095c6:	bf83      	ittte	hi
 80095c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80095cc:	195b      	addhi	r3, r3, r5
 80095ce:	9302      	strhi	r3, [sp, #8]
 80095d0:	2300      	movls	r3, #0
 80095d2:	bf86      	itte	hi
 80095d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80095d8:	608b      	strhi	r3, [r1, #8]
 80095da:	9302      	strls	r3, [sp, #8]
 80095dc:	680b      	ldr	r3, [r1, #0]
 80095de:	468b      	mov	fp, r1
 80095e0:	2500      	movs	r5, #0
 80095e2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80095e6:	f84b 3b1c 	str.w	r3, [fp], #28
 80095ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80095ee:	4680      	mov	r8, r0
 80095f0:	460c      	mov	r4, r1
 80095f2:	465e      	mov	r6, fp
 80095f4:	46aa      	mov	sl, r5
 80095f6:	46a9      	mov	r9, r5
 80095f8:	9501      	str	r5, [sp, #4]
 80095fa:	68a2      	ldr	r2, [r4, #8]
 80095fc:	b152      	cbz	r2, 8009614 <_scanf_float+0x60>
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	2b4e      	cmp	r3, #78	; 0x4e
 8009604:	d864      	bhi.n	80096d0 <_scanf_float+0x11c>
 8009606:	2b40      	cmp	r3, #64	; 0x40
 8009608:	d83c      	bhi.n	8009684 <_scanf_float+0xd0>
 800960a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800960e:	b2c8      	uxtb	r0, r1
 8009610:	280e      	cmp	r0, #14
 8009612:	d93a      	bls.n	800968a <_scanf_float+0xd6>
 8009614:	f1b9 0f00 	cmp.w	r9, #0
 8009618:	d003      	beq.n	8009622 <_scanf_float+0x6e>
 800961a:	6823      	ldr	r3, [r4, #0]
 800961c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009626:	f1ba 0f01 	cmp.w	sl, #1
 800962a:	f200 8113 	bhi.w	8009854 <_scanf_float+0x2a0>
 800962e:	455e      	cmp	r6, fp
 8009630:	f200 8105 	bhi.w	800983e <_scanf_float+0x28a>
 8009634:	2501      	movs	r5, #1
 8009636:	4628      	mov	r0, r5
 8009638:	b007      	add	sp, #28
 800963a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009642:	2a0d      	cmp	r2, #13
 8009644:	d8e6      	bhi.n	8009614 <_scanf_float+0x60>
 8009646:	a101      	add	r1, pc, #4	; (adr r1, 800964c <_scanf_float+0x98>)
 8009648:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800964c:	0800978b 	.word	0x0800978b
 8009650:	08009615 	.word	0x08009615
 8009654:	08009615 	.word	0x08009615
 8009658:	08009615 	.word	0x08009615
 800965c:	080097eb 	.word	0x080097eb
 8009660:	080097c3 	.word	0x080097c3
 8009664:	08009615 	.word	0x08009615
 8009668:	08009615 	.word	0x08009615
 800966c:	08009799 	.word	0x08009799
 8009670:	08009615 	.word	0x08009615
 8009674:	08009615 	.word	0x08009615
 8009678:	08009615 	.word	0x08009615
 800967c:	08009615 	.word	0x08009615
 8009680:	08009751 	.word	0x08009751
 8009684:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009688:	e7db      	b.n	8009642 <_scanf_float+0x8e>
 800968a:	290e      	cmp	r1, #14
 800968c:	d8c2      	bhi.n	8009614 <_scanf_float+0x60>
 800968e:	a001      	add	r0, pc, #4	; (adr r0, 8009694 <_scanf_float+0xe0>)
 8009690:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009694:	08009743 	.word	0x08009743
 8009698:	08009615 	.word	0x08009615
 800969c:	08009743 	.word	0x08009743
 80096a0:	080097d7 	.word	0x080097d7
 80096a4:	08009615 	.word	0x08009615
 80096a8:	080096f1 	.word	0x080096f1
 80096ac:	0800972d 	.word	0x0800972d
 80096b0:	0800972d 	.word	0x0800972d
 80096b4:	0800972d 	.word	0x0800972d
 80096b8:	0800972d 	.word	0x0800972d
 80096bc:	0800972d 	.word	0x0800972d
 80096c0:	0800972d 	.word	0x0800972d
 80096c4:	0800972d 	.word	0x0800972d
 80096c8:	0800972d 	.word	0x0800972d
 80096cc:	0800972d 	.word	0x0800972d
 80096d0:	2b6e      	cmp	r3, #110	; 0x6e
 80096d2:	d809      	bhi.n	80096e8 <_scanf_float+0x134>
 80096d4:	2b60      	cmp	r3, #96	; 0x60
 80096d6:	d8b2      	bhi.n	800963e <_scanf_float+0x8a>
 80096d8:	2b54      	cmp	r3, #84	; 0x54
 80096da:	d077      	beq.n	80097cc <_scanf_float+0x218>
 80096dc:	2b59      	cmp	r3, #89	; 0x59
 80096de:	d199      	bne.n	8009614 <_scanf_float+0x60>
 80096e0:	2d07      	cmp	r5, #7
 80096e2:	d197      	bne.n	8009614 <_scanf_float+0x60>
 80096e4:	2508      	movs	r5, #8
 80096e6:	e029      	b.n	800973c <_scanf_float+0x188>
 80096e8:	2b74      	cmp	r3, #116	; 0x74
 80096ea:	d06f      	beq.n	80097cc <_scanf_float+0x218>
 80096ec:	2b79      	cmp	r3, #121	; 0x79
 80096ee:	e7f6      	b.n	80096de <_scanf_float+0x12a>
 80096f0:	6821      	ldr	r1, [r4, #0]
 80096f2:	05c8      	lsls	r0, r1, #23
 80096f4:	d51a      	bpl.n	800972c <_scanf_float+0x178>
 80096f6:	9b02      	ldr	r3, [sp, #8]
 80096f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80096fc:	6021      	str	r1, [r4, #0]
 80096fe:	f109 0901 	add.w	r9, r9, #1
 8009702:	b11b      	cbz	r3, 800970c <_scanf_float+0x158>
 8009704:	3b01      	subs	r3, #1
 8009706:	3201      	adds	r2, #1
 8009708:	9302      	str	r3, [sp, #8]
 800970a:	60a2      	str	r2, [r4, #8]
 800970c:	68a3      	ldr	r3, [r4, #8]
 800970e:	3b01      	subs	r3, #1
 8009710:	60a3      	str	r3, [r4, #8]
 8009712:	6923      	ldr	r3, [r4, #16]
 8009714:	3301      	adds	r3, #1
 8009716:	6123      	str	r3, [r4, #16]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	3b01      	subs	r3, #1
 800971c:	2b00      	cmp	r3, #0
 800971e:	607b      	str	r3, [r7, #4]
 8009720:	f340 8084 	ble.w	800982c <_scanf_float+0x278>
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	3301      	adds	r3, #1
 8009728:	603b      	str	r3, [r7, #0]
 800972a:	e766      	b.n	80095fa <_scanf_float+0x46>
 800972c:	eb1a 0f05 	cmn.w	sl, r5
 8009730:	f47f af70 	bne.w	8009614 <_scanf_float+0x60>
 8009734:	6822      	ldr	r2, [r4, #0]
 8009736:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800973a:	6022      	str	r2, [r4, #0]
 800973c:	f806 3b01 	strb.w	r3, [r6], #1
 8009740:	e7e4      	b.n	800970c <_scanf_float+0x158>
 8009742:	6822      	ldr	r2, [r4, #0]
 8009744:	0610      	lsls	r0, r2, #24
 8009746:	f57f af65 	bpl.w	8009614 <_scanf_float+0x60>
 800974a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800974e:	e7f4      	b.n	800973a <_scanf_float+0x186>
 8009750:	f1ba 0f00 	cmp.w	sl, #0
 8009754:	d10e      	bne.n	8009774 <_scanf_float+0x1c0>
 8009756:	f1b9 0f00 	cmp.w	r9, #0
 800975a:	d10e      	bne.n	800977a <_scanf_float+0x1c6>
 800975c:	6822      	ldr	r2, [r4, #0]
 800975e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009762:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009766:	d108      	bne.n	800977a <_scanf_float+0x1c6>
 8009768:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800976c:	6022      	str	r2, [r4, #0]
 800976e:	f04f 0a01 	mov.w	sl, #1
 8009772:	e7e3      	b.n	800973c <_scanf_float+0x188>
 8009774:	f1ba 0f02 	cmp.w	sl, #2
 8009778:	d055      	beq.n	8009826 <_scanf_float+0x272>
 800977a:	2d01      	cmp	r5, #1
 800977c:	d002      	beq.n	8009784 <_scanf_float+0x1d0>
 800977e:	2d04      	cmp	r5, #4
 8009780:	f47f af48 	bne.w	8009614 <_scanf_float+0x60>
 8009784:	3501      	adds	r5, #1
 8009786:	b2ed      	uxtb	r5, r5
 8009788:	e7d8      	b.n	800973c <_scanf_float+0x188>
 800978a:	f1ba 0f01 	cmp.w	sl, #1
 800978e:	f47f af41 	bne.w	8009614 <_scanf_float+0x60>
 8009792:	f04f 0a02 	mov.w	sl, #2
 8009796:	e7d1      	b.n	800973c <_scanf_float+0x188>
 8009798:	b97d      	cbnz	r5, 80097ba <_scanf_float+0x206>
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	f47f af3c 	bne.w	800961a <_scanf_float+0x66>
 80097a2:	6822      	ldr	r2, [r4, #0]
 80097a4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80097a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80097ac:	f47f af39 	bne.w	8009622 <_scanf_float+0x6e>
 80097b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097b4:	6022      	str	r2, [r4, #0]
 80097b6:	2501      	movs	r5, #1
 80097b8:	e7c0      	b.n	800973c <_scanf_float+0x188>
 80097ba:	2d03      	cmp	r5, #3
 80097bc:	d0e2      	beq.n	8009784 <_scanf_float+0x1d0>
 80097be:	2d05      	cmp	r5, #5
 80097c0:	e7de      	b.n	8009780 <_scanf_float+0x1cc>
 80097c2:	2d02      	cmp	r5, #2
 80097c4:	f47f af26 	bne.w	8009614 <_scanf_float+0x60>
 80097c8:	2503      	movs	r5, #3
 80097ca:	e7b7      	b.n	800973c <_scanf_float+0x188>
 80097cc:	2d06      	cmp	r5, #6
 80097ce:	f47f af21 	bne.w	8009614 <_scanf_float+0x60>
 80097d2:	2507      	movs	r5, #7
 80097d4:	e7b2      	b.n	800973c <_scanf_float+0x188>
 80097d6:	6822      	ldr	r2, [r4, #0]
 80097d8:	0591      	lsls	r1, r2, #22
 80097da:	f57f af1b 	bpl.w	8009614 <_scanf_float+0x60>
 80097de:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80097e2:	6022      	str	r2, [r4, #0]
 80097e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80097e8:	e7a8      	b.n	800973c <_scanf_float+0x188>
 80097ea:	6822      	ldr	r2, [r4, #0]
 80097ec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80097f0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80097f4:	d006      	beq.n	8009804 <_scanf_float+0x250>
 80097f6:	0550      	lsls	r0, r2, #21
 80097f8:	f57f af0c 	bpl.w	8009614 <_scanf_float+0x60>
 80097fc:	f1b9 0f00 	cmp.w	r9, #0
 8009800:	f43f af0f 	beq.w	8009622 <_scanf_float+0x6e>
 8009804:	0591      	lsls	r1, r2, #22
 8009806:	bf58      	it	pl
 8009808:	9901      	ldrpl	r1, [sp, #4]
 800980a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800980e:	bf58      	it	pl
 8009810:	eba9 0101 	subpl.w	r1, r9, r1
 8009814:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009818:	bf58      	it	pl
 800981a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800981e:	6022      	str	r2, [r4, #0]
 8009820:	f04f 0900 	mov.w	r9, #0
 8009824:	e78a      	b.n	800973c <_scanf_float+0x188>
 8009826:	f04f 0a03 	mov.w	sl, #3
 800982a:	e787      	b.n	800973c <_scanf_float+0x188>
 800982c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009830:	4639      	mov	r1, r7
 8009832:	4640      	mov	r0, r8
 8009834:	4798      	blx	r3
 8009836:	2800      	cmp	r0, #0
 8009838:	f43f aedf 	beq.w	80095fa <_scanf_float+0x46>
 800983c:	e6ea      	b.n	8009614 <_scanf_float+0x60>
 800983e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009842:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009846:	463a      	mov	r2, r7
 8009848:	4640      	mov	r0, r8
 800984a:	4798      	blx	r3
 800984c:	6923      	ldr	r3, [r4, #16]
 800984e:	3b01      	subs	r3, #1
 8009850:	6123      	str	r3, [r4, #16]
 8009852:	e6ec      	b.n	800962e <_scanf_float+0x7a>
 8009854:	1e6b      	subs	r3, r5, #1
 8009856:	2b06      	cmp	r3, #6
 8009858:	d825      	bhi.n	80098a6 <_scanf_float+0x2f2>
 800985a:	2d02      	cmp	r5, #2
 800985c:	d836      	bhi.n	80098cc <_scanf_float+0x318>
 800985e:	455e      	cmp	r6, fp
 8009860:	f67f aee8 	bls.w	8009634 <_scanf_float+0x80>
 8009864:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009868:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800986c:	463a      	mov	r2, r7
 800986e:	4640      	mov	r0, r8
 8009870:	4798      	blx	r3
 8009872:	6923      	ldr	r3, [r4, #16]
 8009874:	3b01      	subs	r3, #1
 8009876:	6123      	str	r3, [r4, #16]
 8009878:	e7f1      	b.n	800985e <_scanf_float+0x2aa>
 800987a:	9802      	ldr	r0, [sp, #8]
 800987c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009880:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009884:	9002      	str	r0, [sp, #8]
 8009886:	463a      	mov	r2, r7
 8009888:	4640      	mov	r0, r8
 800988a:	4798      	blx	r3
 800988c:	6923      	ldr	r3, [r4, #16]
 800988e:	3b01      	subs	r3, #1
 8009890:	6123      	str	r3, [r4, #16]
 8009892:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009896:	fa5f fa8a 	uxtb.w	sl, sl
 800989a:	f1ba 0f02 	cmp.w	sl, #2
 800989e:	d1ec      	bne.n	800987a <_scanf_float+0x2c6>
 80098a0:	3d03      	subs	r5, #3
 80098a2:	b2ed      	uxtb	r5, r5
 80098a4:	1b76      	subs	r6, r6, r5
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	05da      	lsls	r2, r3, #23
 80098aa:	d52f      	bpl.n	800990c <_scanf_float+0x358>
 80098ac:	055b      	lsls	r3, r3, #21
 80098ae:	d510      	bpl.n	80098d2 <_scanf_float+0x31e>
 80098b0:	455e      	cmp	r6, fp
 80098b2:	f67f aebf 	bls.w	8009634 <_scanf_float+0x80>
 80098b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80098be:	463a      	mov	r2, r7
 80098c0:	4640      	mov	r0, r8
 80098c2:	4798      	blx	r3
 80098c4:	6923      	ldr	r3, [r4, #16]
 80098c6:	3b01      	subs	r3, #1
 80098c8:	6123      	str	r3, [r4, #16]
 80098ca:	e7f1      	b.n	80098b0 <_scanf_float+0x2fc>
 80098cc:	46aa      	mov	sl, r5
 80098ce:	9602      	str	r6, [sp, #8]
 80098d0:	e7df      	b.n	8009892 <_scanf_float+0x2de>
 80098d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80098d6:	6923      	ldr	r3, [r4, #16]
 80098d8:	2965      	cmp	r1, #101	; 0x65
 80098da:	f103 33ff 	add.w	r3, r3, #4294967295
 80098de:	f106 35ff 	add.w	r5, r6, #4294967295
 80098e2:	6123      	str	r3, [r4, #16]
 80098e4:	d00c      	beq.n	8009900 <_scanf_float+0x34c>
 80098e6:	2945      	cmp	r1, #69	; 0x45
 80098e8:	d00a      	beq.n	8009900 <_scanf_float+0x34c>
 80098ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098ee:	463a      	mov	r2, r7
 80098f0:	4640      	mov	r0, r8
 80098f2:	4798      	blx	r3
 80098f4:	6923      	ldr	r3, [r4, #16]
 80098f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80098fa:	3b01      	subs	r3, #1
 80098fc:	1eb5      	subs	r5, r6, #2
 80098fe:	6123      	str	r3, [r4, #16]
 8009900:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009904:	463a      	mov	r2, r7
 8009906:	4640      	mov	r0, r8
 8009908:	4798      	blx	r3
 800990a:	462e      	mov	r6, r5
 800990c:	6825      	ldr	r5, [r4, #0]
 800990e:	f015 0510 	ands.w	r5, r5, #16
 8009912:	d14d      	bne.n	80099b0 <_scanf_float+0x3fc>
 8009914:	7035      	strb	r5, [r6, #0]
 8009916:	6823      	ldr	r3, [r4, #0]
 8009918:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800991c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009920:	d11a      	bne.n	8009958 <_scanf_float+0x3a4>
 8009922:	9b01      	ldr	r3, [sp, #4]
 8009924:	454b      	cmp	r3, r9
 8009926:	eba3 0209 	sub.w	r2, r3, r9
 800992a:	d122      	bne.n	8009972 <_scanf_float+0x3be>
 800992c:	2200      	movs	r2, #0
 800992e:	4659      	mov	r1, fp
 8009930:	4640      	mov	r0, r8
 8009932:	f000 feff 	bl	800a734 <_strtod_r>
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	6821      	ldr	r1, [r4, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f011 0f02 	tst.w	r1, #2
 8009940:	f103 0204 	add.w	r2, r3, #4
 8009944:	d020      	beq.n	8009988 <_scanf_float+0x3d4>
 8009946:	9903      	ldr	r1, [sp, #12]
 8009948:	600a      	str	r2, [r1, #0]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	ed83 0b00 	vstr	d0, [r3]
 8009950:	68e3      	ldr	r3, [r4, #12]
 8009952:	3301      	adds	r3, #1
 8009954:	60e3      	str	r3, [r4, #12]
 8009956:	e66e      	b.n	8009636 <_scanf_float+0x82>
 8009958:	9b04      	ldr	r3, [sp, #16]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0e6      	beq.n	800992c <_scanf_float+0x378>
 800995e:	9905      	ldr	r1, [sp, #20]
 8009960:	230a      	movs	r3, #10
 8009962:	462a      	mov	r2, r5
 8009964:	3101      	adds	r1, #1
 8009966:	4640      	mov	r0, r8
 8009968:	f000 ff6e 	bl	800a848 <_strtol_r>
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	9e05      	ldr	r6, [sp, #20]
 8009970:	1ac2      	subs	r2, r0, r3
 8009972:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009976:	429e      	cmp	r6, r3
 8009978:	bf28      	it	cs
 800997a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800997e:	490d      	ldr	r1, [pc, #52]	; (80099b4 <_scanf_float+0x400>)
 8009980:	4630      	mov	r0, r6
 8009982:	f000 f8c5 	bl	8009b10 <siprintf>
 8009986:	e7d1      	b.n	800992c <_scanf_float+0x378>
 8009988:	f011 0f04 	tst.w	r1, #4
 800998c:	9903      	ldr	r1, [sp, #12]
 800998e:	600a      	str	r2, [r1, #0]
 8009990:	d1db      	bne.n	800994a <_scanf_float+0x396>
 8009992:	eeb4 0b40 	vcmp.f64	d0, d0
 8009996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800999a:	681e      	ldr	r6, [r3, #0]
 800999c:	d705      	bvc.n	80099aa <_scanf_float+0x3f6>
 800999e:	4806      	ldr	r0, [pc, #24]	; (80099b8 <_scanf_float+0x404>)
 80099a0:	f000 f8b0 	bl	8009b04 <nanf>
 80099a4:	ed86 0a00 	vstr	s0, [r6]
 80099a8:	e7d2      	b.n	8009950 <_scanf_float+0x39c>
 80099aa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80099ae:	e7f9      	b.n	80099a4 <_scanf_float+0x3f0>
 80099b0:	2500      	movs	r5, #0
 80099b2:	e640      	b.n	8009636 <_scanf_float+0x82>
 80099b4:	0800dbcc 	.word	0x0800dbcc
 80099b8:	0800e048 	.word	0x0800e048

080099bc <iprintf>:
 80099bc:	b40f      	push	{r0, r1, r2, r3}
 80099be:	4b0a      	ldr	r3, [pc, #40]	; (80099e8 <iprintf+0x2c>)
 80099c0:	b513      	push	{r0, r1, r4, lr}
 80099c2:	681c      	ldr	r4, [r3, #0]
 80099c4:	b124      	cbz	r4, 80099d0 <iprintf+0x14>
 80099c6:	69a3      	ldr	r3, [r4, #24]
 80099c8:	b913      	cbnz	r3, 80099d0 <iprintf+0x14>
 80099ca:	4620      	mov	r0, r4
 80099cc:	f001 ff28 	bl	800b820 <__sinit>
 80099d0:	ab05      	add	r3, sp, #20
 80099d2:	9a04      	ldr	r2, [sp, #16]
 80099d4:	68a1      	ldr	r1, [r4, #8]
 80099d6:	9301      	str	r3, [sp, #4]
 80099d8:	4620      	mov	r0, r4
 80099da:	f003 fabd 	bl	800cf58 <_vfiprintf_r>
 80099de:	b002      	add	sp, #8
 80099e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099e4:	b004      	add	sp, #16
 80099e6:	4770      	bx	lr
 80099e8:	20000010 	.word	0x20000010

080099ec <putchar>:
 80099ec:	4b09      	ldr	r3, [pc, #36]	; (8009a14 <putchar+0x28>)
 80099ee:	b513      	push	{r0, r1, r4, lr}
 80099f0:	681c      	ldr	r4, [r3, #0]
 80099f2:	4601      	mov	r1, r0
 80099f4:	b134      	cbz	r4, 8009a04 <putchar+0x18>
 80099f6:	69a3      	ldr	r3, [r4, #24]
 80099f8:	b923      	cbnz	r3, 8009a04 <putchar+0x18>
 80099fa:	9001      	str	r0, [sp, #4]
 80099fc:	4620      	mov	r0, r4
 80099fe:	f001 ff0f 	bl	800b820 <__sinit>
 8009a02:	9901      	ldr	r1, [sp, #4]
 8009a04:	68a2      	ldr	r2, [r4, #8]
 8009a06:	4620      	mov	r0, r4
 8009a08:	b002      	add	sp, #8
 8009a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a0e:	f003 bbd3 	b.w	800d1b8 <_putc_r>
 8009a12:	bf00      	nop
 8009a14:	20000010 	.word	0x20000010

08009a18 <_puts_r>:
 8009a18:	b570      	push	{r4, r5, r6, lr}
 8009a1a:	460e      	mov	r6, r1
 8009a1c:	4605      	mov	r5, r0
 8009a1e:	b118      	cbz	r0, 8009a28 <_puts_r+0x10>
 8009a20:	6983      	ldr	r3, [r0, #24]
 8009a22:	b90b      	cbnz	r3, 8009a28 <_puts_r+0x10>
 8009a24:	f001 fefc 	bl	800b820 <__sinit>
 8009a28:	69ab      	ldr	r3, [r5, #24]
 8009a2a:	68ac      	ldr	r4, [r5, #8]
 8009a2c:	b913      	cbnz	r3, 8009a34 <_puts_r+0x1c>
 8009a2e:	4628      	mov	r0, r5
 8009a30:	f001 fef6 	bl	800b820 <__sinit>
 8009a34:	4b2c      	ldr	r3, [pc, #176]	; (8009ae8 <_puts_r+0xd0>)
 8009a36:	429c      	cmp	r4, r3
 8009a38:	d120      	bne.n	8009a7c <_puts_r+0x64>
 8009a3a:	686c      	ldr	r4, [r5, #4]
 8009a3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a3e:	07db      	lsls	r3, r3, #31
 8009a40:	d405      	bmi.n	8009a4e <_puts_r+0x36>
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	0598      	lsls	r0, r3, #22
 8009a46:	d402      	bmi.n	8009a4e <_puts_r+0x36>
 8009a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a4a:	f002 fafa 	bl	800c042 <__retarget_lock_acquire_recursive>
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	0719      	lsls	r1, r3, #28
 8009a52:	d51d      	bpl.n	8009a90 <_puts_r+0x78>
 8009a54:	6923      	ldr	r3, [r4, #16]
 8009a56:	b1db      	cbz	r3, 8009a90 <_puts_r+0x78>
 8009a58:	3e01      	subs	r6, #1
 8009a5a:	68a3      	ldr	r3, [r4, #8]
 8009a5c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a60:	3b01      	subs	r3, #1
 8009a62:	60a3      	str	r3, [r4, #8]
 8009a64:	bb39      	cbnz	r1, 8009ab6 <_puts_r+0x9e>
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	da38      	bge.n	8009adc <_puts_r+0xc4>
 8009a6a:	4622      	mov	r2, r4
 8009a6c:	210a      	movs	r1, #10
 8009a6e:	4628      	mov	r0, r5
 8009a70:	f000 feec 	bl	800a84c <__swbuf_r>
 8009a74:	3001      	adds	r0, #1
 8009a76:	d011      	beq.n	8009a9c <_puts_r+0x84>
 8009a78:	250a      	movs	r5, #10
 8009a7a:	e011      	b.n	8009aa0 <_puts_r+0x88>
 8009a7c:	4b1b      	ldr	r3, [pc, #108]	; (8009aec <_puts_r+0xd4>)
 8009a7e:	429c      	cmp	r4, r3
 8009a80:	d101      	bne.n	8009a86 <_puts_r+0x6e>
 8009a82:	68ac      	ldr	r4, [r5, #8]
 8009a84:	e7da      	b.n	8009a3c <_puts_r+0x24>
 8009a86:	4b1a      	ldr	r3, [pc, #104]	; (8009af0 <_puts_r+0xd8>)
 8009a88:	429c      	cmp	r4, r3
 8009a8a:	bf08      	it	eq
 8009a8c:	68ec      	ldreq	r4, [r5, #12]
 8009a8e:	e7d5      	b.n	8009a3c <_puts_r+0x24>
 8009a90:	4621      	mov	r1, r4
 8009a92:	4628      	mov	r0, r5
 8009a94:	f000 ff2c 	bl	800a8f0 <__swsetup_r>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d0dd      	beq.n	8009a58 <_puts_r+0x40>
 8009a9c:	f04f 35ff 	mov.w	r5, #4294967295
 8009aa0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aa2:	07da      	lsls	r2, r3, #31
 8009aa4:	d405      	bmi.n	8009ab2 <_puts_r+0x9a>
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	059b      	lsls	r3, r3, #22
 8009aaa:	d402      	bmi.n	8009ab2 <_puts_r+0x9a>
 8009aac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aae:	f002 fac9 	bl	800c044 <__retarget_lock_release_recursive>
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	bd70      	pop	{r4, r5, r6, pc}
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	da04      	bge.n	8009ac4 <_puts_r+0xac>
 8009aba:	69a2      	ldr	r2, [r4, #24]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	dc06      	bgt.n	8009ace <_puts_r+0xb6>
 8009ac0:	290a      	cmp	r1, #10
 8009ac2:	d004      	beq.n	8009ace <_puts_r+0xb6>
 8009ac4:	6823      	ldr	r3, [r4, #0]
 8009ac6:	1c5a      	adds	r2, r3, #1
 8009ac8:	6022      	str	r2, [r4, #0]
 8009aca:	7019      	strb	r1, [r3, #0]
 8009acc:	e7c5      	b.n	8009a5a <_puts_r+0x42>
 8009ace:	4622      	mov	r2, r4
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	f000 febb 	bl	800a84c <__swbuf_r>
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	d1bf      	bne.n	8009a5a <_puts_r+0x42>
 8009ada:	e7df      	b.n	8009a9c <_puts_r+0x84>
 8009adc:	6823      	ldr	r3, [r4, #0]
 8009ade:	250a      	movs	r5, #10
 8009ae0:	1c5a      	adds	r2, r3, #1
 8009ae2:	6022      	str	r2, [r4, #0]
 8009ae4:	701d      	strb	r5, [r3, #0]
 8009ae6:	e7db      	b.n	8009aa0 <_puts_r+0x88>
 8009ae8:	0800dde0 	.word	0x0800dde0
 8009aec:	0800de00 	.word	0x0800de00
 8009af0:	0800ddc0 	.word	0x0800ddc0

08009af4 <puts>:
 8009af4:	4b02      	ldr	r3, [pc, #8]	; (8009b00 <puts+0xc>)
 8009af6:	4601      	mov	r1, r0
 8009af8:	6818      	ldr	r0, [r3, #0]
 8009afa:	f7ff bf8d 	b.w	8009a18 <_puts_r>
 8009afe:	bf00      	nop
 8009b00:	20000010 	.word	0x20000010

08009b04 <nanf>:
 8009b04:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b0c <nanf+0x8>
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	7fc00000 	.word	0x7fc00000

08009b10 <siprintf>:
 8009b10:	b40e      	push	{r1, r2, r3}
 8009b12:	b500      	push	{lr}
 8009b14:	b09c      	sub	sp, #112	; 0x70
 8009b16:	ab1d      	add	r3, sp, #116	; 0x74
 8009b18:	9002      	str	r0, [sp, #8]
 8009b1a:	9006      	str	r0, [sp, #24]
 8009b1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b20:	4809      	ldr	r0, [pc, #36]	; (8009b48 <siprintf+0x38>)
 8009b22:	9107      	str	r1, [sp, #28]
 8009b24:	9104      	str	r1, [sp, #16]
 8009b26:	4909      	ldr	r1, [pc, #36]	; (8009b4c <siprintf+0x3c>)
 8009b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b2c:	9105      	str	r1, [sp, #20]
 8009b2e:	6800      	ldr	r0, [r0, #0]
 8009b30:	9301      	str	r3, [sp, #4]
 8009b32:	a902      	add	r1, sp, #8
 8009b34:	f003 f8e6 	bl	800cd04 <_svfiprintf_r>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	701a      	strb	r2, [r3, #0]
 8009b3e:	b01c      	add	sp, #112	; 0x70
 8009b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b44:	b003      	add	sp, #12
 8009b46:	4770      	bx	lr
 8009b48:	20000010 	.word	0x20000010
 8009b4c:	ffff0208 	.word	0xffff0208

08009b50 <sulp>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	4604      	mov	r4, r0
 8009b54:	460d      	mov	r5, r1
 8009b56:	4616      	mov	r6, r2
 8009b58:	ec45 4b10 	vmov	d0, r4, r5
 8009b5c:	f002 fe6c 	bl	800c838 <__ulp>
 8009b60:	b17e      	cbz	r6, 8009b82 <sulp+0x32>
 8009b62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009b66:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	dd09      	ble.n	8009b82 <sulp+0x32>
 8009b6e:	051b      	lsls	r3, r3, #20
 8009b70:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8009b74:	2000      	movs	r0, #0
 8009b76:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8009b7a:	ec41 0b17 	vmov	d7, r0, r1
 8009b7e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	0000      	movs	r0, r0
	...

08009b88 <_strtod_l>:
 8009b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b8c:	ed2d 8b0c 	vpush	{d8-d13}
 8009b90:	b09d      	sub	sp, #116	; 0x74
 8009b92:	461f      	mov	r7, r3
 8009b94:	2300      	movs	r3, #0
 8009b96:	9318      	str	r3, [sp, #96]	; 0x60
 8009b98:	4ba6      	ldr	r3, [pc, #664]	; (8009e34 <_strtod_l+0x2ac>)
 8009b9a:	9213      	str	r2, [sp, #76]	; 0x4c
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	9308      	str	r3, [sp, #32]
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	468a      	mov	sl, r1
 8009ba6:	f7f6 fb4b 	bl	8000240 <strlen>
 8009baa:	f04f 0800 	mov.w	r8, #0
 8009bae:	4605      	mov	r5, r0
 8009bb0:	f04f 0900 	mov.w	r9, #0
 8009bb4:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009bb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009bba:	781a      	ldrb	r2, [r3, #0]
 8009bbc:	2a2b      	cmp	r2, #43	; 0x2b
 8009bbe:	d04d      	beq.n	8009c5c <_strtod_l+0xd4>
 8009bc0:	d83a      	bhi.n	8009c38 <_strtod_l+0xb0>
 8009bc2:	2a0d      	cmp	r2, #13
 8009bc4:	d833      	bhi.n	8009c2e <_strtod_l+0xa6>
 8009bc6:	2a08      	cmp	r2, #8
 8009bc8:	d833      	bhi.n	8009c32 <_strtod_l+0xaa>
 8009bca:	2a00      	cmp	r2, #0
 8009bcc:	d03d      	beq.n	8009c4a <_strtod_l+0xc2>
 8009bce:	2300      	movs	r3, #0
 8009bd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bd2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009bd4:	7833      	ldrb	r3, [r6, #0]
 8009bd6:	2b30      	cmp	r3, #48	; 0x30
 8009bd8:	f040 80b6 	bne.w	8009d48 <_strtod_l+0x1c0>
 8009bdc:	7873      	ldrb	r3, [r6, #1]
 8009bde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009be2:	2b58      	cmp	r3, #88	; 0x58
 8009be4:	d16d      	bne.n	8009cc2 <_strtod_l+0x13a>
 8009be6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009be8:	9301      	str	r3, [sp, #4]
 8009bea:	ab18      	add	r3, sp, #96	; 0x60
 8009bec:	9702      	str	r7, [sp, #8]
 8009bee:	9300      	str	r3, [sp, #0]
 8009bf0:	4a91      	ldr	r2, [pc, #580]	; (8009e38 <_strtod_l+0x2b0>)
 8009bf2:	ab19      	add	r3, sp, #100	; 0x64
 8009bf4:	a917      	add	r1, sp, #92	; 0x5c
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	f001 ff16 	bl	800ba28 <__gethex>
 8009bfc:	f010 0507 	ands.w	r5, r0, #7
 8009c00:	4607      	mov	r7, r0
 8009c02:	d005      	beq.n	8009c10 <_strtod_l+0x88>
 8009c04:	2d06      	cmp	r5, #6
 8009c06:	d12b      	bne.n	8009c60 <_strtod_l+0xd8>
 8009c08:	3601      	adds	r6, #1
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	9617      	str	r6, [sp, #92]	; 0x5c
 8009c0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f040 856e 	bne.w	800a6f4 <_strtod_l+0xb6c>
 8009c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c1a:	b1e3      	cbz	r3, 8009c56 <_strtod_l+0xce>
 8009c1c:	ec49 8b17 	vmov	d7, r8, r9
 8009c20:	eeb1 0b47 	vneg.f64	d0, d7
 8009c24:	b01d      	add	sp, #116	; 0x74
 8009c26:	ecbd 8b0c 	vpop	{d8-d13}
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	2a20      	cmp	r2, #32
 8009c30:	d1cd      	bne.n	8009bce <_strtod_l+0x46>
 8009c32:	3301      	adds	r3, #1
 8009c34:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c36:	e7bf      	b.n	8009bb8 <_strtod_l+0x30>
 8009c38:	2a2d      	cmp	r2, #45	; 0x2d
 8009c3a:	d1c8      	bne.n	8009bce <_strtod_l+0x46>
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c40:	1c5a      	adds	r2, r3, #1
 8009c42:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c44:	785b      	ldrb	r3, [r3, #1]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1c3      	bne.n	8009bd2 <_strtod_l+0x4a>
 8009c4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c4c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	f040 854d 	bne.w	800a6f0 <_strtod_l+0xb68>
 8009c56:	ec49 8b10 	vmov	d0, r8, r9
 8009c5a:	e7e3      	b.n	8009c24 <_strtod_l+0x9c>
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	e7ee      	b.n	8009c3e <_strtod_l+0xb6>
 8009c60:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009c62:	b13a      	cbz	r2, 8009c74 <_strtod_l+0xec>
 8009c64:	2135      	movs	r1, #53	; 0x35
 8009c66:	a81a      	add	r0, sp, #104	; 0x68
 8009c68:	f002 fef2 	bl	800ca50 <__copybits>
 8009c6c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c6e:	4620      	mov	r0, r4
 8009c70:	f002 fab6 	bl	800c1e0 <_Bfree>
 8009c74:	3d01      	subs	r5, #1
 8009c76:	2d05      	cmp	r5, #5
 8009c78:	d807      	bhi.n	8009c8a <_strtod_l+0x102>
 8009c7a:	e8df f005 	tbb	[pc, r5]
 8009c7e:	0b0e      	.short	0x0b0e
 8009c80:	030e1d18 	.word	0x030e1d18
 8009c84:	f04f 0900 	mov.w	r9, #0
 8009c88:	46c8      	mov	r8, r9
 8009c8a:	073b      	lsls	r3, r7, #28
 8009c8c:	d5c0      	bpl.n	8009c10 <_strtod_l+0x88>
 8009c8e:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009c92:	e7bd      	b.n	8009c10 <_strtod_l+0x88>
 8009c94:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009c98:	e7f7      	b.n	8009c8a <_strtod_l+0x102>
 8009c9a:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8009c9e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009ca0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009ca4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009ca8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009cac:	e7ed      	b.n	8009c8a <_strtod_l+0x102>
 8009cae:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8009e3c <_strtod_l+0x2b4>
 8009cb2:	f04f 0800 	mov.w	r8, #0
 8009cb6:	e7e8      	b.n	8009c8a <_strtod_l+0x102>
 8009cb8:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009cbc:	f04f 38ff 	mov.w	r8, #4294967295
 8009cc0:	e7e3      	b.n	8009c8a <_strtod_l+0x102>
 8009cc2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cc4:	1c5a      	adds	r2, r3, #1
 8009cc6:	9217      	str	r2, [sp, #92]	; 0x5c
 8009cc8:	785b      	ldrb	r3, [r3, #1]
 8009cca:	2b30      	cmp	r3, #48	; 0x30
 8009ccc:	d0f9      	beq.n	8009cc2 <_strtod_l+0x13a>
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d09e      	beq.n	8009c10 <_strtod_l+0x88>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	9306      	str	r3, [sp, #24]
 8009cd6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cd8:	930c      	str	r3, [sp, #48]	; 0x30
 8009cda:	2300      	movs	r3, #0
 8009cdc:	9304      	str	r3, [sp, #16]
 8009cde:	930a      	str	r3, [sp, #40]	; 0x28
 8009ce0:	461e      	mov	r6, r3
 8009ce2:	220a      	movs	r2, #10
 8009ce4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009ce6:	f890 b000 	ldrb.w	fp, [r0]
 8009cea:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8009cee:	b2d9      	uxtb	r1, r3
 8009cf0:	2909      	cmp	r1, #9
 8009cf2:	d92b      	bls.n	8009d4c <_strtod_l+0x1c4>
 8009cf4:	9908      	ldr	r1, [sp, #32]
 8009cf6:	462a      	mov	r2, r5
 8009cf8:	f003 fb01 	bl	800d2fe <strncmp>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d035      	beq.n	8009d6c <_strtod_l+0x1e4>
 8009d00:	2000      	movs	r0, #0
 8009d02:	465a      	mov	r2, fp
 8009d04:	4633      	mov	r3, r6
 8009d06:	4683      	mov	fp, r0
 8009d08:	4601      	mov	r1, r0
 8009d0a:	2a65      	cmp	r2, #101	; 0x65
 8009d0c:	d001      	beq.n	8009d12 <_strtod_l+0x18a>
 8009d0e:	2a45      	cmp	r2, #69	; 0x45
 8009d10:	d118      	bne.n	8009d44 <_strtod_l+0x1bc>
 8009d12:	b91b      	cbnz	r3, 8009d1c <_strtod_l+0x194>
 8009d14:	9b06      	ldr	r3, [sp, #24]
 8009d16:	4303      	orrs	r3, r0
 8009d18:	d097      	beq.n	8009c4a <_strtod_l+0xc2>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009d20:	f10a 0201 	add.w	r2, sl, #1
 8009d24:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d26:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009d2a:	2a2b      	cmp	r2, #43	; 0x2b
 8009d2c:	d077      	beq.n	8009e1e <_strtod_l+0x296>
 8009d2e:	2a2d      	cmp	r2, #45	; 0x2d
 8009d30:	d07d      	beq.n	8009e2e <_strtod_l+0x2a6>
 8009d32:	f04f 0e00 	mov.w	lr, #0
 8009d36:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009d3a:	2d09      	cmp	r5, #9
 8009d3c:	f240 8084 	bls.w	8009e48 <_strtod_l+0x2c0>
 8009d40:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009d44:	2500      	movs	r5, #0
 8009d46:	e09f      	b.n	8009e88 <_strtod_l+0x300>
 8009d48:	2300      	movs	r3, #0
 8009d4a:	e7c3      	b.n	8009cd4 <_strtod_l+0x14c>
 8009d4c:	2e08      	cmp	r6, #8
 8009d4e:	bfd5      	itete	le
 8009d50:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8009d52:	9904      	ldrgt	r1, [sp, #16]
 8009d54:	fb02 3301 	mlale	r3, r2, r1, r3
 8009d58:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009d5c:	f100 0001 	add.w	r0, r0, #1
 8009d60:	bfd4      	ite	le
 8009d62:	930a      	strle	r3, [sp, #40]	; 0x28
 8009d64:	9304      	strgt	r3, [sp, #16]
 8009d66:	3601      	adds	r6, #1
 8009d68:	9017      	str	r0, [sp, #92]	; 0x5c
 8009d6a:	e7bb      	b.n	8009ce4 <_strtod_l+0x15c>
 8009d6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d6e:	195a      	adds	r2, r3, r5
 8009d70:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d72:	5d5a      	ldrb	r2, [r3, r5]
 8009d74:	b3ae      	cbz	r6, 8009de2 <_strtod_l+0x25a>
 8009d76:	4683      	mov	fp, r0
 8009d78:	4633      	mov	r3, r6
 8009d7a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009d7e:	2909      	cmp	r1, #9
 8009d80:	d912      	bls.n	8009da8 <_strtod_l+0x220>
 8009d82:	2101      	movs	r1, #1
 8009d84:	e7c1      	b.n	8009d0a <_strtod_l+0x182>
 8009d86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d88:	1c5a      	adds	r2, r3, #1
 8009d8a:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d8c:	785a      	ldrb	r2, [r3, #1]
 8009d8e:	3001      	adds	r0, #1
 8009d90:	2a30      	cmp	r2, #48	; 0x30
 8009d92:	d0f8      	beq.n	8009d86 <_strtod_l+0x1fe>
 8009d94:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009d98:	2b08      	cmp	r3, #8
 8009d9a:	f200 84b0 	bhi.w	800a6fe <_strtod_l+0xb76>
 8009d9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009da0:	930c      	str	r3, [sp, #48]	; 0x30
 8009da2:	4683      	mov	fp, r0
 8009da4:	2000      	movs	r0, #0
 8009da6:	4603      	mov	r3, r0
 8009da8:	3a30      	subs	r2, #48	; 0x30
 8009daa:	f100 0101 	add.w	r1, r0, #1
 8009dae:	d012      	beq.n	8009dd6 <_strtod_l+0x24e>
 8009db0:	448b      	add	fp, r1
 8009db2:	eb00 0c03 	add.w	ip, r0, r3
 8009db6:	4619      	mov	r1, r3
 8009db8:	250a      	movs	r5, #10
 8009dba:	4561      	cmp	r1, ip
 8009dbc:	d113      	bne.n	8009de6 <_strtod_l+0x25e>
 8009dbe:	1819      	adds	r1, r3, r0
 8009dc0:	2908      	cmp	r1, #8
 8009dc2:	f103 0301 	add.w	r3, r3, #1
 8009dc6:	4403      	add	r3, r0
 8009dc8:	dc1d      	bgt.n	8009e06 <_strtod_l+0x27e>
 8009dca:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009dcc:	210a      	movs	r1, #10
 8009dce:	fb01 2200 	mla	r2, r1, r0, r2
 8009dd2:	920a      	str	r2, [sp, #40]	; 0x28
 8009dd4:	2100      	movs	r1, #0
 8009dd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009dd8:	1c50      	adds	r0, r2, #1
 8009dda:	9017      	str	r0, [sp, #92]	; 0x5c
 8009ddc:	7852      	ldrb	r2, [r2, #1]
 8009dde:	4608      	mov	r0, r1
 8009de0:	e7cb      	b.n	8009d7a <_strtod_l+0x1f2>
 8009de2:	4630      	mov	r0, r6
 8009de4:	e7d4      	b.n	8009d90 <_strtod_l+0x208>
 8009de6:	2908      	cmp	r1, #8
 8009de8:	dc04      	bgt.n	8009df4 <_strtod_l+0x26c>
 8009dea:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009dec:	436f      	muls	r7, r5
 8009dee:	970a      	str	r7, [sp, #40]	; 0x28
 8009df0:	3101      	adds	r1, #1
 8009df2:	e7e2      	b.n	8009dba <_strtod_l+0x232>
 8009df4:	f101 0e01 	add.w	lr, r1, #1
 8009df8:	f1be 0f10 	cmp.w	lr, #16
 8009dfc:	bfde      	ittt	le
 8009dfe:	9f04      	ldrle	r7, [sp, #16]
 8009e00:	436f      	mulle	r7, r5
 8009e02:	9704      	strle	r7, [sp, #16]
 8009e04:	e7f4      	b.n	8009df0 <_strtod_l+0x268>
 8009e06:	2b10      	cmp	r3, #16
 8009e08:	bfdf      	itttt	le
 8009e0a:	9804      	ldrle	r0, [sp, #16]
 8009e0c:	210a      	movle	r1, #10
 8009e0e:	fb01 2200 	mlale	r2, r1, r0, r2
 8009e12:	9204      	strle	r2, [sp, #16]
 8009e14:	e7de      	b.n	8009dd4 <_strtod_l+0x24c>
 8009e16:	f04f 0b00 	mov.w	fp, #0
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	e77a      	b.n	8009d14 <_strtod_l+0x18c>
 8009e1e:	f04f 0e00 	mov.w	lr, #0
 8009e22:	f10a 0202 	add.w	r2, sl, #2
 8009e26:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e28:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009e2c:	e783      	b.n	8009d36 <_strtod_l+0x1ae>
 8009e2e:	f04f 0e01 	mov.w	lr, #1
 8009e32:	e7f6      	b.n	8009e22 <_strtod_l+0x29a>
 8009e34:	0800de8c 	.word	0x0800de8c
 8009e38:	0800dbd4 	.word	0x0800dbd4
 8009e3c:	7ff00000 	.word	0x7ff00000
 8009e40:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e42:	1c55      	adds	r5, r2, #1
 8009e44:	9517      	str	r5, [sp, #92]	; 0x5c
 8009e46:	7852      	ldrb	r2, [r2, #1]
 8009e48:	2a30      	cmp	r2, #48	; 0x30
 8009e4a:	d0f9      	beq.n	8009e40 <_strtod_l+0x2b8>
 8009e4c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009e50:	2d08      	cmp	r5, #8
 8009e52:	f63f af77 	bhi.w	8009d44 <_strtod_l+0x1bc>
 8009e56:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009e5a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e5c:	9208      	str	r2, [sp, #32]
 8009e5e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e60:	1c55      	adds	r5, r2, #1
 8009e62:	9517      	str	r5, [sp, #92]	; 0x5c
 8009e64:	7852      	ldrb	r2, [r2, #1]
 8009e66:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8009e6a:	2f09      	cmp	r7, #9
 8009e6c:	d937      	bls.n	8009ede <_strtod_l+0x356>
 8009e6e:	9f08      	ldr	r7, [sp, #32]
 8009e70:	1bed      	subs	r5, r5, r7
 8009e72:	2d08      	cmp	r5, #8
 8009e74:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009e78:	dc02      	bgt.n	8009e80 <_strtod_l+0x2f8>
 8009e7a:	4565      	cmp	r5, ip
 8009e7c:	bfa8      	it	ge
 8009e7e:	4665      	movge	r5, ip
 8009e80:	f1be 0f00 	cmp.w	lr, #0
 8009e84:	d000      	beq.n	8009e88 <_strtod_l+0x300>
 8009e86:	426d      	negs	r5, r5
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d14f      	bne.n	8009f2c <_strtod_l+0x3a4>
 8009e8c:	9b06      	ldr	r3, [sp, #24]
 8009e8e:	4303      	orrs	r3, r0
 8009e90:	f47f aebe 	bne.w	8009c10 <_strtod_l+0x88>
 8009e94:	2900      	cmp	r1, #0
 8009e96:	f47f aed8 	bne.w	8009c4a <_strtod_l+0xc2>
 8009e9a:	2a69      	cmp	r2, #105	; 0x69
 8009e9c:	d027      	beq.n	8009eee <_strtod_l+0x366>
 8009e9e:	dc24      	bgt.n	8009eea <_strtod_l+0x362>
 8009ea0:	2a49      	cmp	r2, #73	; 0x49
 8009ea2:	d024      	beq.n	8009eee <_strtod_l+0x366>
 8009ea4:	2a4e      	cmp	r2, #78	; 0x4e
 8009ea6:	f47f aed0 	bne.w	8009c4a <_strtod_l+0xc2>
 8009eaa:	499b      	ldr	r1, [pc, #620]	; (800a118 <_strtod_l+0x590>)
 8009eac:	a817      	add	r0, sp, #92	; 0x5c
 8009eae:	f002 f813 	bl	800bed8 <__match>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	f43f aec9 	beq.w	8009c4a <_strtod_l+0xc2>
 8009eb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	2b28      	cmp	r3, #40	; 0x28
 8009ebe:	d12d      	bne.n	8009f1c <_strtod_l+0x394>
 8009ec0:	4996      	ldr	r1, [pc, #600]	; (800a11c <_strtod_l+0x594>)
 8009ec2:	aa1a      	add	r2, sp, #104	; 0x68
 8009ec4:	a817      	add	r0, sp, #92	; 0x5c
 8009ec6:	f002 f81b 	bl	800bf00 <__hexnan>
 8009eca:	2805      	cmp	r0, #5
 8009ecc:	d126      	bne.n	8009f1c <_strtod_l+0x394>
 8009ece:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ed0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009ed4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009ed8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009edc:	e698      	b.n	8009c10 <_strtod_l+0x88>
 8009ede:	250a      	movs	r5, #10
 8009ee0:	fb05 250c 	mla	r5, r5, ip, r2
 8009ee4:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009ee8:	e7b9      	b.n	8009e5e <_strtod_l+0x2d6>
 8009eea:	2a6e      	cmp	r2, #110	; 0x6e
 8009eec:	e7db      	b.n	8009ea6 <_strtod_l+0x31e>
 8009eee:	498c      	ldr	r1, [pc, #560]	; (800a120 <_strtod_l+0x598>)
 8009ef0:	a817      	add	r0, sp, #92	; 0x5c
 8009ef2:	f001 fff1 	bl	800bed8 <__match>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	f43f aea7 	beq.w	8009c4a <_strtod_l+0xc2>
 8009efc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009efe:	4989      	ldr	r1, [pc, #548]	; (800a124 <_strtod_l+0x59c>)
 8009f00:	3b01      	subs	r3, #1
 8009f02:	a817      	add	r0, sp, #92	; 0x5c
 8009f04:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f06:	f001 ffe7 	bl	800bed8 <__match>
 8009f0a:	b910      	cbnz	r0, 8009f12 <_strtod_l+0x38a>
 8009f0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f0e:	3301      	adds	r3, #1
 8009f10:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f12:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800a138 <_strtod_l+0x5b0>
 8009f16:	f04f 0800 	mov.w	r8, #0
 8009f1a:	e679      	b.n	8009c10 <_strtod_l+0x88>
 8009f1c:	4882      	ldr	r0, [pc, #520]	; (800a128 <_strtod_l+0x5a0>)
 8009f1e:	f003 f993 	bl	800d248 <nan>
 8009f22:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009f26:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009f2a:	e671      	b.n	8009c10 <_strtod_l+0x88>
 8009f2c:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009f30:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009f34:	eba5 020b 	sub.w	r2, r5, fp
 8009f38:	2e00      	cmp	r6, #0
 8009f3a:	bf08      	it	eq
 8009f3c:	461e      	moveq	r6, r3
 8009f3e:	2b10      	cmp	r3, #16
 8009f40:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009f44:	9206      	str	r2, [sp, #24]
 8009f46:	461a      	mov	r2, r3
 8009f48:	bfa8      	it	ge
 8009f4a:	2210      	movge	r2, #16
 8009f4c:	2b09      	cmp	r3, #9
 8009f4e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009f52:	dd0e      	ble.n	8009f72 <_strtod_l+0x3ea>
 8009f54:	4975      	ldr	r1, [pc, #468]	; (800a12c <_strtod_l+0x5a4>)
 8009f56:	eddd 7a04 	vldr	s15, [sp, #16]
 8009f5a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009f5e:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8009f62:	ed9d 5b08 	vldr	d5, [sp, #32]
 8009f66:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009f6a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009f6e:	ec59 8b17 	vmov	r8, r9, d7
 8009f72:	2b0f      	cmp	r3, #15
 8009f74:	dc37      	bgt.n	8009fe6 <_strtod_l+0x45e>
 8009f76:	9906      	ldr	r1, [sp, #24]
 8009f78:	2900      	cmp	r1, #0
 8009f7a:	f43f ae49 	beq.w	8009c10 <_strtod_l+0x88>
 8009f7e:	dd23      	ble.n	8009fc8 <_strtod_l+0x440>
 8009f80:	2916      	cmp	r1, #22
 8009f82:	dc0b      	bgt.n	8009f9c <_strtod_l+0x414>
 8009f84:	4b69      	ldr	r3, [pc, #420]	; (800a12c <_strtod_l+0x5a4>)
 8009f86:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009f8a:	ed93 7b00 	vldr	d7, [r3]
 8009f8e:	ec49 8b16 	vmov	d6, r8, r9
 8009f92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009f96:	ec59 8b17 	vmov	r8, r9, d7
 8009f9a:	e639      	b.n	8009c10 <_strtod_l+0x88>
 8009f9c:	9806      	ldr	r0, [sp, #24]
 8009f9e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009fa2:	4281      	cmp	r1, r0
 8009fa4:	db1f      	blt.n	8009fe6 <_strtod_l+0x45e>
 8009fa6:	4a61      	ldr	r2, [pc, #388]	; (800a12c <_strtod_l+0x5a4>)
 8009fa8:	f1c3 030f 	rsb	r3, r3, #15
 8009fac:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009fb0:	ed91 7b00 	vldr	d7, [r1]
 8009fb4:	ec49 8b16 	vmov	d6, r8, r9
 8009fb8:	1ac3      	subs	r3, r0, r3
 8009fba:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009fbe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009fc2:	ed92 6b00 	vldr	d6, [r2]
 8009fc6:	e7e4      	b.n	8009f92 <_strtod_l+0x40a>
 8009fc8:	9906      	ldr	r1, [sp, #24]
 8009fca:	3116      	adds	r1, #22
 8009fcc:	db0b      	blt.n	8009fe6 <_strtod_l+0x45e>
 8009fce:	4b57      	ldr	r3, [pc, #348]	; (800a12c <_strtod_l+0x5a4>)
 8009fd0:	ebab 0505 	sub.w	r5, fp, r5
 8009fd4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009fd8:	ed95 7b00 	vldr	d7, [r5]
 8009fdc:	ec49 8b16 	vmov	d6, r8, r9
 8009fe0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009fe4:	e7d7      	b.n	8009f96 <_strtod_l+0x40e>
 8009fe6:	9906      	ldr	r1, [sp, #24]
 8009fe8:	1a9a      	subs	r2, r3, r2
 8009fea:	440a      	add	r2, r1
 8009fec:	2a00      	cmp	r2, #0
 8009fee:	dd74      	ble.n	800a0da <_strtod_l+0x552>
 8009ff0:	f012 000f 	ands.w	r0, r2, #15
 8009ff4:	d00a      	beq.n	800a00c <_strtod_l+0x484>
 8009ff6:	494d      	ldr	r1, [pc, #308]	; (800a12c <_strtod_l+0x5a4>)
 8009ff8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009ffc:	ed91 7b00 	vldr	d7, [r1]
 800a000:	ec49 8b16 	vmov	d6, r8, r9
 800a004:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a008:	ec59 8b17 	vmov	r8, r9, d7
 800a00c:	f032 020f 	bics.w	r2, r2, #15
 800a010:	d04f      	beq.n	800a0b2 <_strtod_l+0x52a>
 800a012:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800a016:	dd22      	ble.n	800a05e <_strtod_l+0x4d6>
 800a018:	2500      	movs	r5, #0
 800a01a:	462e      	mov	r6, r5
 800a01c:	950a      	str	r5, [sp, #40]	; 0x28
 800a01e:	462f      	mov	r7, r5
 800a020:	2322      	movs	r3, #34	; 0x22
 800a022:	f8df 9114 	ldr.w	r9, [pc, #276]	; 800a138 <_strtod_l+0x5b0>
 800a026:	6023      	str	r3, [r4, #0]
 800a028:	f04f 0800 	mov.w	r8, #0
 800a02c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f43f adee 	beq.w	8009c10 <_strtod_l+0x88>
 800a034:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a036:	4620      	mov	r0, r4
 800a038:	f002 f8d2 	bl	800c1e0 <_Bfree>
 800a03c:	4639      	mov	r1, r7
 800a03e:	4620      	mov	r0, r4
 800a040:	f002 f8ce 	bl	800c1e0 <_Bfree>
 800a044:	4631      	mov	r1, r6
 800a046:	4620      	mov	r0, r4
 800a048:	f002 f8ca 	bl	800c1e0 <_Bfree>
 800a04c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a04e:	4620      	mov	r0, r4
 800a050:	f002 f8c6 	bl	800c1e0 <_Bfree>
 800a054:	4629      	mov	r1, r5
 800a056:	4620      	mov	r0, r4
 800a058:	f002 f8c2 	bl	800c1e0 <_Bfree>
 800a05c:	e5d8      	b.n	8009c10 <_strtod_l+0x88>
 800a05e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800a062:	2000      	movs	r0, #0
 800a064:	4f32      	ldr	r7, [pc, #200]	; (800a130 <_strtod_l+0x5a8>)
 800a066:	1112      	asrs	r2, r2, #4
 800a068:	4601      	mov	r1, r0
 800a06a:	2a01      	cmp	r2, #1
 800a06c:	dc24      	bgt.n	800a0b8 <_strtod_l+0x530>
 800a06e:	b108      	cbz	r0, 800a074 <_strtod_l+0x4ec>
 800a070:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a074:	4a2e      	ldr	r2, [pc, #184]	; (800a130 <_strtod_l+0x5a8>)
 800a076:	482f      	ldr	r0, [pc, #188]	; (800a134 <_strtod_l+0x5ac>)
 800a078:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800a07c:	ed91 7b00 	vldr	d7, [r1]
 800a080:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a084:	ec49 8b16 	vmov	d6, r8, r9
 800a088:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a08c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a090:	9905      	ldr	r1, [sp, #20]
 800a092:	4a29      	ldr	r2, [pc, #164]	; (800a138 <_strtod_l+0x5b0>)
 800a094:	400a      	ands	r2, r1
 800a096:	4282      	cmp	r2, r0
 800a098:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a09c:	d8bc      	bhi.n	800a018 <_strtod_l+0x490>
 800a09e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800a0a2:	4282      	cmp	r2, r0
 800a0a4:	bf86      	itte	hi
 800a0a6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a13c <_strtod_l+0x5b4>
 800a0aa:	f04f 38ff 	movhi.w	r8, #4294967295
 800a0ae:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	9204      	str	r2, [sp, #16]
 800a0b6:	e07f      	b.n	800a1b8 <_strtod_l+0x630>
 800a0b8:	f012 0f01 	tst.w	r2, #1
 800a0bc:	d00a      	beq.n	800a0d4 <_strtod_l+0x54c>
 800a0be:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 800a0c2:	ed90 7b00 	vldr	d7, [r0]
 800a0c6:	ed9d 6b04 	vldr	d6, [sp, #16]
 800a0ca:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a0ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a0d2:	2001      	movs	r0, #1
 800a0d4:	3101      	adds	r1, #1
 800a0d6:	1052      	asrs	r2, r2, #1
 800a0d8:	e7c7      	b.n	800a06a <_strtod_l+0x4e2>
 800a0da:	d0ea      	beq.n	800a0b2 <_strtod_l+0x52a>
 800a0dc:	4252      	negs	r2, r2
 800a0de:	f012 000f 	ands.w	r0, r2, #15
 800a0e2:	d00a      	beq.n	800a0fa <_strtod_l+0x572>
 800a0e4:	4911      	ldr	r1, [pc, #68]	; (800a12c <_strtod_l+0x5a4>)
 800a0e6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a0ea:	ed91 7b00 	vldr	d7, [r1]
 800a0ee:	ec49 8b16 	vmov	d6, r8, r9
 800a0f2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a0f6:	ec59 8b17 	vmov	r8, r9, d7
 800a0fa:	1112      	asrs	r2, r2, #4
 800a0fc:	d0d9      	beq.n	800a0b2 <_strtod_l+0x52a>
 800a0fe:	2a1f      	cmp	r2, #31
 800a100:	dd1e      	ble.n	800a140 <_strtod_l+0x5b8>
 800a102:	2500      	movs	r5, #0
 800a104:	462e      	mov	r6, r5
 800a106:	950a      	str	r5, [sp, #40]	; 0x28
 800a108:	462f      	mov	r7, r5
 800a10a:	2322      	movs	r3, #34	; 0x22
 800a10c:	f04f 0800 	mov.w	r8, #0
 800a110:	f04f 0900 	mov.w	r9, #0
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	e789      	b.n	800a02c <_strtod_l+0x4a4>
 800a118:	0800dba5 	.word	0x0800dba5
 800a11c:	0800dbe8 	.word	0x0800dbe8
 800a120:	0800db9d 	.word	0x0800db9d
 800a124:	0800dd2c 	.word	0x0800dd2c
 800a128:	0800e048 	.word	0x0800e048
 800a12c:	0800df28 	.word	0x0800df28
 800a130:	0800df00 	.word	0x0800df00
 800a134:	7ca00000 	.word	0x7ca00000
 800a138:	7ff00000 	.word	0x7ff00000
 800a13c:	7fefffff 	.word	0x7fefffff
 800a140:	f012 0110 	ands.w	r1, r2, #16
 800a144:	bf18      	it	ne
 800a146:	216a      	movne	r1, #106	; 0x6a
 800a148:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a14c:	9104      	str	r1, [sp, #16]
 800a14e:	49c0      	ldr	r1, [pc, #768]	; (800a450 <_strtod_l+0x8c8>)
 800a150:	2000      	movs	r0, #0
 800a152:	07d7      	lsls	r7, r2, #31
 800a154:	d508      	bpl.n	800a168 <_strtod_l+0x5e0>
 800a156:	ed9d 6b08 	vldr	d6, [sp, #32]
 800a15a:	ed91 7b00 	vldr	d7, [r1]
 800a15e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a162:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a166:	2001      	movs	r0, #1
 800a168:	1052      	asrs	r2, r2, #1
 800a16a:	f101 0108 	add.w	r1, r1, #8
 800a16e:	d1f0      	bne.n	800a152 <_strtod_l+0x5ca>
 800a170:	b108      	cbz	r0, 800a176 <_strtod_l+0x5ee>
 800a172:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800a176:	9a04      	ldr	r2, [sp, #16]
 800a178:	b1ba      	cbz	r2, 800a1aa <_strtod_l+0x622>
 800a17a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a17e:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 800a182:	2a00      	cmp	r2, #0
 800a184:	4649      	mov	r1, r9
 800a186:	dd10      	ble.n	800a1aa <_strtod_l+0x622>
 800a188:	2a1f      	cmp	r2, #31
 800a18a:	f340 8132 	ble.w	800a3f2 <_strtod_l+0x86a>
 800a18e:	2a34      	cmp	r2, #52	; 0x34
 800a190:	bfde      	ittt	le
 800a192:	3a20      	suble	r2, #32
 800a194:	f04f 30ff 	movle.w	r0, #4294967295
 800a198:	fa00 f202 	lslle.w	r2, r0, r2
 800a19c:	f04f 0800 	mov.w	r8, #0
 800a1a0:	bfcc      	ite	gt
 800a1a2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a1a6:	ea02 0901 	andle.w	r9, r2, r1
 800a1aa:	ec49 8b17 	vmov	d7, r8, r9
 800a1ae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a1b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1b6:	d0a4      	beq.n	800a102 <_strtod_l+0x57a>
 800a1b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1ba:	9200      	str	r2, [sp, #0]
 800a1bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a1be:	4632      	mov	r2, r6
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f002 f879 	bl	800c2b8 <__s2b>
 800a1c6:	900a      	str	r0, [sp, #40]	; 0x28
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	f43f af25 	beq.w	800a018 <_strtod_l+0x490>
 800a1ce:	9b06      	ldr	r3, [sp, #24]
 800a1d0:	ebab 0505 	sub.w	r5, fp, r5
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	bfb4      	ite	lt
 800a1d8:	462b      	movlt	r3, r5
 800a1da:	2300      	movge	r3, #0
 800a1dc:	930c      	str	r3, [sp, #48]	; 0x30
 800a1de:	9b06      	ldr	r3, [sp, #24]
 800a1e0:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800a438 <_strtod_l+0x8b0>
 800a1e4:	ed9f ab96 	vldr	d10, [pc, #600]	; 800a440 <_strtod_l+0x8b8>
 800a1e8:	ed9f bb97 	vldr	d11, [pc, #604]	; 800a448 <_strtod_l+0x8c0>
 800a1ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a1f0:	2500      	movs	r5, #0
 800a1f2:	9312      	str	r3, [sp, #72]	; 0x48
 800a1f4:	462e      	mov	r6, r5
 800a1f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	6859      	ldr	r1, [r3, #4]
 800a1fc:	f001 ffb0 	bl	800c160 <_Balloc>
 800a200:	4607      	mov	r7, r0
 800a202:	2800      	cmp	r0, #0
 800a204:	f43f af0c 	beq.w	800a020 <_strtod_l+0x498>
 800a208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a20a:	691a      	ldr	r2, [r3, #16]
 800a20c:	3202      	adds	r2, #2
 800a20e:	f103 010c 	add.w	r1, r3, #12
 800a212:	0092      	lsls	r2, r2, #2
 800a214:	300c      	adds	r0, #12
 800a216:	f001 ff95 	bl	800c144 <memcpy>
 800a21a:	ec49 8b10 	vmov	d0, r8, r9
 800a21e:	aa1a      	add	r2, sp, #104	; 0x68
 800a220:	a919      	add	r1, sp, #100	; 0x64
 800a222:	4620      	mov	r0, r4
 800a224:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a228:	f002 fb82 	bl	800c930 <__d2b>
 800a22c:	9018      	str	r0, [sp, #96]	; 0x60
 800a22e:	2800      	cmp	r0, #0
 800a230:	f43f aef6 	beq.w	800a020 <_strtod_l+0x498>
 800a234:	2101      	movs	r1, #1
 800a236:	4620      	mov	r0, r4
 800a238:	f002 f8d8 	bl	800c3ec <__i2b>
 800a23c:	4606      	mov	r6, r0
 800a23e:	2800      	cmp	r0, #0
 800a240:	f43f aeee 	beq.w	800a020 <_strtod_l+0x498>
 800a244:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a246:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a248:	2b00      	cmp	r3, #0
 800a24a:	bfab      	itete	ge
 800a24c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a24e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a250:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800a254:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 800a258:	bfac      	ite	ge
 800a25a:	eb03 0b02 	addge.w	fp, r3, r2
 800a25e:	eba2 0a03 	sublt.w	sl, r2, r3
 800a262:	9a04      	ldr	r2, [sp, #16]
 800a264:	1a9b      	subs	r3, r3, r2
 800a266:	440b      	add	r3, r1
 800a268:	4a7a      	ldr	r2, [pc, #488]	; (800a454 <_strtod_l+0x8cc>)
 800a26a:	3b01      	subs	r3, #1
 800a26c:	4293      	cmp	r3, r2
 800a26e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800a272:	f280 80d1 	bge.w	800a418 <_strtod_l+0x890>
 800a276:	1ad2      	subs	r2, r2, r3
 800a278:	2a1f      	cmp	r2, #31
 800a27a:	eba1 0102 	sub.w	r1, r1, r2
 800a27e:	f04f 0001 	mov.w	r0, #1
 800a282:	f300 80bd 	bgt.w	800a400 <_strtod_l+0x878>
 800a286:	fa00 f302 	lsl.w	r3, r0, r2
 800a28a:	930e      	str	r3, [sp, #56]	; 0x38
 800a28c:	2300      	movs	r3, #0
 800a28e:	930d      	str	r3, [sp, #52]	; 0x34
 800a290:	eb0b 0301 	add.w	r3, fp, r1
 800a294:	9a04      	ldr	r2, [sp, #16]
 800a296:	459b      	cmp	fp, r3
 800a298:	448a      	add	sl, r1
 800a29a:	4492      	add	sl, r2
 800a29c:	465a      	mov	r2, fp
 800a29e:	bfa8      	it	ge
 800a2a0:	461a      	movge	r2, r3
 800a2a2:	4552      	cmp	r2, sl
 800a2a4:	bfa8      	it	ge
 800a2a6:	4652      	movge	r2, sl
 800a2a8:	2a00      	cmp	r2, #0
 800a2aa:	bfc2      	ittt	gt
 800a2ac:	1a9b      	subgt	r3, r3, r2
 800a2ae:	ebaa 0a02 	subgt.w	sl, sl, r2
 800a2b2:	ebab 0b02 	subgt.w	fp, fp, r2
 800a2b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2b8:	2a00      	cmp	r2, #0
 800a2ba:	dd18      	ble.n	800a2ee <_strtod_l+0x766>
 800a2bc:	4631      	mov	r1, r6
 800a2be:	4620      	mov	r0, r4
 800a2c0:	9315      	str	r3, [sp, #84]	; 0x54
 800a2c2:	f002 f94f 	bl	800c564 <__pow5mult>
 800a2c6:	4606      	mov	r6, r0
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	f43f aea9 	beq.w	800a020 <_strtod_l+0x498>
 800a2ce:	4601      	mov	r1, r0
 800a2d0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	f002 f8a0 	bl	800c418 <__multiply>
 800a2d8:	9014      	str	r0, [sp, #80]	; 0x50
 800a2da:	2800      	cmp	r0, #0
 800a2dc:	f43f aea0 	beq.w	800a020 <_strtod_l+0x498>
 800a2e0:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	f001 ff7c 	bl	800c1e0 <_Bfree>
 800a2e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a2ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2ec:	9218      	str	r2, [sp, #96]	; 0x60
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f300 8097 	bgt.w	800a422 <_strtod_l+0x89a>
 800a2f4:	9b06      	ldr	r3, [sp, #24]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	dd08      	ble.n	800a30c <_strtod_l+0x784>
 800a2fa:	4639      	mov	r1, r7
 800a2fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a2fe:	4620      	mov	r0, r4
 800a300:	f002 f930 	bl	800c564 <__pow5mult>
 800a304:	4607      	mov	r7, r0
 800a306:	2800      	cmp	r0, #0
 800a308:	f43f ae8a 	beq.w	800a020 <_strtod_l+0x498>
 800a30c:	f1ba 0f00 	cmp.w	sl, #0
 800a310:	dd08      	ble.n	800a324 <_strtod_l+0x79c>
 800a312:	4639      	mov	r1, r7
 800a314:	4652      	mov	r2, sl
 800a316:	4620      	mov	r0, r4
 800a318:	f002 f97e 	bl	800c618 <__lshift>
 800a31c:	4607      	mov	r7, r0
 800a31e:	2800      	cmp	r0, #0
 800a320:	f43f ae7e 	beq.w	800a020 <_strtod_l+0x498>
 800a324:	f1bb 0f00 	cmp.w	fp, #0
 800a328:	dd08      	ble.n	800a33c <_strtod_l+0x7b4>
 800a32a:	4631      	mov	r1, r6
 800a32c:	465a      	mov	r2, fp
 800a32e:	4620      	mov	r0, r4
 800a330:	f002 f972 	bl	800c618 <__lshift>
 800a334:	4606      	mov	r6, r0
 800a336:	2800      	cmp	r0, #0
 800a338:	f43f ae72 	beq.w	800a020 <_strtod_l+0x498>
 800a33c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a33e:	463a      	mov	r2, r7
 800a340:	4620      	mov	r0, r4
 800a342:	f002 f9f1 	bl	800c728 <__mdiff>
 800a346:	4605      	mov	r5, r0
 800a348:	2800      	cmp	r0, #0
 800a34a:	f43f ae69 	beq.w	800a020 <_strtod_l+0x498>
 800a34e:	2300      	movs	r3, #0
 800a350:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800a354:	60c3      	str	r3, [r0, #12]
 800a356:	4631      	mov	r1, r6
 800a358:	f002 f9ca 	bl	800c6f0 <__mcmp>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	da7f      	bge.n	800a460 <_strtod_l+0x8d8>
 800a360:	ea5a 0308 	orrs.w	r3, sl, r8
 800a364:	f040 80a5 	bne.w	800a4b2 <_strtod_l+0x92a>
 800a368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f040 80a0 	bne.w	800a4b2 <_strtod_l+0x92a>
 800a372:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a376:	0d1b      	lsrs	r3, r3, #20
 800a378:	051b      	lsls	r3, r3, #20
 800a37a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a37e:	f240 8098 	bls.w	800a4b2 <_strtod_l+0x92a>
 800a382:	696b      	ldr	r3, [r5, #20]
 800a384:	b91b      	cbnz	r3, 800a38e <_strtod_l+0x806>
 800a386:	692b      	ldr	r3, [r5, #16]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	f340 8092 	ble.w	800a4b2 <_strtod_l+0x92a>
 800a38e:	4629      	mov	r1, r5
 800a390:	2201      	movs	r2, #1
 800a392:	4620      	mov	r0, r4
 800a394:	f002 f940 	bl	800c618 <__lshift>
 800a398:	4631      	mov	r1, r6
 800a39a:	4605      	mov	r5, r0
 800a39c:	f002 f9a8 	bl	800c6f0 <__mcmp>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	f340 8086 	ble.w	800a4b2 <_strtod_l+0x92a>
 800a3a6:	9904      	ldr	r1, [sp, #16]
 800a3a8:	4a2b      	ldr	r2, [pc, #172]	; (800a458 <_strtod_l+0x8d0>)
 800a3aa:	464b      	mov	r3, r9
 800a3ac:	2900      	cmp	r1, #0
 800a3ae:	f000 80a1 	beq.w	800a4f4 <_strtod_l+0x96c>
 800a3b2:	ea02 0109 	and.w	r1, r2, r9
 800a3b6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a3ba:	f300 809b 	bgt.w	800a4f4 <_strtod_l+0x96c>
 800a3be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a3c2:	f77f aea2 	ble.w	800a10a <_strtod_l+0x582>
 800a3c6:	4a25      	ldr	r2, [pc, #148]	; (800a45c <_strtod_l+0x8d4>)
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a3ce:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800a3d2:	ec49 8b17 	vmov	d7, r8, r9
 800a3d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a3da:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a3de:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	bf08      	it	eq
 800a3e6:	2322      	moveq	r3, #34	; 0x22
 800a3e8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a3ec:	bf08      	it	eq
 800a3ee:	6023      	streq	r3, [r4, #0]
 800a3f0:	e620      	b.n	800a034 <_strtod_l+0x4ac>
 800a3f2:	f04f 31ff 	mov.w	r1, #4294967295
 800a3f6:	fa01 f202 	lsl.w	r2, r1, r2
 800a3fa:	ea02 0808 	and.w	r8, r2, r8
 800a3fe:	e6d4      	b.n	800a1aa <_strtod_l+0x622>
 800a400:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800a404:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a408:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800a40c:	33e2      	adds	r3, #226	; 0xe2
 800a40e:	fa00 f303 	lsl.w	r3, r0, r3
 800a412:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800a416:	e73b      	b.n	800a290 <_strtod_l+0x708>
 800a418:	2000      	movs	r0, #0
 800a41a:	2301      	movs	r3, #1
 800a41c:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 800a420:	e736      	b.n	800a290 <_strtod_l+0x708>
 800a422:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a424:	461a      	mov	r2, r3
 800a426:	4620      	mov	r0, r4
 800a428:	f002 f8f6 	bl	800c618 <__lshift>
 800a42c:	9018      	str	r0, [sp, #96]	; 0x60
 800a42e:	2800      	cmp	r0, #0
 800a430:	f47f af60 	bne.w	800a2f4 <_strtod_l+0x76c>
 800a434:	e5f4      	b.n	800a020 <_strtod_l+0x498>
 800a436:	bf00      	nop
 800a438:	94a03595 	.word	0x94a03595
 800a43c:	3fcfffff 	.word	0x3fcfffff
 800a440:	94a03595 	.word	0x94a03595
 800a444:	3fdfffff 	.word	0x3fdfffff
 800a448:	35afe535 	.word	0x35afe535
 800a44c:	3fe00000 	.word	0x3fe00000
 800a450:	0800dc00 	.word	0x0800dc00
 800a454:	fffffc02 	.word	0xfffffc02
 800a458:	7ff00000 	.word	0x7ff00000
 800a45c:	39500000 	.word	0x39500000
 800a460:	46cb      	mov	fp, r9
 800a462:	d165      	bne.n	800a530 <_strtod_l+0x9a8>
 800a464:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a468:	f1ba 0f00 	cmp.w	sl, #0
 800a46c:	d02a      	beq.n	800a4c4 <_strtod_l+0x93c>
 800a46e:	4aaa      	ldr	r2, [pc, #680]	; (800a718 <_strtod_l+0xb90>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d12b      	bne.n	800a4cc <_strtod_l+0x944>
 800a474:	9b04      	ldr	r3, [sp, #16]
 800a476:	4641      	mov	r1, r8
 800a478:	b1fb      	cbz	r3, 800a4ba <_strtod_l+0x932>
 800a47a:	4aa8      	ldr	r2, [pc, #672]	; (800a71c <_strtod_l+0xb94>)
 800a47c:	ea09 0202 	and.w	r2, r9, r2
 800a480:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a484:	f04f 30ff 	mov.w	r0, #4294967295
 800a488:	d81a      	bhi.n	800a4c0 <_strtod_l+0x938>
 800a48a:	0d12      	lsrs	r2, r2, #20
 800a48c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a490:	fa00 f303 	lsl.w	r3, r0, r3
 800a494:	4299      	cmp	r1, r3
 800a496:	d119      	bne.n	800a4cc <_strtod_l+0x944>
 800a498:	4ba1      	ldr	r3, [pc, #644]	; (800a720 <_strtod_l+0xb98>)
 800a49a:	459b      	cmp	fp, r3
 800a49c:	d102      	bne.n	800a4a4 <_strtod_l+0x91c>
 800a49e:	3101      	adds	r1, #1
 800a4a0:	f43f adbe 	beq.w	800a020 <_strtod_l+0x498>
 800a4a4:	4b9d      	ldr	r3, [pc, #628]	; (800a71c <_strtod_l+0xb94>)
 800a4a6:	ea0b 0303 	and.w	r3, fp, r3
 800a4aa:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a4ae:	f04f 0800 	mov.w	r8, #0
 800a4b2:	9b04      	ldr	r3, [sp, #16]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d186      	bne.n	800a3c6 <_strtod_l+0x83e>
 800a4b8:	e5bc      	b.n	800a034 <_strtod_l+0x4ac>
 800a4ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a4be:	e7e9      	b.n	800a494 <_strtod_l+0x90c>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	e7e7      	b.n	800a494 <_strtod_l+0x90c>
 800a4c4:	ea53 0308 	orrs.w	r3, r3, r8
 800a4c8:	f43f af6d 	beq.w	800a3a6 <_strtod_l+0x81e>
 800a4cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ce:	b1db      	cbz	r3, 800a508 <_strtod_l+0x980>
 800a4d0:	ea13 0f0b 	tst.w	r3, fp
 800a4d4:	d0ed      	beq.n	800a4b2 <_strtod_l+0x92a>
 800a4d6:	9a04      	ldr	r2, [sp, #16]
 800a4d8:	4640      	mov	r0, r8
 800a4da:	4649      	mov	r1, r9
 800a4dc:	f1ba 0f00 	cmp.w	sl, #0
 800a4e0:	d016      	beq.n	800a510 <_strtod_l+0x988>
 800a4e2:	f7ff fb35 	bl	8009b50 <sulp>
 800a4e6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a4ea:	ee37 7b00 	vadd.f64	d7, d7, d0
 800a4ee:	ec59 8b17 	vmov	r8, r9, d7
 800a4f2:	e7de      	b.n	800a4b2 <_strtod_l+0x92a>
 800a4f4:	4013      	ands	r3, r2
 800a4f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a4fa:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a4fe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a502:	f04f 38ff 	mov.w	r8, #4294967295
 800a506:	e7d4      	b.n	800a4b2 <_strtod_l+0x92a>
 800a508:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a50a:	ea13 0f08 	tst.w	r3, r8
 800a50e:	e7e1      	b.n	800a4d4 <_strtod_l+0x94c>
 800a510:	f7ff fb1e 	bl	8009b50 <sulp>
 800a514:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a518:	ee37 7b40 	vsub.f64	d7, d7, d0
 800a51c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a520:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a528:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800a52c:	d1c1      	bne.n	800a4b2 <_strtod_l+0x92a>
 800a52e:	e5ec      	b.n	800a10a <_strtod_l+0x582>
 800a530:	4631      	mov	r1, r6
 800a532:	4628      	mov	r0, r5
 800a534:	f002 fa58 	bl	800c9e8 <__ratio>
 800a538:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800a53c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a544:	d867      	bhi.n	800a616 <_strtod_l+0xa8e>
 800a546:	f1ba 0f00 	cmp.w	sl, #0
 800a54a:	d044      	beq.n	800a5d6 <_strtod_l+0xa4e>
 800a54c:	4b75      	ldr	r3, [pc, #468]	; (800a724 <_strtod_l+0xb9c>)
 800a54e:	2200      	movs	r2, #0
 800a550:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800a554:	4971      	ldr	r1, [pc, #452]	; (800a71c <_strtod_l+0xb94>)
 800a556:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a730 <_strtod_l+0xba8>
 800a55a:	ea0b 0001 	and.w	r0, fp, r1
 800a55e:	4560      	cmp	r0, ip
 800a560:	900d      	str	r0, [sp, #52]	; 0x34
 800a562:	f040 808b 	bne.w	800a67c <_strtod_l+0xaf4>
 800a566:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a56a:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800a56e:	ec49 8b10 	vmov	d0, r8, r9
 800a572:	ec43 2b1c 	vmov	d12, r2, r3
 800a576:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a57a:	f002 f95d 	bl	800c838 <__ulp>
 800a57e:	ec49 8b1d 	vmov	d13, r8, r9
 800a582:	eeac db00 	vfma.f64	d13, d12, d0
 800a586:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800a58a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a58c:	4963      	ldr	r1, [pc, #396]	; (800a71c <_strtod_l+0xb94>)
 800a58e:	4a66      	ldr	r2, [pc, #408]	; (800a728 <_strtod_l+0xba0>)
 800a590:	4019      	ands	r1, r3
 800a592:	4291      	cmp	r1, r2
 800a594:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800a598:	d947      	bls.n	800a62a <_strtod_l+0xaa2>
 800a59a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a59c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d103      	bne.n	800a5ac <_strtod_l+0xa24>
 800a5a4:	9b08      	ldr	r3, [sp, #32]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	f43f ad3a 	beq.w	800a020 <_strtod_l+0x498>
 800a5ac:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a720 <_strtod_l+0xb98>
 800a5b0:	f04f 38ff 	mov.w	r8, #4294967295
 800a5b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f001 fe12 	bl	800c1e0 <_Bfree>
 800a5bc:	4639      	mov	r1, r7
 800a5be:	4620      	mov	r0, r4
 800a5c0:	f001 fe0e 	bl	800c1e0 <_Bfree>
 800a5c4:	4631      	mov	r1, r6
 800a5c6:	4620      	mov	r0, r4
 800a5c8:	f001 fe0a 	bl	800c1e0 <_Bfree>
 800a5cc:	4629      	mov	r1, r5
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f001 fe06 	bl	800c1e0 <_Bfree>
 800a5d4:	e60f      	b.n	800a1f6 <_strtod_l+0x66e>
 800a5d6:	f1b8 0f00 	cmp.w	r8, #0
 800a5da:	d112      	bne.n	800a602 <_strtod_l+0xa7a>
 800a5dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a5e0:	b9b3      	cbnz	r3, 800a610 <_strtod_l+0xa88>
 800a5e2:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a5e6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a5ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ee:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a5f2:	d401      	bmi.n	800a5f8 <_strtod_l+0xa70>
 800a5f4:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a5f8:	eeb1 7b48 	vneg.f64	d7, d8
 800a5fc:	ec53 2b17 	vmov	r2, r3, d7
 800a600:	e7a8      	b.n	800a554 <_strtod_l+0x9cc>
 800a602:	f1b8 0f01 	cmp.w	r8, #1
 800a606:	d103      	bne.n	800a610 <_strtod_l+0xa88>
 800a608:	f1b9 0f00 	cmp.w	r9, #0
 800a60c:	f43f ad7d 	beq.w	800a10a <_strtod_l+0x582>
 800a610:	4b46      	ldr	r3, [pc, #280]	; (800a72c <_strtod_l+0xba4>)
 800a612:	2200      	movs	r2, #0
 800a614:	e79c      	b.n	800a550 <_strtod_l+0x9c8>
 800a616:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a61a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a61e:	f1ba 0f00 	cmp.w	sl, #0
 800a622:	d0e9      	beq.n	800a5f8 <_strtod_l+0xa70>
 800a624:	ec53 2b18 	vmov	r2, r3, d8
 800a628:	e794      	b.n	800a554 <_strtod_l+0x9cc>
 800a62a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a62e:	9b04      	ldr	r3, [sp, #16]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d1bf      	bne.n	800a5b4 <_strtod_l+0xa2c>
 800a634:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a638:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a63a:	0d1b      	lsrs	r3, r3, #20
 800a63c:	051b      	lsls	r3, r3, #20
 800a63e:	429a      	cmp	r2, r3
 800a640:	d1b8      	bne.n	800a5b4 <_strtod_l+0xa2c>
 800a642:	ec51 0b18 	vmov	r0, r1, d8
 800a646:	f7f6 f827 	bl	8000698 <__aeabi_d2lz>
 800a64a:	f7f5 ffdf 	bl	800060c <__aeabi_l2d>
 800a64e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a652:	ec41 0b17 	vmov	d7, r0, r1
 800a656:	ea43 0308 	orr.w	r3, r3, r8
 800a65a:	ea53 030a 	orrs.w	r3, r3, sl
 800a65e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800a662:	d03e      	beq.n	800a6e2 <_strtod_l+0xb5a>
 800a664:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a66c:	f53f ace2 	bmi.w	800a034 <_strtod_l+0x4ac>
 800a670:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a678:	dd9c      	ble.n	800a5b4 <_strtod_l+0xa2c>
 800a67a:	e4db      	b.n	800a034 <_strtod_l+0x4ac>
 800a67c:	9904      	ldr	r1, [sp, #16]
 800a67e:	b301      	cbz	r1, 800a6c2 <_strtod_l+0xb3a>
 800a680:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a682:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a686:	d81c      	bhi.n	800a6c2 <_strtod_l+0xb3a>
 800a688:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a710 <_strtod_l+0xb88>
 800a68c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a694:	d811      	bhi.n	800a6ba <_strtod_l+0xb32>
 800a696:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800a69a:	ee18 3a10 	vmov	r3, s16
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	bf38      	it	cc
 800a6a2:	2301      	movcc	r3, #1
 800a6a4:	ee08 3a10 	vmov	s16, r3
 800a6a8:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800a6ac:	f1ba 0f00 	cmp.w	sl, #0
 800a6b0:	d114      	bne.n	800a6dc <_strtod_l+0xb54>
 800a6b2:	eeb1 7b48 	vneg.f64	d7, d8
 800a6b6:	ec53 2b17 	vmov	r2, r3, d7
 800a6ba:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a6bc:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a6c0:	1a0b      	subs	r3, r1, r0
 800a6c2:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a6c6:	ec43 2b1c 	vmov	d12, r2, r3
 800a6ca:	f002 f8b5 	bl	800c838 <__ulp>
 800a6ce:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a6d2:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a6d6:	ec59 8b17 	vmov	r8, r9, d7
 800a6da:	e7a8      	b.n	800a62e <_strtod_l+0xaa6>
 800a6dc:	ec53 2b18 	vmov	r2, r3, d8
 800a6e0:	e7eb      	b.n	800a6ba <_strtod_l+0xb32>
 800a6e2:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ea:	f57f af63 	bpl.w	800a5b4 <_strtod_l+0xa2c>
 800a6ee:	e4a1      	b.n	800a034 <_strtod_l+0x4ac>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a6f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a6f8:	6013      	str	r3, [r2, #0]
 800a6fa:	f7ff ba8d 	b.w	8009c18 <_strtod_l+0x90>
 800a6fe:	2a65      	cmp	r2, #101	; 0x65
 800a700:	f43f ab89 	beq.w	8009e16 <_strtod_l+0x28e>
 800a704:	2a45      	cmp	r2, #69	; 0x45
 800a706:	f43f ab86 	beq.w	8009e16 <_strtod_l+0x28e>
 800a70a:	2101      	movs	r1, #1
 800a70c:	f7ff bbbe 	b.w	8009e8c <_strtod_l+0x304>
 800a710:	ffc00000 	.word	0xffc00000
 800a714:	41dfffff 	.word	0x41dfffff
 800a718:	000fffff 	.word	0x000fffff
 800a71c:	7ff00000 	.word	0x7ff00000
 800a720:	7fefffff 	.word	0x7fefffff
 800a724:	3ff00000 	.word	0x3ff00000
 800a728:	7c9fffff 	.word	0x7c9fffff
 800a72c:	bff00000 	.word	0xbff00000
 800a730:	7fe00000 	.word	0x7fe00000

0800a734 <_strtod_r>:
 800a734:	4b01      	ldr	r3, [pc, #4]	; (800a73c <_strtod_r+0x8>)
 800a736:	f7ff ba27 	b.w	8009b88 <_strtod_l>
 800a73a:	bf00      	nop
 800a73c:	20000078 	.word	0x20000078

0800a740 <_strtol_l.isra.0>:
 800a740:	2b01      	cmp	r3, #1
 800a742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a746:	d001      	beq.n	800a74c <_strtol_l.isra.0+0xc>
 800a748:	2b24      	cmp	r3, #36	; 0x24
 800a74a:	d906      	bls.n	800a75a <_strtol_l.isra.0+0x1a>
 800a74c:	f7fe fabe 	bl	8008ccc <__errno>
 800a750:	2316      	movs	r3, #22
 800a752:	6003      	str	r3, [r0, #0]
 800a754:	2000      	movs	r0, #0
 800a756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a75a:	4f3a      	ldr	r7, [pc, #232]	; (800a844 <_strtol_l.isra.0+0x104>)
 800a75c:	468e      	mov	lr, r1
 800a75e:	4676      	mov	r6, lr
 800a760:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a764:	5de5      	ldrb	r5, [r4, r7]
 800a766:	f015 0508 	ands.w	r5, r5, #8
 800a76a:	d1f8      	bne.n	800a75e <_strtol_l.isra.0+0x1e>
 800a76c:	2c2d      	cmp	r4, #45	; 0x2d
 800a76e:	d134      	bne.n	800a7da <_strtol_l.isra.0+0x9a>
 800a770:	f89e 4000 	ldrb.w	r4, [lr]
 800a774:	f04f 0801 	mov.w	r8, #1
 800a778:	f106 0e02 	add.w	lr, r6, #2
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d05c      	beq.n	800a83a <_strtol_l.isra.0+0xfa>
 800a780:	2b10      	cmp	r3, #16
 800a782:	d10c      	bne.n	800a79e <_strtol_l.isra.0+0x5e>
 800a784:	2c30      	cmp	r4, #48	; 0x30
 800a786:	d10a      	bne.n	800a79e <_strtol_l.isra.0+0x5e>
 800a788:	f89e 4000 	ldrb.w	r4, [lr]
 800a78c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a790:	2c58      	cmp	r4, #88	; 0x58
 800a792:	d14d      	bne.n	800a830 <_strtol_l.isra.0+0xf0>
 800a794:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a798:	2310      	movs	r3, #16
 800a79a:	f10e 0e02 	add.w	lr, lr, #2
 800a79e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a7a2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a7a6:	2600      	movs	r6, #0
 800a7a8:	fbbc f9f3 	udiv	r9, ip, r3
 800a7ac:	4635      	mov	r5, r6
 800a7ae:	fb03 ca19 	mls	sl, r3, r9, ip
 800a7b2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a7b6:	2f09      	cmp	r7, #9
 800a7b8:	d818      	bhi.n	800a7ec <_strtol_l.isra.0+0xac>
 800a7ba:	463c      	mov	r4, r7
 800a7bc:	42a3      	cmp	r3, r4
 800a7be:	dd24      	ble.n	800a80a <_strtol_l.isra.0+0xca>
 800a7c0:	2e00      	cmp	r6, #0
 800a7c2:	db1f      	blt.n	800a804 <_strtol_l.isra.0+0xc4>
 800a7c4:	45a9      	cmp	r9, r5
 800a7c6:	d31d      	bcc.n	800a804 <_strtol_l.isra.0+0xc4>
 800a7c8:	d101      	bne.n	800a7ce <_strtol_l.isra.0+0x8e>
 800a7ca:	45a2      	cmp	sl, r4
 800a7cc:	db1a      	blt.n	800a804 <_strtol_l.isra.0+0xc4>
 800a7ce:	fb05 4503 	mla	r5, r5, r3, r4
 800a7d2:	2601      	movs	r6, #1
 800a7d4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a7d8:	e7eb      	b.n	800a7b2 <_strtol_l.isra.0+0x72>
 800a7da:	2c2b      	cmp	r4, #43	; 0x2b
 800a7dc:	bf08      	it	eq
 800a7de:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a7e2:	46a8      	mov	r8, r5
 800a7e4:	bf08      	it	eq
 800a7e6:	f106 0e02 	addeq.w	lr, r6, #2
 800a7ea:	e7c7      	b.n	800a77c <_strtol_l.isra.0+0x3c>
 800a7ec:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a7f0:	2f19      	cmp	r7, #25
 800a7f2:	d801      	bhi.n	800a7f8 <_strtol_l.isra.0+0xb8>
 800a7f4:	3c37      	subs	r4, #55	; 0x37
 800a7f6:	e7e1      	b.n	800a7bc <_strtol_l.isra.0+0x7c>
 800a7f8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a7fc:	2f19      	cmp	r7, #25
 800a7fe:	d804      	bhi.n	800a80a <_strtol_l.isra.0+0xca>
 800a800:	3c57      	subs	r4, #87	; 0x57
 800a802:	e7db      	b.n	800a7bc <_strtol_l.isra.0+0x7c>
 800a804:	f04f 36ff 	mov.w	r6, #4294967295
 800a808:	e7e4      	b.n	800a7d4 <_strtol_l.isra.0+0x94>
 800a80a:	2e00      	cmp	r6, #0
 800a80c:	da05      	bge.n	800a81a <_strtol_l.isra.0+0xda>
 800a80e:	2322      	movs	r3, #34	; 0x22
 800a810:	6003      	str	r3, [r0, #0]
 800a812:	4665      	mov	r5, ip
 800a814:	b942      	cbnz	r2, 800a828 <_strtol_l.isra.0+0xe8>
 800a816:	4628      	mov	r0, r5
 800a818:	e79d      	b.n	800a756 <_strtol_l.isra.0+0x16>
 800a81a:	f1b8 0f00 	cmp.w	r8, #0
 800a81e:	d000      	beq.n	800a822 <_strtol_l.isra.0+0xe2>
 800a820:	426d      	negs	r5, r5
 800a822:	2a00      	cmp	r2, #0
 800a824:	d0f7      	beq.n	800a816 <_strtol_l.isra.0+0xd6>
 800a826:	b10e      	cbz	r6, 800a82c <_strtol_l.isra.0+0xec>
 800a828:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a82c:	6011      	str	r1, [r2, #0]
 800a82e:	e7f2      	b.n	800a816 <_strtol_l.isra.0+0xd6>
 800a830:	2430      	movs	r4, #48	; 0x30
 800a832:	2b00      	cmp	r3, #0
 800a834:	d1b3      	bne.n	800a79e <_strtol_l.isra.0+0x5e>
 800a836:	2308      	movs	r3, #8
 800a838:	e7b1      	b.n	800a79e <_strtol_l.isra.0+0x5e>
 800a83a:	2c30      	cmp	r4, #48	; 0x30
 800a83c:	d0a4      	beq.n	800a788 <_strtol_l.isra.0+0x48>
 800a83e:	230a      	movs	r3, #10
 800a840:	e7ad      	b.n	800a79e <_strtol_l.isra.0+0x5e>
 800a842:	bf00      	nop
 800a844:	0800dc29 	.word	0x0800dc29

0800a848 <_strtol_r>:
 800a848:	f7ff bf7a 	b.w	800a740 <_strtol_l.isra.0>

0800a84c <__swbuf_r>:
 800a84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a84e:	460e      	mov	r6, r1
 800a850:	4614      	mov	r4, r2
 800a852:	4605      	mov	r5, r0
 800a854:	b118      	cbz	r0, 800a85e <__swbuf_r+0x12>
 800a856:	6983      	ldr	r3, [r0, #24]
 800a858:	b90b      	cbnz	r3, 800a85e <__swbuf_r+0x12>
 800a85a:	f000 ffe1 	bl	800b820 <__sinit>
 800a85e:	4b21      	ldr	r3, [pc, #132]	; (800a8e4 <__swbuf_r+0x98>)
 800a860:	429c      	cmp	r4, r3
 800a862:	d12b      	bne.n	800a8bc <__swbuf_r+0x70>
 800a864:	686c      	ldr	r4, [r5, #4]
 800a866:	69a3      	ldr	r3, [r4, #24]
 800a868:	60a3      	str	r3, [r4, #8]
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	071a      	lsls	r2, r3, #28
 800a86e:	d52f      	bpl.n	800a8d0 <__swbuf_r+0x84>
 800a870:	6923      	ldr	r3, [r4, #16]
 800a872:	b36b      	cbz	r3, 800a8d0 <__swbuf_r+0x84>
 800a874:	6923      	ldr	r3, [r4, #16]
 800a876:	6820      	ldr	r0, [r4, #0]
 800a878:	1ac0      	subs	r0, r0, r3
 800a87a:	6963      	ldr	r3, [r4, #20]
 800a87c:	b2f6      	uxtb	r6, r6
 800a87e:	4283      	cmp	r3, r0
 800a880:	4637      	mov	r7, r6
 800a882:	dc04      	bgt.n	800a88e <__swbuf_r+0x42>
 800a884:	4621      	mov	r1, r4
 800a886:	4628      	mov	r0, r5
 800a888:	f000 ff36 	bl	800b6f8 <_fflush_r>
 800a88c:	bb30      	cbnz	r0, 800a8dc <__swbuf_r+0x90>
 800a88e:	68a3      	ldr	r3, [r4, #8]
 800a890:	3b01      	subs	r3, #1
 800a892:	60a3      	str	r3, [r4, #8]
 800a894:	6823      	ldr	r3, [r4, #0]
 800a896:	1c5a      	adds	r2, r3, #1
 800a898:	6022      	str	r2, [r4, #0]
 800a89a:	701e      	strb	r6, [r3, #0]
 800a89c:	6963      	ldr	r3, [r4, #20]
 800a89e:	3001      	adds	r0, #1
 800a8a0:	4283      	cmp	r3, r0
 800a8a2:	d004      	beq.n	800a8ae <__swbuf_r+0x62>
 800a8a4:	89a3      	ldrh	r3, [r4, #12]
 800a8a6:	07db      	lsls	r3, r3, #31
 800a8a8:	d506      	bpl.n	800a8b8 <__swbuf_r+0x6c>
 800a8aa:	2e0a      	cmp	r6, #10
 800a8ac:	d104      	bne.n	800a8b8 <__swbuf_r+0x6c>
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	f000 ff21 	bl	800b6f8 <_fflush_r>
 800a8b6:	b988      	cbnz	r0, 800a8dc <__swbuf_r+0x90>
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8bc:	4b0a      	ldr	r3, [pc, #40]	; (800a8e8 <__swbuf_r+0x9c>)
 800a8be:	429c      	cmp	r4, r3
 800a8c0:	d101      	bne.n	800a8c6 <__swbuf_r+0x7a>
 800a8c2:	68ac      	ldr	r4, [r5, #8]
 800a8c4:	e7cf      	b.n	800a866 <__swbuf_r+0x1a>
 800a8c6:	4b09      	ldr	r3, [pc, #36]	; (800a8ec <__swbuf_r+0xa0>)
 800a8c8:	429c      	cmp	r4, r3
 800a8ca:	bf08      	it	eq
 800a8cc:	68ec      	ldreq	r4, [r5, #12]
 800a8ce:	e7ca      	b.n	800a866 <__swbuf_r+0x1a>
 800a8d0:	4621      	mov	r1, r4
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	f000 f80c 	bl	800a8f0 <__swsetup_r>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	d0cb      	beq.n	800a874 <__swbuf_r+0x28>
 800a8dc:	f04f 37ff 	mov.w	r7, #4294967295
 800a8e0:	e7ea      	b.n	800a8b8 <__swbuf_r+0x6c>
 800a8e2:	bf00      	nop
 800a8e4:	0800dde0 	.word	0x0800dde0
 800a8e8:	0800de00 	.word	0x0800de00
 800a8ec:	0800ddc0 	.word	0x0800ddc0

0800a8f0 <__swsetup_r>:
 800a8f0:	4b32      	ldr	r3, [pc, #200]	; (800a9bc <__swsetup_r+0xcc>)
 800a8f2:	b570      	push	{r4, r5, r6, lr}
 800a8f4:	681d      	ldr	r5, [r3, #0]
 800a8f6:	4606      	mov	r6, r0
 800a8f8:	460c      	mov	r4, r1
 800a8fa:	b125      	cbz	r5, 800a906 <__swsetup_r+0x16>
 800a8fc:	69ab      	ldr	r3, [r5, #24]
 800a8fe:	b913      	cbnz	r3, 800a906 <__swsetup_r+0x16>
 800a900:	4628      	mov	r0, r5
 800a902:	f000 ff8d 	bl	800b820 <__sinit>
 800a906:	4b2e      	ldr	r3, [pc, #184]	; (800a9c0 <__swsetup_r+0xd0>)
 800a908:	429c      	cmp	r4, r3
 800a90a:	d10f      	bne.n	800a92c <__swsetup_r+0x3c>
 800a90c:	686c      	ldr	r4, [r5, #4]
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a914:	0719      	lsls	r1, r3, #28
 800a916:	d42c      	bmi.n	800a972 <__swsetup_r+0x82>
 800a918:	06dd      	lsls	r5, r3, #27
 800a91a:	d411      	bmi.n	800a940 <__swsetup_r+0x50>
 800a91c:	2309      	movs	r3, #9
 800a91e:	6033      	str	r3, [r6, #0]
 800a920:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a924:	81a3      	strh	r3, [r4, #12]
 800a926:	f04f 30ff 	mov.w	r0, #4294967295
 800a92a:	e03e      	b.n	800a9aa <__swsetup_r+0xba>
 800a92c:	4b25      	ldr	r3, [pc, #148]	; (800a9c4 <__swsetup_r+0xd4>)
 800a92e:	429c      	cmp	r4, r3
 800a930:	d101      	bne.n	800a936 <__swsetup_r+0x46>
 800a932:	68ac      	ldr	r4, [r5, #8]
 800a934:	e7eb      	b.n	800a90e <__swsetup_r+0x1e>
 800a936:	4b24      	ldr	r3, [pc, #144]	; (800a9c8 <__swsetup_r+0xd8>)
 800a938:	429c      	cmp	r4, r3
 800a93a:	bf08      	it	eq
 800a93c:	68ec      	ldreq	r4, [r5, #12]
 800a93e:	e7e6      	b.n	800a90e <__swsetup_r+0x1e>
 800a940:	0758      	lsls	r0, r3, #29
 800a942:	d512      	bpl.n	800a96a <__swsetup_r+0x7a>
 800a944:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a946:	b141      	cbz	r1, 800a95a <__swsetup_r+0x6a>
 800a948:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a94c:	4299      	cmp	r1, r3
 800a94e:	d002      	beq.n	800a956 <__swsetup_r+0x66>
 800a950:	4630      	mov	r0, r6
 800a952:	f002 f8d1 	bl	800caf8 <_free_r>
 800a956:	2300      	movs	r3, #0
 800a958:	6363      	str	r3, [r4, #52]	; 0x34
 800a95a:	89a3      	ldrh	r3, [r4, #12]
 800a95c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a960:	81a3      	strh	r3, [r4, #12]
 800a962:	2300      	movs	r3, #0
 800a964:	6063      	str	r3, [r4, #4]
 800a966:	6923      	ldr	r3, [r4, #16]
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	89a3      	ldrh	r3, [r4, #12]
 800a96c:	f043 0308 	orr.w	r3, r3, #8
 800a970:	81a3      	strh	r3, [r4, #12]
 800a972:	6923      	ldr	r3, [r4, #16]
 800a974:	b94b      	cbnz	r3, 800a98a <__swsetup_r+0x9a>
 800a976:	89a3      	ldrh	r3, [r4, #12]
 800a978:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a97c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a980:	d003      	beq.n	800a98a <__swsetup_r+0x9a>
 800a982:	4621      	mov	r1, r4
 800a984:	4630      	mov	r0, r6
 800a986:	f001 fb83 	bl	800c090 <__smakebuf_r>
 800a98a:	89a0      	ldrh	r0, [r4, #12]
 800a98c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a990:	f010 0301 	ands.w	r3, r0, #1
 800a994:	d00a      	beq.n	800a9ac <__swsetup_r+0xbc>
 800a996:	2300      	movs	r3, #0
 800a998:	60a3      	str	r3, [r4, #8]
 800a99a:	6963      	ldr	r3, [r4, #20]
 800a99c:	425b      	negs	r3, r3
 800a99e:	61a3      	str	r3, [r4, #24]
 800a9a0:	6923      	ldr	r3, [r4, #16]
 800a9a2:	b943      	cbnz	r3, 800a9b6 <__swsetup_r+0xc6>
 800a9a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a9a8:	d1ba      	bne.n	800a920 <__swsetup_r+0x30>
 800a9aa:	bd70      	pop	{r4, r5, r6, pc}
 800a9ac:	0781      	lsls	r1, r0, #30
 800a9ae:	bf58      	it	pl
 800a9b0:	6963      	ldrpl	r3, [r4, #20]
 800a9b2:	60a3      	str	r3, [r4, #8]
 800a9b4:	e7f4      	b.n	800a9a0 <__swsetup_r+0xb0>
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	e7f7      	b.n	800a9aa <__swsetup_r+0xba>
 800a9ba:	bf00      	nop
 800a9bc:	20000010 	.word	0x20000010
 800a9c0:	0800dde0 	.word	0x0800dde0
 800a9c4:	0800de00 	.word	0x0800de00
 800a9c8:	0800ddc0 	.word	0x0800ddc0

0800a9cc <quorem>:
 800a9cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9d0:	6903      	ldr	r3, [r0, #16]
 800a9d2:	690c      	ldr	r4, [r1, #16]
 800a9d4:	42a3      	cmp	r3, r4
 800a9d6:	4607      	mov	r7, r0
 800a9d8:	f2c0 8081 	blt.w	800aade <quorem+0x112>
 800a9dc:	3c01      	subs	r4, #1
 800a9de:	f101 0814 	add.w	r8, r1, #20
 800a9e2:	f100 0514 	add.w	r5, r0, #20
 800a9e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9ea:	9301      	str	r3, [sp, #4]
 800a9ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a9f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a9fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa00:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa04:	d331      	bcc.n	800aa6a <quorem+0x9e>
 800aa06:	f04f 0e00 	mov.w	lr, #0
 800aa0a:	4640      	mov	r0, r8
 800aa0c:	46ac      	mov	ip, r5
 800aa0e:	46f2      	mov	sl, lr
 800aa10:	f850 2b04 	ldr.w	r2, [r0], #4
 800aa14:	b293      	uxth	r3, r2
 800aa16:	fb06 e303 	mla	r3, r6, r3, lr
 800aa1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	ebaa 0303 	sub.w	r3, sl, r3
 800aa24:	0c12      	lsrs	r2, r2, #16
 800aa26:	f8dc a000 	ldr.w	sl, [ip]
 800aa2a:	fb06 e202 	mla	r2, r6, r2, lr
 800aa2e:	fa13 f38a 	uxtah	r3, r3, sl
 800aa32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aa36:	fa1f fa82 	uxth.w	sl, r2
 800aa3a:	f8dc 2000 	ldr.w	r2, [ip]
 800aa3e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800aa42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa46:	b29b      	uxth	r3, r3
 800aa48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa4c:	4581      	cmp	r9, r0
 800aa4e:	f84c 3b04 	str.w	r3, [ip], #4
 800aa52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800aa56:	d2db      	bcs.n	800aa10 <quorem+0x44>
 800aa58:	f855 300b 	ldr.w	r3, [r5, fp]
 800aa5c:	b92b      	cbnz	r3, 800aa6a <quorem+0x9e>
 800aa5e:	9b01      	ldr	r3, [sp, #4]
 800aa60:	3b04      	subs	r3, #4
 800aa62:	429d      	cmp	r5, r3
 800aa64:	461a      	mov	r2, r3
 800aa66:	d32e      	bcc.n	800aac6 <quorem+0xfa>
 800aa68:	613c      	str	r4, [r7, #16]
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	f001 fe40 	bl	800c6f0 <__mcmp>
 800aa70:	2800      	cmp	r0, #0
 800aa72:	db24      	blt.n	800aabe <quorem+0xf2>
 800aa74:	3601      	adds	r6, #1
 800aa76:	4628      	mov	r0, r5
 800aa78:	f04f 0c00 	mov.w	ip, #0
 800aa7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800aa80:	f8d0 e000 	ldr.w	lr, [r0]
 800aa84:	b293      	uxth	r3, r2
 800aa86:	ebac 0303 	sub.w	r3, ip, r3
 800aa8a:	0c12      	lsrs	r2, r2, #16
 800aa8c:	fa13 f38e 	uxtah	r3, r3, lr
 800aa90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aa94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa9e:	45c1      	cmp	r9, r8
 800aaa0:	f840 3b04 	str.w	r3, [r0], #4
 800aaa4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aaa8:	d2e8      	bcs.n	800aa7c <quorem+0xb0>
 800aaaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aaae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aab2:	b922      	cbnz	r2, 800aabe <quorem+0xf2>
 800aab4:	3b04      	subs	r3, #4
 800aab6:	429d      	cmp	r5, r3
 800aab8:	461a      	mov	r2, r3
 800aaba:	d30a      	bcc.n	800aad2 <quorem+0x106>
 800aabc:	613c      	str	r4, [r7, #16]
 800aabe:	4630      	mov	r0, r6
 800aac0:	b003      	add	sp, #12
 800aac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac6:	6812      	ldr	r2, [r2, #0]
 800aac8:	3b04      	subs	r3, #4
 800aaca:	2a00      	cmp	r2, #0
 800aacc:	d1cc      	bne.n	800aa68 <quorem+0x9c>
 800aace:	3c01      	subs	r4, #1
 800aad0:	e7c7      	b.n	800aa62 <quorem+0x96>
 800aad2:	6812      	ldr	r2, [r2, #0]
 800aad4:	3b04      	subs	r3, #4
 800aad6:	2a00      	cmp	r2, #0
 800aad8:	d1f0      	bne.n	800aabc <quorem+0xf0>
 800aada:	3c01      	subs	r4, #1
 800aadc:	e7eb      	b.n	800aab6 <quorem+0xea>
 800aade:	2000      	movs	r0, #0
 800aae0:	e7ee      	b.n	800aac0 <quorem+0xf4>
 800aae2:	0000      	movs	r0, r0
 800aae4:	0000      	movs	r0, r0
	...

0800aae8 <_dtoa_r>:
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	ec59 8b10 	vmov	r8, r9, d0
 800aaf0:	b095      	sub	sp, #84	; 0x54
 800aaf2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aaf4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800aaf6:	9107      	str	r1, [sp, #28]
 800aaf8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800aafc:	4606      	mov	r6, r0
 800aafe:	9209      	str	r2, [sp, #36]	; 0x24
 800ab00:	9310      	str	r3, [sp, #64]	; 0x40
 800ab02:	b975      	cbnz	r5, 800ab22 <_dtoa_r+0x3a>
 800ab04:	2010      	movs	r0, #16
 800ab06:	f001 fb03 	bl	800c110 <malloc>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	6270      	str	r0, [r6, #36]	; 0x24
 800ab0e:	b920      	cbnz	r0, 800ab1a <_dtoa_r+0x32>
 800ab10:	4bab      	ldr	r3, [pc, #684]	; (800adc0 <_dtoa_r+0x2d8>)
 800ab12:	21ea      	movs	r1, #234	; 0xea
 800ab14:	48ab      	ldr	r0, [pc, #684]	; (800adc4 <_dtoa_r+0x2dc>)
 800ab16:	f002 fc23 	bl	800d360 <__assert_func>
 800ab1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ab1e:	6005      	str	r5, [r0, #0]
 800ab20:	60c5      	str	r5, [r0, #12]
 800ab22:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ab24:	6819      	ldr	r1, [r3, #0]
 800ab26:	b151      	cbz	r1, 800ab3e <_dtoa_r+0x56>
 800ab28:	685a      	ldr	r2, [r3, #4]
 800ab2a:	604a      	str	r2, [r1, #4]
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	4093      	lsls	r3, r2
 800ab30:	608b      	str	r3, [r1, #8]
 800ab32:	4630      	mov	r0, r6
 800ab34:	f001 fb54 	bl	800c1e0 <_Bfree>
 800ab38:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	601a      	str	r2, [r3, #0]
 800ab3e:	f1b9 0300 	subs.w	r3, r9, #0
 800ab42:	bfbb      	ittet	lt
 800ab44:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ab48:	9303      	strlt	r3, [sp, #12]
 800ab4a:	2300      	movge	r3, #0
 800ab4c:	2201      	movlt	r2, #1
 800ab4e:	bfac      	ite	ge
 800ab50:	6023      	strge	r3, [r4, #0]
 800ab52:	6022      	strlt	r2, [r4, #0]
 800ab54:	4b9c      	ldr	r3, [pc, #624]	; (800adc8 <_dtoa_r+0x2e0>)
 800ab56:	9c03      	ldr	r4, [sp, #12]
 800ab58:	43a3      	bics	r3, r4
 800ab5a:	d11a      	bne.n	800ab92 <_dtoa_r+0xaa>
 800ab5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab5e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ab62:	6013      	str	r3, [r2, #0]
 800ab64:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ab68:	ea53 0308 	orrs.w	r3, r3, r8
 800ab6c:	f000 8512 	beq.w	800b594 <_dtoa_r+0xaac>
 800ab70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab72:	b953      	cbnz	r3, 800ab8a <_dtoa_r+0xa2>
 800ab74:	4b95      	ldr	r3, [pc, #596]	; (800adcc <_dtoa_r+0x2e4>)
 800ab76:	e01f      	b.n	800abb8 <_dtoa_r+0xd0>
 800ab78:	4b95      	ldr	r3, [pc, #596]	; (800add0 <_dtoa_r+0x2e8>)
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	3308      	adds	r3, #8
 800ab7e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ab80:	6013      	str	r3, [r2, #0]
 800ab82:	9800      	ldr	r0, [sp, #0]
 800ab84:	b015      	add	sp, #84	; 0x54
 800ab86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab8a:	4b90      	ldr	r3, [pc, #576]	; (800adcc <_dtoa_r+0x2e4>)
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	3303      	adds	r3, #3
 800ab90:	e7f5      	b.n	800ab7e <_dtoa_r+0x96>
 800ab92:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab96:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab9e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800aba2:	d10b      	bne.n	800abbc <_dtoa_r+0xd4>
 800aba4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aba6:	2301      	movs	r3, #1
 800aba8:	6013      	str	r3, [r2, #0]
 800abaa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800abac:	2b00      	cmp	r3, #0
 800abae:	f000 84ee 	beq.w	800b58e <_dtoa_r+0xaa6>
 800abb2:	4888      	ldr	r0, [pc, #544]	; (800add4 <_dtoa_r+0x2ec>)
 800abb4:	6018      	str	r0, [r3, #0]
 800abb6:	1e43      	subs	r3, r0, #1
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	e7e2      	b.n	800ab82 <_dtoa_r+0x9a>
 800abbc:	a913      	add	r1, sp, #76	; 0x4c
 800abbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800abc2:	aa12      	add	r2, sp, #72	; 0x48
 800abc4:	4630      	mov	r0, r6
 800abc6:	f001 feb3 	bl	800c930 <__d2b>
 800abca:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800abce:	4605      	mov	r5, r0
 800abd0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800abd2:	2900      	cmp	r1, #0
 800abd4:	d047      	beq.n	800ac66 <_dtoa_r+0x17e>
 800abd6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800abd8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800abdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800abe0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800abe4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800abe8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800abec:	2400      	movs	r4, #0
 800abee:	ec43 2b16 	vmov	d6, r2, r3
 800abf2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800abf6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800ada8 <_dtoa_r+0x2c0>
 800abfa:	ee36 7b47 	vsub.f64	d7, d6, d7
 800abfe:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800adb0 <_dtoa_r+0x2c8>
 800ac02:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ac06:	eeb0 7b46 	vmov.f64	d7, d6
 800ac0a:	ee06 1a90 	vmov	s13, r1
 800ac0e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800ac12:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800adb8 <_dtoa_r+0x2d0>
 800ac16:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ac1a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ac1e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ac22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac26:	ee16 ba90 	vmov	fp, s13
 800ac2a:	9411      	str	r4, [sp, #68]	; 0x44
 800ac2c:	d508      	bpl.n	800ac40 <_dtoa_r+0x158>
 800ac2e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ac32:	eeb4 6b47 	vcmp.f64	d6, d7
 800ac36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac3a:	bf18      	it	ne
 800ac3c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800ac40:	f1bb 0f16 	cmp.w	fp, #22
 800ac44:	d832      	bhi.n	800acac <_dtoa_r+0x1c4>
 800ac46:	4b64      	ldr	r3, [pc, #400]	; (800add8 <_dtoa_r+0x2f0>)
 800ac48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac4c:	ed93 7b00 	vldr	d7, [r3]
 800ac50:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ac54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac5c:	d501      	bpl.n	800ac62 <_dtoa_r+0x17a>
 800ac5e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac62:	2300      	movs	r3, #0
 800ac64:	e023      	b.n	800acae <_dtoa_r+0x1c6>
 800ac66:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac68:	4401      	add	r1, r0
 800ac6a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800ac6e:	2b20      	cmp	r3, #32
 800ac70:	bfc3      	ittte	gt
 800ac72:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ac76:	fa04 f303 	lslgt.w	r3, r4, r3
 800ac7a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800ac7e:	f1c3 0320 	rsble	r3, r3, #32
 800ac82:	bfc6      	itte	gt
 800ac84:	fa28 f804 	lsrgt.w	r8, r8, r4
 800ac88:	ea43 0308 	orrgt.w	r3, r3, r8
 800ac8c:	fa08 f303 	lslle.w	r3, r8, r3
 800ac90:	ee07 3a90 	vmov	s15, r3
 800ac94:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ac98:	3901      	subs	r1, #1
 800ac9a:	ed8d 7b00 	vstr	d7, [sp]
 800ac9e:	9c01      	ldr	r4, [sp, #4]
 800aca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aca4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800aca8:	2401      	movs	r4, #1
 800acaa:	e7a0      	b.n	800abee <_dtoa_r+0x106>
 800acac:	2301      	movs	r3, #1
 800acae:	930f      	str	r3, [sp, #60]	; 0x3c
 800acb0:	1a43      	subs	r3, r0, r1
 800acb2:	1e5a      	subs	r2, r3, #1
 800acb4:	bf45      	ittet	mi
 800acb6:	f1c3 0301 	rsbmi	r3, r3, #1
 800acba:	9305      	strmi	r3, [sp, #20]
 800acbc:	2300      	movpl	r3, #0
 800acbe:	2300      	movmi	r3, #0
 800acc0:	9206      	str	r2, [sp, #24]
 800acc2:	bf54      	ite	pl
 800acc4:	9305      	strpl	r3, [sp, #20]
 800acc6:	9306      	strmi	r3, [sp, #24]
 800acc8:	f1bb 0f00 	cmp.w	fp, #0
 800accc:	db18      	blt.n	800ad00 <_dtoa_r+0x218>
 800acce:	9b06      	ldr	r3, [sp, #24]
 800acd0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800acd4:	445b      	add	r3, fp
 800acd6:	9306      	str	r3, [sp, #24]
 800acd8:	2300      	movs	r3, #0
 800acda:	9a07      	ldr	r2, [sp, #28]
 800acdc:	2a09      	cmp	r2, #9
 800acde:	d849      	bhi.n	800ad74 <_dtoa_r+0x28c>
 800ace0:	2a05      	cmp	r2, #5
 800ace2:	bfc4      	itt	gt
 800ace4:	3a04      	subgt	r2, #4
 800ace6:	9207      	strgt	r2, [sp, #28]
 800ace8:	9a07      	ldr	r2, [sp, #28]
 800acea:	f1a2 0202 	sub.w	r2, r2, #2
 800acee:	bfcc      	ite	gt
 800acf0:	2400      	movgt	r4, #0
 800acf2:	2401      	movle	r4, #1
 800acf4:	2a03      	cmp	r2, #3
 800acf6:	d848      	bhi.n	800ad8a <_dtoa_r+0x2a2>
 800acf8:	e8df f002 	tbb	[pc, r2]
 800acfc:	3a2c2e0b 	.word	0x3a2c2e0b
 800ad00:	9b05      	ldr	r3, [sp, #20]
 800ad02:	2200      	movs	r2, #0
 800ad04:	eba3 030b 	sub.w	r3, r3, fp
 800ad08:	9305      	str	r3, [sp, #20]
 800ad0a:	920e      	str	r2, [sp, #56]	; 0x38
 800ad0c:	f1cb 0300 	rsb	r3, fp, #0
 800ad10:	e7e3      	b.n	800acda <_dtoa_r+0x1f2>
 800ad12:	2200      	movs	r2, #0
 800ad14:	9208      	str	r2, [sp, #32]
 800ad16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad18:	2a00      	cmp	r2, #0
 800ad1a:	dc39      	bgt.n	800ad90 <_dtoa_r+0x2a8>
 800ad1c:	f04f 0a01 	mov.w	sl, #1
 800ad20:	46d1      	mov	r9, sl
 800ad22:	4652      	mov	r2, sl
 800ad24:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ad28:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800ad2a:	2100      	movs	r1, #0
 800ad2c:	6079      	str	r1, [r7, #4]
 800ad2e:	2004      	movs	r0, #4
 800ad30:	f100 0c14 	add.w	ip, r0, #20
 800ad34:	4594      	cmp	ip, r2
 800ad36:	6879      	ldr	r1, [r7, #4]
 800ad38:	d92f      	bls.n	800ad9a <_dtoa_r+0x2b2>
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	930c      	str	r3, [sp, #48]	; 0x30
 800ad3e:	f001 fa0f 	bl	800c160 <_Balloc>
 800ad42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad44:	9000      	str	r0, [sp, #0]
 800ad46:	4602      	mov	r2, r0
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	d149      	bne.n	800ade0 <_dtoa_r+0x2f8>
 800ad4c:	4b23      	ldr	r3, [pc, #140]	; (800addc <_dtoa_r+0x2f4>)
 800ad4e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ad52:	e6df      	b.n	800ab14 <_dtoa_r+0x2c>
 800ad54:	2201      	movs	r2, #1
 800ad56:	e7dd      	b.n	800ad14 <_dtoa_r+0x22c>
 800ad58:	2200      	movs	r2, #0
 800ad5a:	9208      	str	r2, [sp, #32]
 800ad5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad5e:	eb0b 0a02 	add.w	sl, fp, r2
 800ad62:	f10a 0901 	add.w	r9, sl, #1
 800ad66:	464a      	mov	r2, r9
 800ad68:	2a01      	cmp	r2, #1
 800ad6a:	bfb8      	it	lt
 800ad6c:	2201      	movlt	r2, #1
 800ad6e:	e7db      	b.n	800ad28 <_dtoa_r+0x240>
 800ad70:	2201      	movs	r2, #1
 800ad72:	e7f2      	b.n	800ad5a <_dtoa_r+0x272>
 800ad74:	2401      	movs	r4, #1
 800ad76:	2200      	movs	r2, #0
 800ad78:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ad7c:	f04f 3aff 	mov.w	sl, #4294967295
 800ad80:	2100      	movs	r1, #0
 800ad82:	46d1      	mov	r9, sl
 800ad84:	2212      	movs	r2, #18
 800ad86:	9109      	str	r1, [sp, #36]	; 0x24
 800ad88:	e7ce      	b.n	800ad28 <_dtoa_r+0x240>
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	9208      	str	r2, [sp, #32]
 800ad8e:	e7f5      	b.n	800ad7c <_dtoa_r+0x294>
 800ad90:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ad94:	46d1      	mov	r9, sl
 800ad96:	4652      	mov	r2, sl
 800ad98:	e7c6      	b.n	800ad28 <_dtoa_r+0x240>
 800ad9a:	3101      	adds	r1, #1
 800ad9c:	6079      	str	r1, [r7, #4]
 800ad9e:	0040      	lsls	r0, r0, #1
 800ada0:	e7c6      	b.n	800ad30 <_dtoa_r+0x248>
 800ada2:	bf00      	nop
 800ada4:	f3af 8000 	nop.w
 800ada8:	636f4361 	.word	0x636f4361
 800adac:	3fd287a7 	.word	0x3fd287a7
 800adb0:	8b60c8b3 	.word	0x8b60c8b3
 800adb4:	3fc68a28 	.word	0x3fc68a28
 800adb8:	509f79fb 	.word	0x509f79fb
 800adbc:	3fd34413 	.word	0x3fd34413
 800adc0:	0800dd36 	.word	0x0800dd36
 800adc4:	0800dd4d 	.word	0x0800dd4d
 800adc8:	7ff00000 	.word	0x7ff00000
 800adcc:	0800dd32 	.word	0x0800dd32
 800add0:	0800dd29 	.word	0x0800dd29
 800add4:	0800dba9 	.word	0x0800dba9
 800add8:	0800df28 	.word	0x0800df28
 800addc:	0800ddac 	.word	0x0800ddac
 800ade0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ade2:	9900      	ldr	r1, [sp, #0]
 800ade4:	6011      	str	r1, [r2, #0]
 800ade6:	f1b9 0f0e 	cmp.w	r9, #14
 800adea:	d872      	bhi.n	800aed2 <_dtoa_r+0x3ea>
 800adec:	2c00      	cmp	r4, #0
 800adee:	d070      	beq.n	800aed2 <_dtoa_r+0x3ea>
 800adf0:	f1bb 0f00 	cmp.w	fp, #0
 800adf4:	f340 80a6 	ble.w	800af44 <_dtoa_r+0x45c>
 800adf8:	49ca      	ldr	r1, [pc, #808]	; (800b124 <_dtoa_r+0x63c>)
 800adfa:	f00b 020f 	and.w	r2, fp, #15
 800adfe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800ae02:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ae06:	ed92 7b00 	vldr	d7, [r2]
 800ae0a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800ae0e:	f000 808d 	beq.w	800af2c <_dtoa_r+0x444>
 800ae12:	4ac5      	ldr	r2, [pc, #788]	; (800b128 <_dtoa_r+0x640>)
 800ae14:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800ae18:	ed92 6b08 	vldr	d6, [r2, #32]
 800ae1c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800ae20:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ae24:	f001 010f 	and.w	r1, r1, #15
 800ae28:	2203      	movs	r2, #3
 800ae2a:	48bf      	ldr	r0, [pc, #764]	; (800b128 <_dtoa_r+0x640>)
 800ae2c:	2900      	cmp	r1, #0
 800ae2e:	d17f      	bne.n	800af30 <_dtoa_r+0x448>
 800ae30:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ae34:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ae38:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ae3e:	2900      	cmp	r1, #0
 800ae40:	f000 80b2 	beq.w	800afa8 <_dtoa_r+0x4c0>
 800ae44:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ae48:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae4c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ae50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae54:	f140 80a8 	bpl.w	800afa8 <_dtoa_r+0x4c0>
 800ae58:	f1b9 0f00 	cmp.w	r9, #0
 800ae5c:	f000 80a4 	beq.w	800afa8 <_dtoa_r+0x4c0>
 800ae60:	f1ba 0f00 	cmp.w	sl, #0
 800ae64:	dd31      	ble.n	800aeca <_dtoa_r+0x3e2>
 800ae66:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800ae6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ae6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae72:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ae76:	3201      	adds	r2, #1
 800ae78:	4650      	mov	r0, sl
 800ae7a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ae7e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800ae82:	ee07 2a90 	vmov	s15, r2
 800ae86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ae8a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ae8e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800ae92:	9c03      	ldr	r4, [sp, #12]
 800ae94:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ae98:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	f040 8086 	bne.w	800afae <_dtoa_r+0x4c6>
 800aea2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800aea6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800aeaa:	ec42 1b17 	vmov	d7, r1, r2
 800aeae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aeb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeb6:	f300 8272 	bgt.w	800b39e <_dtoa_r+0x8b6>
 800aeba:	eeb1 7b47 	vneg.f64	d7, d7
 800aebe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	f100 8267 	bmi.w	800b398 <_dtoa_r+0x8b0>
 800aeca:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800aece:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800aed2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aed4:	2a00      	cmp	r2, #0
 800aed6:	f2c0 8129 	blt.w	800b12c <_dtoa_r+0x644>
 800aeda:	f1bb 0f0e 	cmp.w	fp, #14
 800aede:	f300 8125 	bgt.w	800b12c <_dtoa_r+0x644>
 800aee2:	4b90      	ldr	r3, [pc, #576]	; (800b124 <_dtoa_r+0x63c>)
 800aee4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aee8:	ed93 6b00 	vldr	d6, [r3]
 800aeec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f280 80c3 	bge.w	800b07a <_dtoa_r+0x592>
 800aef4:	f1b9 0f00 	cmp.w	r9, #0
 800aef8:	f300 80bf 	bgt.w	800b07a <_dtoa_r+0x592>
 800aefc:	f040 824c 	bne.w	800b398 <_dtoa_r+0x8b0>
 800af00:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800af04:	ee26 6b07 	vmul.f64	d6, d6, d7
 800af08:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800af10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af14:	464c      	mov	r4, r9
 800af16:	464f      	mov	r7, r9
 800af18:	f280 8222 	bge.w	800b360 <_dtoa_r+0x878>
 800af1c:	f8dd 8000 	ldr.w	r8, [sp]
 800af20:	2331      	movs	r3, #49	; 0x31
 800af22:	f808 3b01 	strb.w	r3, [r8], #1
 800af26:	f10b 0b01 	add.w	fp, fp, #1
 800af2a:	e21e      	b.n	800b36a <_dtoa_r+0x882>
 800af2c:	2202      	movs	r2, #2
 800af2e:	e77c      	b.n	800ae2a <_dtoa_r+0x342>
 800af30:	07cc      	lsls	r4, r1, #31
 800af32:	d504      	bpl.n	800af3e <_dtoa_r+0x456>
 800af34:	ed90 6b00 	vldr	d6, [r0]
 800af38:	3201      	adds	r2, #1
 800af3a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800af3e:	1049      	asrs	r1, r1, #1
 800af40:	3008      	adds	r0, #8
 800af42:	e773      	b.n	800ae2c <_dtoa_r+0x344>
 800af44:	d02e      	beq.n	800afa4 <_dtoa_r+0x4bc>
 800af46:	f1cb 0100 	rsb	r1, fp, #0
 800af4a:	4a76      	ldr	r2, [pc, #472]	; (800b124 <_dtoa_r+0x63c>)
 800af4c:	f001 000f 	and.w	r0, r1, #15
 800af50:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800af54:	ed92 7b00 	vldr	d7, [r2]
 800af58:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800af5c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800af60:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800af64:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800af68:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800af6c:	486e      	ldr	r0, [pc, #440]	; (800b128 <_dtoa_r+0x640>)
 800af6e:	1109      	asrs	r1, r1, #4
 800af70:	2400      	movs	r4, #0
 800af72:	2202      	movs	r2, #2
 800af74:	b939      	cbnz	r1, 800af86 <_dtoa_r+0x49e>
 800af76:	2c00      	cmp	r4, #0
 800af78:	f43f af60 	beq.w	800ae3c <_dtoa_r+0x354>
 800af7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af84:	e75a      	b.n	800ae3c <_dtoa_r+0x354>
 800af86:	07cf      	lsls	r7, r1, #31
 800af88:	d509      	bpl.n	800af9e <_dtoa_r+0x4b6>
 800af8a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800af8e:	ed90 7b00 	vldr	d7, [r0]
 800af92:	ee26 7b07 	vmul.f64	d7, d6, d7
 800af96:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800af9a:	3201      	adds	r2, #1
 800af9c:	2401      	movs	r4, #1
 800af9e:	1049      	asrs	r1, r1, #1
 800afa0:	3008      	adds	r0, #8
 800afa2:	e7e7      	b.n	800af74 <_dtoa_r+0x48c>
 800afa4:	2202      	movs	r2, #2
 800afa6:	e749      	b.n	800ae3c <_dtoa_r+0x354>
 800afa8:	465f      	mov	r7, fp
 800afaa:	4648      	mov	r0, r9
 800afac:	e765      	b.n	800ae7a <_dtoa_r+0x392>
 800afae:	ec42 1b17 	vmov	d7, r1, r2
 800afb2:	4a5c      	ldr	r2, [pc, #368]	; (800b124 <_dtoa_r+0x63c>)
 800afb4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800afb8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800afbc:	9a00      	ldr	r2, [sp, #0]
 800afbe:	1814      	adds	r4, r2, r0
 800afc0:	9a08      	ldr	r2, [sp, #32]
 800afc2:	b352      	cbz	r2, 800b01a <_dtoa_r+0x532>
 800afc4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800afc8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800afcc:	f8dd 8000 	ldr.w	r8, [sp]
 800afd0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800afd4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800afd8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800afdc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800afe0:	ee14 2a90 	vmov	r2, s9
 800afe4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800afe8:	3230      	adds	r2, #48	; 0x30
 800afea:	ee36 6b45 	vsub.f64	d6, d6, d5
 800afee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aff6:	f808 2b01 	strb.w	r2, [r8], #1
 800affa:	d439      	bmi.n	800b070 <_dtoa_r+0x588>
 800affc:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b000:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b008:	d472      	bmi.n	800b0f0 <_dtoa_r+0x608>
 800b00a:	45a0      	cmp	r8, r4
 800b00c:	f43f af5d 	beq.w	800aeca <_dtoa_r+0x3e2>
 800b010:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b014:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b018:	e7e0      	b.n	800afdc <_dtoa_r+0x4f4>
 800b01a:	f8dd 8000 	ldr.w	r8, [sp]
 800b01e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b022:	4621      	mov	r1, r4
 800b024:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b028:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b02c:	ee14 2a90 	vmov	r2, s9
 800b030:	3230      	adds	r2, #48	; 0x30
 800b032:	f808 2b01 	strb.w	r2, [r8], #1
 800b036:	45a0      	cmp	r8, r4
 800b038:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b03c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b040:	d118      	bne.n	800b074 <_dtoa_r+0x58c>
 800b042:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b046:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b04a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b04e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b052:	dc4d      	bgt.n	800b0f0 <_dtoa_r+0x608>
 800b054:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b058:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b060:	f57f af33 	bpl.w	800aeca <_dtoa_r+0x3e2>
 800b064:	4688      	mov	r8, r1
 800b066:	3901      	subs	r1, #1
 800b068:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800b06c:	2b30      	cmp	r3, #48	; 0x30
 800b06e:	d0f9      	beq.n	800b064 <_dtoa_r+0x57c>
 800b070:	46bb      	mov	fp, r7
 800b072:	e02a      	b.n	800b0ca <_dtoa_r+0x5e2>
 800b074:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b078:	e7d6      	b.n	800b028 <_dtoa_r+0x540>
 800b07a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b07e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b082:	f8dd 8000 	ldr.w	r8, [sp]
 800b086:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b08a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b08e:	ee15 3a10 	vmov	r3, s10
 800b092:	3330      	adds	r3, #48	; 0x30
 800b094:	f808 3b01 	strb.w	r3, [r8], #1
 800b098:	9b00      	ldr	r3, [sp, #0]
 800b09a:	eba8 0303 	sub.w	r3, r8, r3
 800b09e:	4599      	cmp	r9, r3
 800b0a0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b0a4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b0a8:	d133      	bne.n	800b112 <_dtoa_r+0x62a>
 800b0aa:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b0ae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b0b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0b6:	dc1a      	bgt.n	800b0ee <_dtoa_r+0x606>
 800b0b8:	eeb4 7b46 	vcmp.f64	d7, d6
 800b0bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0c0:	d103      	bne.n	800b0ca <_dtoa_r+0x5e2>
 800b0c2:	ee15 3a10 	vmov	r3, s10
 800b0c6:	07d9      	lsls	r1, r3, #31
 800b0c8:	d411      	bmi.n	800b0ee <_dtoa_r+0x606>
 800b0ca:	4629      	mov	r1, r5
 800b0cc:	4630      	mov	r0, r6
 800b0ce:	f001 f887 	bl	800c1e0 <_Bfree>
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0d6:	f888 3000 	strb.w	r3, [r8]
 800b0da:	f10b 0301 	add.w	r3, fp, #1
 800b0de:	6013      	str	r3, [r2, #0]
 800b0e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	f43f ad4d 	beq.w	800ab82 <_dtoa_r+0x9a>
 800b0e8:	f8c3 8000 	str.w	r8, [r3]
 800b0ec:	e549      	b.n	800ab82 <_dtoa_r+0x9a>
 800b0ee:	465f      	mov	r7, fp
 800b0f0:	4643      	mov	r3, r8
 800b0f2:	4698      	mov	r8, r3
 800b0f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0f8:	2a39      	cmp	r2, #57	; 0x39
 800b0fa:	d106      	bne.n	800b10a <_dtoa_r+0x622>
 800b0fc:	9a00      	ldr	r2, [sp, #0]
 800b0fe:	429a      	cmp	r2, r3
 800b100:	d1f7      	bne.n	800b0f2 <_dtoa_r+0x60a>
 800b102:	9900      	ldr	r1, [sp, #0]
 800b104:	2230      	movs	r2, #48	; 0x30
 800b106:	3701      	adds	r7, #1
 800b108:	700a      	strb	r2, [r1, #0]
 800b10a:	781a      	ldrb	r2, [r3, #0]
 800b10c:	3201      	adds	r2, #1
 800b10e:	701a      	strb	r2, [r3, #0]
 800b110:	e7ae      	b.n	800b070 <_dtoa_r+0x588>
 800b112:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b116:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b11e:	d1b2      	bne.n	800b086 <_dtoa_r+0x59e>
 800b120:	e7d3      	b.n	800b0ca <_dtoa_r+0x5e2>
 800b122:	bf00      	nop
 800b124:	0800df28 	.word	0x0800df28
 800b128:	0800df00 	.word	0x0800df00
 800b12c:	9908      	ldr	r1, [sp, #32]
 800b12e:	2900      	cmp	r1, #0
 800b130:	f000 80d1 	beq.w	800b2d6 <_dtoa_r+0x7ee>
 800b134:	9907      	ldr	r1, [sp, #28]
 800b136:	2901      	cmp	r1, #1
 800b138:	f300 80b4 	bgt.w	800b2a4 <_dtoa_r+0x7bc>
 800b13c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b13e:	2900      	cmp	r1, #0
 800b140:	f000 80ac 	beq.w	800b29c <_dtoa_r+0x7b4>
 800b144:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b148:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b14c:	461c      	mov	r4, r3
 800b14e:	930a      	str	r3, [sp, #40]	; 0x28
 800b150:	9b05      	ldr	r3, [sp, #20]
 800b152:	4413      	add	r3, r2
 800b154:	9305      	str	r3, [sp, #20]
 800b156:	9b06      	ldr	r3, [sp, #24]
 800b158:	2101      	movs	r1, #1
 800b15a:	4413      	add	r3, r2
 800b15c:	4630      	mov	r0, r6
 800b15e:	9306      	str	r3, [sp, #24]
 800b160:	f001 f944 	bl	800c3ec <__i2b>
 800b164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b166:	4607      	mov	r7, r0
 800b168:	f1b8 0f00 	cmp.w	r8, #0
 800b16c:	dd0d      	ble.n	800b18a <_dtoa_r+0x6a2>
 800b16e:	9a06      	ldr	r2, [sp, #24]
 800b170:	2a00      	cmp	r2, #0
 800b172:	dd0a      	ble.n	800b18a <_dtoa_r+0x6a2>
 800b174:	4542      	cmp	r2, r8
 800b176:	9905      	ldr	r1, [sp, #20]
 800b178:	bfa8      	it	ge
 800b17a:	4642      	movge	r2, r8
 800b17c:	1a89      	subs	r1, r1, r2
 800b17e:	9105      	str	r1, [sp, #20]
 800b180:	9906      	ldr	r1, [sp, #24]
 800b182:	eba8 0802 	sub.w	r8, r8, r2
 800b186:	1a8a      	subs	r2, r1, r2
 800b188:	9206      	str	r2, [sp, #24]
 800b18a:	b303      	cbz	r3, 800b1ce <_dtoa_r+0x6e6>
 800b18c:	9a08      	ldr	r2, [sp, #32]
 800b18e:	2a00      	cmp	r2, #0
 800b190:	f000 80a6 	beq.w	800b2e0 <_dtoa_r+0x7f8>
 800b194:	2c00      	cmp	r4, #0
 800b196:	dd13      	ble.n	800b1c0 <_dtoa_r+0x6d8>
 800b198:	4639      	mov	r1, r7
 800b19a:	4622      	mov	r2, r4
 800b19c:	4630      	mov	r0, r6
 800b19e:	930c      	str	r3, [sp, #48]	; 0x30
 800b1a0:	f001 f9e0 	bl	800c564 <__pow5mult>
 800b1a4:	462a      	mov	r2, r5
 800b1a6:	4601      	mov	r1, r0
 800b1a8:	4607      	mov	r7, r0
 800b1aa:	4630      	mov	r0, r6
 800b1ac:	f001 f934 	bl	800c418 <__multiply>
 800b1b0:	4629      	mov	r1, r5
 800b1b2:	900a      	str	r0, [sp, #40]	; 0x28
 800b1b4:	4630      	mov	r0, r6
 800b1b6:	f001 f813 	bl	800c1e0 <_Bfree>
 800b1ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1be:	4615      	mov	r5, r2
 800b1c0:	1b1a      	subs	r2, r3, r4
 800b1c2:	d004      	beq.n	800b1ce <_dtoa_r+0x6e6>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f001 f9cc 	bl	800c564 <__pow5mult>
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	2101      	movs	r1, #1
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f001 f90b 	bl	800c3ec <__i2b>
 800b1d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	4604      	mov	r4, r0
 800b1dc:	f340 8082 	ble.w	800b2e4 <_dtoa_r+0x7fc>
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	4601      	mov	r1, r0
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	f001 f9bd 	bl	800c564 <__pow5mult>
 800b1ea:	9b07      	ldr	r3, [sp, #28]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	dd7b      	ble.n	800b2ea <_dtoa_r+0x802>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	930a      	str	r3, [sp, #40]	; 0x28
 800b1f6:	6922      	ldr	r2, [r4, #16]
 800b1f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b1fc:	6910      	ldr	r0, [r2, #16]
 800b1fe:	f001 f8a5 	bl	800c34c <__hi0bits>
 800b202:	f1c0 0020 	rsb	r0, r0, #32
 800b206:	9b06      	ldr	r3, [sp, #24]
 800b208:	4418      	add	r0, r3
 800b20a:	f010 001f 	ands.w	r0, r0, #31
 800b20e:	f000 808d 	beq.w	800b32c <_dtoa_r+0x844>
 800b212:	f1c0 0220 	rsb	r2, r0, #32
 800b216:	2a04      	cmp	r2, #4
 800b218:	f340 8086 	ble.w	800b328 <_dtoa_r+0x840>
 800b21c:	f1c0 001c 	rsb	r0, r0, #28
 800b220:	9b05      	ldr	r3, [sp, #20]
 800b222:	4403      	add	r3, r0
 800b224:	9305      	str	r3, [sp, #20]
 800b226:	9b06      	ldr	r3, [sp, #24]
 800b228:	4403      	add	r3, r0
 800b22a:	4480      	add	r8, r0
 800b22c:	9306      	str	r3, [sp, #24]
 800b22e:	9b05      	ldr	r3, [sp, #20]
 800b230:	2b00      	cmp	r3, #0
 800b232:	dd05      	ble.n	800b240 <_dtoa_r+0x758>
 800b234:	4629      	mov	r1, r5
 800b236:	461a      	mov	r2, r3
 800b238:	4630      	mov	r0, r6
 800b23a:	f001 f9ed 	bl	800c618 <__lshift>
 800b23e:	4605      	mov	r5, r0
 800b240:	9b06      	ldr	r3, [sp, #24]
 800b242:	2b00      	cmp	r3, #0
 800b244:	dd05      	ble.n	800b252 <_dtoa_r+0x76a>
 800b246:	4621      	mov	r1, r4
 800b248:	461a      	mov	r2, r3
 800b24a:	4630      	mov	r0, r6
 800b24c:	f001 f9e4 	bl	800c618 <__lshift>
 800b250:	4604      	mov	r4, r0
 800b252:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b254:	2b00      	cmp	r3, #0
 800b256:	d06b      	beq.n	800b330 <_dtoa_r+0x848>
 800b258:	4621      	mov	r1, r4
 800b25a:	4628      	mov	r0, r5
 800b25c:	f001 fa48 	bl	800c6f0 <__mcmp>
 800b260:	2800      	cmp	r0, #0
 800b262:	da65      	bge.n	800b330 <_dtoa_r+0x848>
 800b264:	2300      	movs	r3, #0
 800b266:	4629      	mov	r1, r5
 800b268:	220a      	movs	r2, #10
 800b26a:	4630      	mov	r0, r6
 800b26c:	f000 ffda 	bl	800c224 <__multadd>
 800b270:	9b08      	ldr	r3, [sp, #32]
 800b272:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b276:	4605      	mov	r5, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f000 8192 	beq.w	800b5a2 <_dtoa_r+0xaba>
 800b27e:	4639      	mov	r1, r7
 800b280:	2300      	movs	r3, #0
 800b282:	220a      	movs	r2, #10
 800b284:	4630      	mov	r0, r6
 800b286:	f000 ffcd 	bl	800c224 <__multadd>
 800b28a:	f1ba 0f00 	cmp.w	sl, #0
 800b28e:	4607      	mov	r7, r0
 800b290:	f300 808e 	bgt.w	800b3b0 <_dtoa_r+0x8c8>
 800b294:	9b07      	ldr	r3, [sp, #28]
 800b296:	2b02      	cmp	r3, #2
 800b298:	dc51      	bgt.n	800b33e <_dtoa_r+0x856>
 800b29a:	e089      	b.n	800b3b0 <_dtoa_r+0x8c8>
 800b29c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b29e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b2a2:	e751      	b.n	800b148 <_dtoa_r+0x660>
 800b2a4:	f109 34ff 	add.w	r4, r9, #4294967295
 800b2a8:	42a3      	cmp	r3, r4
 800b2aa:	bfbf      	itttt	lt
 800b2ac:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b2ae:	1ae3      	sublt	r3, r4, r3
 800b2b0:	18d2      	addlt	r2, r2, r3
 800b2b2:	4613      	movlt	r3, r2
 800b2b4:	bfb7      	itett	lt
 800b2b6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b2b8:	1b1c      	subge	r4, r3, r4
 800b2ba:	4623      	movlt	r3, r4
 800b2bc:	2400      	movlt	r4, #0
 800b2be:	f1b9 0f00 	cmp.w	r9, #0
 800b2c2:	bfb5      	itete	lt
 800b2c4:	9a05      	ldrlt	r2, [sp, #20]
 800b2c6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800b2ca:	eba2 0809 	sublt.w	r8, r2, r9
 800b2ce:	464a      	movge	r2, r9
 800b2d0:	bfb8      	it	lt
 800b2d2:	2200      	movlt	r2, #0
 800b2d4:	e73b      	b.n	800b14e <_dtoa_r+0x666>
 800b2d6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b2da:	9f08      	ldr	r7, [sp, #32]
 800b2dc:	461c      	mov	r4, r3
 800b2de:	e743      	b.n	800b168 <_dtoa_r+0x680>
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	e76f      	b.n	800b1c4 <_dtoa_r+0x6dc>
 800b2e4:	9b07      	ldr	r3, [sp, #28]
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	dc18      	bgt.n	800b31c <_dtoa_r+0x834>
 800b2ea:	9b02      	ldr	r3, [sp, #8]
 800b2ec:	b9b3      	cbnz	r3, 800b31c <_dtoa_r+0x834>
 800b2ee:	9b03      	ldr	r3, [sp, #12]
 800b2f0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b2f4:	b9a2      	cbnz	r2, 800b320 <_dtoa_r+0x838>
 800b2f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b2fa:	0d12      	lsrs	r2, r2, #20
 800b2fc:	0512      	lsls	r2, r2, #20
 800b2fe:	b18a      	cbz	r2, 800b324 <_dtoa_r+0x83c>
 800b300:	9b05      	ldr	r3, [sp, #20]
 800b302:	3301      	adds	r3, #1
 800b304:	9305      	str	r3, [sp, #20]
 800b306:	9b06      	ldr	r3, [sp, #24]
 800b308:	3301      	adds	r3, #1
 800b30a:	9306      	str	r3, [sp, #24]
 800b30c:	2301      	movs	r3, #1
 800b30e:	930a      	str	r3, [sp, #40]	; 0x28
 800b310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b312:	2b00      	cmp	r3, #0
 800b314:	f47f af6f 	bne.w	800b1f6 <_dtoa_r+0x70e>
 800b318:	2001      	movs	r0, #1
 800b31a:	e774      	b.n	800b206 <_dtoa_r+0x71e>
 800b31c:	2300      	movs	r3, #0
 800b31e:	e7f6      	b.n	800b30e <_dtoa_r+0x826>
 800b320:	9b02      	ldr	r3, [sp, #8]
 800b322:	e7f4      	b.n	800b30e <_dtoa_r+0x826>
 800b324:	920a      	str	r2, [sp, #40]	; 0x28
 800b326:	e7f3      	b.n	800b310 <_dtoa_r+0x828>
 800b328:	d081      	beq.n	800b22e <_dtoa_r+0x746>
 800b32a:	4610      	mov	r0, r2
 800b32c:	301c      	adds	r0, #28
 800b32e:	e777      	b.n	800b220 <_dtoa_r+0x738>
 800b330:	f1b9 0f00 	cmp.w	r9, #0
 800b334:	dc37      	bgt.n	800b3a6 <_dtoa_r+0x8be>
 800b336:	9b07      	ldr	r3, [sp, #28]
 800b338:	2b02      	cmp	r3, #2
 800b33a:	dd34      	ble.n	800b3a6 <_dtoa_r+0x8be>
 800b33c:	46ca      	mov	sl, r9
 800b33e:	f1ba 0f00 	cmp.w	sl, #0
 800b342:	d10d      	bne.n	800b360 <_dtoa_r+0x878>
 800b344:	4621      	mov	r1, r4
 800b346:	4653      	mov	r3, sl
 800b348:	2205      	movs	r2, #5
 800b34a:	4630      	mov	r0, r6
 800b34c:	f000 ff6a 	bl	800c224 <__multadd>
 800b350:	4601      	mov	r1, r0
 800b352:	4604      	mov	r4, r0
 800b354:	4628      	mov	r0, r5
 800b356:	f001 f9cb 	bl	800c6f0 <__mcmp>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f73f adde 	bgt.w	800af1c <_dtoa_r+0x434>
 800b360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b362:	f8dd 8000 	ldr.w	r8, [sp]
 800b366:	ea6f 0b03 	mvn.w	fp, r3
 800b36a:	f04f 0900 	mov.w	r9, #0
 800b36e:	4621      	mov	r1, r4
 800b370:	4630      	mov	r0, r6
 800b372:	f000 ff35 	bl	800c1e0 <_Bfree>
 800b376:	2f00      	cmp	r7, #0
 800b378:	f43f aea7 	beq.w	800b0ca <_dtoa_r+0x5e2>
 800b37c:	f1b9 0f00 	cmp.w	r9, #0
 800b380:	d005      	beq.n	800b38e <_dtoa_r+0x8a6>
 800b382:	45b9      	cmp	r9, r7
 800b384:	d003      	beq.n	800b38e <_dtoa_r+0x8a6>
 800b386:	4649      	mov	r1, r9
 800b388:	4630      	mov	r0, r6
 800b38a:	f000 ff29 	bl	800c1e0 <_Bfree>
 800b38e:	4639      	mov	r1, r7
 800b390:	4630      	mov	r0, r6
 800b392:	f000 ff25 	bl	800c1e0 <_Bfree>
 800b396:	e698      	b.n	800b0ca <_dtoa_r+0x5e2>
 800b398:	2400      	movs	r4, #0
 800b39a:	4627      	mov	r7, r4
 800b39c:	e7e0      	b.n	800b360 <_dtoa_r+0x878>
 800b39e:	46bb      	mov	fp, r7
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	4607      	mov	r7, r0
 800b3a4:	e5ba      	b.n	800af1c <_dtoa_r+0x434>
 800b3a6:	9b08      	ldr	r3, [sp, #32]
 800b3a8:	46ca      	mov	sl, r9
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f000 8100 	beq.w	800b5b0 <_dtoa_r+0xac8>
 800b3b0:	f1b8 0f00 	cmp.w	r8, #0
 800b3b4:	dd05      	ble.n	800b3c2 <_dtoa_r+0x8da>
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	4642      	mov	r2, r8
 800b3ba:	4630      	mov	r0, r6
 800b3bc:	f001 f92c 	bl	800c618 <__lshift>
 800b3c0:	4607      	mov	r7, r0
 800b3c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d05d      	beq.n	800b484 <_dtoa_r+0x99c>
 800b3c8:	6879      	ldr	r1, [r7, #4]
 800b3ca:	4630      	mov	r0, r6
 800b3cc:	f000 fec8 	bl	800c160 <_Balloc>
 800b3d0:	4680      	mov	r8, r0
 800b3d2:	b928      	cbnz	r0, 800b3e0 <_dtoa_r+0x8f8>
 800b3d4:	4b82      	ldr	r3, [pc, #520]	; (800b5e0 <_dtoa_r+0xaf8>)
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b3dc:	f7ff bb9a 	b.w	800ab14 <_dtoa_r+0x2c>
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	3202      	adds	r2, #2
 800b3e4:	0092      	lsls	r2, r2, #2
 800b3e6:	f107 010c 	add.w	r1, r7, #12
 800b3ea:	300c      	adds	r0, #12
 800b3ec:	f000 feaa 	bl	800c144 <memcpy>
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	4641      	mov	r1, r8
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f001 f90f 	bl	800c618 <__lshift>
 800b3fa:	9b00      	ldr	r3, [sp, #0]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	9305      	str	r3, [sp, #20]
 800b400:	9b00      	ldr	r3, [sp, #0]
 800b402:	4453      	add	r3, sl
 800b404:	9309      	str	r3, [sp, #36]	; 0x24
 800b406:	9b02      	ldr	r3, [sp, #8]
 800b408:	f003 0301 	and.w	r3, r3, #1
 800b40c:	46b9      	mov	r9, r7
 800b40e:	9308      	str	r3, [sp, #32]
 800b410:	4607      	mov	r7, r0
 800b412:	9b05      	ldr	r3, [sp, #20]
 800b414:	4621      	mov	r1, r4
 800b416:	3b01      	subs	r3, #1
 800b418:	4628      	mov	r0, r5
 800b41a:	9302      	str	r3, [sp, #8]
 800b41c:	f7ff fad6 	bl	800a9cc <quorem>
 800b420:	4603      	mov	r3, r0
 800b422:	3330      	adds	r3, #48	; 0x30
 800b424:	9006      	str	r0, [sp, #24]
 800b426:	4649      	mov	r1, r9
 800b428:	4628      	mov	r0, r5
 800b42a:	930a      	str	r3, [sp, #40]	; 0x28
 800b42c:	f001 f960 	bl	800c6f0 <__mcmp>
 800b430:	463a      	mov	r2, r7
 800b432:	4682      	mov	sl, r0
 800b434:	4621      	mov	r1, r4
 800b436:	4630      	mov	r0, r6
 800b438:	f001 f976 	bl	800c728 <__mdiff>
 800b43c:	68c2      	ldr	r2, [r0, #12]
 800b43e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b440:	4680      	mov	r8, r0
 800b442:	bb0a      	cbnz	r2, 800b488 <_dtoa_r+0x9a0>
 800b444:	4601      	mov	r1, r0
 800b446:	4628      	mov	r0, r5
 800b448:	f001 f952 	bl	800c6f0 <__mcmp>
 800b44c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b44e:	4602      	mov	r2, r0
 800b450:	4641      	mov	r1, r8
 800b452:	4630      	mov	r0, r6
 800b454:	920e      	str	r2, [sp, #56]	; 0x38
 800b456:	930a      	str	r3, [sp, #40]	; 0x28
 800b458:	f000 fec2 	bl	800c1e0 <_Bfree>
 800b45c:	9b07      	ldr	r3, [sp, #28]
 800b45e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b460:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b464:	ea43 0102 	orr.w	r1, r3, r2
 800b468:	9b08      	ldr	r3, [sp, #32]
 800b46a:	430b      	orrs	r3, r1
 800b46c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b46e:	d10d      	bne.n	800b48c <_dtoa_r+0x9a4>
 800b470:	2b39      	cmp	r3, #57	; 0x39
 800b472:	d029      	beq.n	800b4c8 <_dtoa_r+0x9e0>
 800b474:	f1ba 0f00 	cmp.w	sl, #0
 800b478:	dd01      	ble.n	800b47e <_dtoa_r+0x996>
 800b47a:	9b06      	ldr	r3, [sp, #24]
 800b47c:	3331      	adds	r3, #49	; 0x31
 800b47e:	9a02      	ldr	r2, [sp, #8]
 800b480:	7013      	strb	r3, [r2, #0]
 800b482:	e774      	b.n	800b36e <_dtoa_r+0x886>
 800b484:	4638      	mov	r0, r7
 800b486:	e7b8      	b.n	800b3fa <_dtoa_r+0x912>
 800b488:	2201      	movs	r2, #1
 800b48a:	e7e1      	b.n	800b450 <_dtoa_r+0x968>
 800b48c:	f1ba 0f00 	cmp.w	sl, #0
 800b490:	db06      	blt.n	800b4a0 <_dtoa_r+0x9b8>
 800b492:	9907      	ldr	r1, [sp, #28]
 800b494:	ea41 0a0a 	orr.w	sl, r1, sl
 800b498:	9908      	ldr	r1, [sp, #32]
 800b49a:	ea5a 0101 	orrs.w	r1, sl, r1
 800b49e:	d120      	bne.n	800b4e2 <_dtoa_r+0x9fa>
 800b4a0:	2a00      	cmp	r2, #0
 800b4a2:	ddec      	ble.n	800b47e <_dtoa_r+0x996>
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	4630      	mov	r0, r6
 800b4aa:	9305      	str	r3, [sp, #20]
 800b4ac:	f001 f8b4 	bl	800c618 <__lshift>
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	f001 f91c 	bl	800c6f0 <__mcmp>
 800b4b8:	2800      	cmp	r0, #0
 800b4ba:	9b05      	ldr	r3, [sp, #20]
 800b4bc:	dc02      	bgt.n	800b4c4 <_dtoa_r+0x9dc>
 800b4be:	d1de      	bne.n	800b47e <_dtoa_r+0x996>
 800b4c0:	07da      	lsls	r2, r3, #31
 800b4c2:	d5dc      	bpl.n	800b47e <_dtoa_r+0x996>
 800b4c4:	2b39      	cmp	r3, #57	; 0x39
 800b4c6:	d1d8      	bne.n	800b47a <_dtoa_r+0x992>
 800b4c8:	9a02      	ldr	r2, [sp, #8]
 800b4ca:	2339      	movs	r3, #57	; 0x39
 800b4cc:	7013      	strb	r3, [r2, #0]
 800b4ce:	4643      	mov	r3, r8
 800b4d0:	4698      	mov	r8, r3
 800b4d2:	3b01      	subs	r3, #1
 800b4d4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b4d8:	2a39      	cmp	r2, #57	; 0x39
 800b4da:	d051      	beq.n	800b580 <_dtoa_r+0xa98>
 800b4dc:	3201      	adds	r2, #1
 800b4de:	701a      	strb	r2, [r3, #0]
 800b4e0:	e745      	b.n	800b36e <_dtoa_r+0x886>
 800b4e2:	2a00      	cmp	r2, #0
 800b4e4:	dd03      	ble.n	800b4ee <_dtoa_r+0xa06>
 800b4e6:	2b39      	cmp	r3, #57	; 0x39
 800b4e8:	d0ee      	beq.n	800b4c8 <_dtoa_r+0x9e0>
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	e7c7      	b.n	800b47e <_dtoa_r+0x996>
 800b4ee:	9a05      	ldr	r2, [sp, #20]
 800b4f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4f2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b4f6:	428a      	cmp	r2, r1
 800b4f8:	d02b      	beq.n	800b552 <_dtoa_r+0xa6a>
 800b4fa:	4629      	mov	r1, r5
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	220a      	movs	r2, #10
 800b500:	4630      	mov	r0, r6
 800b502:	f000 fe8f 	bl	800c224 <__multadd>
 800b506:	45b9      	cmp	r9, r7
 800b508:	4605      	mov	r5, r0
 800b50a:	f04f 0300 	mov.w	r3, #0
 800b50e:	f04f 020a 	mov.w	r2, #10
 800b512:	4649      	mov	r1, r9
 800b514:	4630      	mov	r0, r6
 800b516:	d107      	bne.n	800b528 <_dtoa_r+0xa40>
 800b518:	f000 fe84 	bl	800c224 <__multadd>
 800b51c:	4681      	mov	r9, r0
 800b51e:	4607      	mov	r7, r0
 800b520:	9b05      	ldr	r3, [sp, #20]
 800b522:	3301      	adds	r3, #1
 800b524:	9305      	str	r3, [sp, #20]
 800b526:	e774      	b.n	800b412 <_dtoa_r+0x92a>
 800b528:	f000 fe7c 	bl	800c224 <__multadd>
 800b52c:	4639      	mov	r1, r7
 800b52e:	4681      	mov	r9, r0
 800b530:	2300      	movs	r3, #0
 800b532:	220a      	movs	r2, #10
 800b534:	4630      	mov	r0, r6
 800b536:	f000 fe75 	bl	800c224 <__multadd>
 800b53a:	4607      	mov	r7, r0
 800b53c:	e7f0      	b.n	800b520 <_dtoa_r+0xa38>
 800b53e:	f1ba 0f00 	cmp.w	sl, #0
 800b542:	9a00      	ldr	r2, [sp, #0]
 800b544:	bfcc      	ite	gt
 800b546:	46d0      	movgt	r8, sl
 800b548:	f04f 0801 	movle.w	r8, #1
 800b54c:	4490      	add	r8, r2
 800b54e:	f04f 0900 	mov.w	r9, #0
 800b552:	4629      	mov	r1, r5
 800b554:	2201      	movs	r2, #1
 800b556:	4630      	mov	r0, r6
 800b558:	9302      	str	r3, [sp, #8]
 800b55a:	f001 f85d 	bl	800c618 <__lshift>
 800b55e:	4621      	mov	r1, r4
 800b560:	4605      	mov	r5, r0
 800b562:	f001 f8c5 	bl	800c6f0 <__mcmp>
 800b566:	2800      	cmp	r0, #0
 800b568:	dcb1      	bgt.n	800b4ce <_dtoa_r+0x9e6>
 800b56a:	d102      	bne.n	800b572 <_dtoa_r+0xa8a>
 800b56c:	9b02      	ldr	r3, [sp, #8]
 800b56e:	07db      	lsls	r3, r3, #31
 800b570:	d4ad      	bmi.n	800b4ce <_dtoa_r+0x9e6>
 800b572:	4643      	mov	r3, r8
 800b574:	4698      	mov	r8, r3
 800b576:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b57a:	2a30      	cmp	r2, #48	; 0x30
 800b57c:	d0fa      	beq.n	800b574 <_dtoa_r+0xa8c>
 800b57e:	e6f6      	b.n	800b36e <_dtoa_r+0x886>
 800b580:	9a00      	ldr	r2, [sp, #0]
 800b582:	429a      	cmp	r2, r3
 800b584:	d1a4      	bne.n	800b4d0 <_dtoa_r+0x9e8>
 800b586:	f10b 0b01 	add.w	fp, fp, #1
 800b58a:	2331      	movs	r3, #49	; 0x31
 800b58c:	e778      	b.n	800b480 <_dtoa_r+0x998>
 800b58e:	4b15      	ldr	r3, [pc, #84]	; (800b5e4 <_dtoa_r+0xafc>)
 800b590:	f7ff bb12 	b.w	800abb8 <_dtoa_r+0xd0>
 800b594:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b596:	2b00      	cmp	r3, #0
 800b598:	f47f aaee 	bne.w	800ab78 <_dtoa_r+0x90>
 800b59c:	4b12      	ldr	r3, [pc, #72]	; (800b5e8 <_dtoa_r+0xb00>)
 800b59e:	f7ff bb0b 	b.w	800abb8 <_dtoa_r+0xd0>
 800b5a2:	f1ba 0f00 	cmp.w	sl, #0
 800b5a6:	dc03      	bgt.n	800b5b0 <_dtoa_r+0xac8>
 800b5a8:	9b07      	ldr	r3, [sp, #28]
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	f73f aec7 	bgt.w	800b33e <_dtoa_r+0x856>
 800b5b0:	f8dd 8000 	ldr.w	r8, [sp]
 800b5b4:	4621      	mov	r1, r4
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f7ff fa08 	bl	800a9cc <quorem>
 800b5bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b5c0:	f808 3b01 	strb.w	r3, [r8], #1
 800b5c4:	9a00      	ldr	r2, [sp, #0]
 800b5c6:	eba8 0202 	sub.w	r2, r8, r2
 800b5ca:	4592      	cmp	sl, r2
 800b5cc:	ddb7      	ble.n	800b53e <_dtoa_r+0xa56>
 800b5ce:	4629      	mov	r1, r5
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	220a      	movs	r2, #10
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f000 fe25 	bl	800c224 <__multadd>
 800b5da:	4605      	mov	r5, r0
 800b5dc:	e7ea      	b.n	800b5b4 <_dtoa_r+0xacc>
 800b5de:	bf00      	nop
 800b5e0:	0800ddac 	.word	0x0800ddac
 800b5e4:	0800dba8 	.word	0x0800dba8
 800b5e8:	0800dd29 	.word	0x0800dd29

0800b5ec <__sflush_r>:
 800b5ec:	898a      	ldrh	r2, [r1, #12]
 800b5ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f2:	4605      	mov	r5, r0
 800b5f4:	0710      	lsls	r0, r2, #28
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	d458      	bmi.n	800b6ac <__sflush_r+0xc0>
 800b5fa:	684b      	ldr	r3, [r1, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dc05      	bgt.n	800b60c <__sflush_r+0x20>
 800b600:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b602:	2b00      	cmp	r3, #0
 800b604:	dc02      	bgt.n	800b60c <__sflush_r+0x20>
 800b606:	2000      	movs	r0, #0
 800b608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b60c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b60e:	2e00      	cmp	r6, #0
 800b610:	d0f9      	beq.n	800b606 <__sflush_r+0x1a>
 800b612:	2300      	movs	r3, #0
 800b614:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b618:	682f      	ldr	r7, [r5, #0]
 800b61a:	602b      	str	r3, [r5, #0]
 800b61c:	d032      	beq.n	800b684 <__sflush_r+0x98>
 800b61e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b620:	89a3      	ldrh	r3, [r4, #12]
 800b622:	075a      	lsls	r2, r3, #29
 800b624:	d505      	bpl.n	800b632 <__sflush_r+0x46>
 800b626:	6863      	ldr	r3, [r4, #4]
 800b628:	1ac0      	subs	r0, r0, r3
 800b62a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b62c:	b10b      	cbz	r3, 800b632 <__sflush_r+0x46>
 800b62e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b630:	1ac0      	subs	r0, r0, r3
 800b632:	2300      	movs	r3, #0
 800b634:	4602      	mov	r2, r0
 800b636:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b638:	6a21      	ldr	r1, [r4, #32]
 800b63a:	4628      	mov	r0, r5
 800b63c:	47b0      	blx	r6
 800b63e:	1c43      	adds	r3, r0, #1
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	d106      	bne.n	800b652 <__sflush_r+0x66>
 800b644:	6829      	ldr	r1, [r5, #0]
 800b646:	291d      	cmp	r1, #29
 800b648:	d82c      	bhi.n	800b6a4 <__sflush_r+0xb8>
 800b64a:	4a2a      	ldr	r2, [pc, #168]	; (800b6f4 <__sflush_r+0x108>)
 800b64c:	40ca      	lsrs	r2, r1
 800b64e:	07d6      	lsls	r6, r2, #31
 800b650:	d528      	bpl.n	800b6a4 <__sflush_r+0xb8>
 800b652:	2200      	movs	r2, #0
 800b654:	6062      	str	r2, [r4, #4]
 800b656:	04d9      	lsls	r1, r3, #19
 800b658:	6922      	ldr	r2, [r4, #16]
 800b65a:	6022      	str	r2, [r4, #0]
 800b65c:	d504      	bpl.n	800b668 <__sflush_r+0x7c>
 800b65e:	1c42      	adds	r2, r0, #1
 800b660:	d101      	bne.n	800b666 <__sflush_r+0x7a>
 800b662:	682b      	ldr	r3, [r5, #0]
 800b664:	b903      	cbnz	r3, 800b668 <__sflush_r+0x7c>
 800b666:	6560      	str	r0, [r4, #84]	; 0x54
 800b668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b66a:	602f      	str	r7, [r5, #0]
 800b66c:	2900      	cmp	r1, #0
 800b66e:	d0ca      	beq.n	800b606 <__sflush_r+0x1a>
 800b670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b674:	4299      	cmp	r1, r3
 800b676:	d002      	beq.n	800b67e <__sflush_r+0x92>
 800b678:	4628      	mov	r0, r5
 800b67a:	f001 fa3d 	bl	800caf8 <_free_r>
 800b67e:	2000      	movs	r0, #0
 800b680:	6360      	str	r0, [r4, #52]	; 0x34
 800b682:	e7c1      	b.n	800b608 <__sflush_r+0x1c>
 800b684:	6a21      	ldr	r1, [r4, #32]
 800b686:	2301      	movs	r3, #1
 800b688:	4628      	mov	r0, r5
 800b68a:	47b0      	blx	r6
 800b68c:	1c41      	adds	r1, r0, #1
 800b68e:	d1c7      	bne.n	800b620 <__sflush_r+0x34>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d0c4      	beq.n	800b620 <__sflush_r+0x34>
 800b696:	2b1d      	cmp	r3, #29
 800b698:	d001      	beq.n	800b69e <__sflush_r+0xb2>
 800b69a:	2b16      	cmp	r3, #22
 800b69c:	d101      	bne.n	800b6a2 <__sflush_r+0xb6>
 800b69e:	602f      	str	r7, [r5, #0]
 800b6a0:	e7b1      	b.n	800b606 <__sflush_r+0x1a>
 800b6a2:	89a3      	ldrh	r3, [r4, #12]
 800b6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6a8:	81a3      	strh	r3, [r4, #12]
 800b6aa:	e7ad      	b.n	800b608 <__sflush_r+0x1c>
 800b6ac:	690f      	ldr	r7, [r1, #16]
 800b6ae:	2f00      	cmp	r7, #0
 800b6b0:	d0a9      	beq.n	800b606 <__sflush_r+0x1a>
 800b6b2:	0793      	lsls	r3, r2, #30
 800b6b4:	680e      	ldr	r6, [r1, #0]
 800b6b6:	bf08      	it	eq
 800b6b8:	694b      	ldreq	r3, [r1, #20]
 800b6ba:	600f      	str	r7, [r1, #0]
 800b6bc:	bf18      	it	ne
 800b6be:	2300      	movne	r3, #0
 800b6c0:	eba6 0807 	sub.w	r8, r6, r7
 800b6c4:	608b      	str	r3, [r1, #8]
 800b6c6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ca:	dd9c      	ble.n	800b606 <__sflush_r+0x1a>
 800b6cc:	6a21      	ldr	r1, [r4, #32]
 800b6ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6d0:	4643      	mov	r3, r8
 800b6d2:	463a      	mov	r2, r7
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	47b0      	blx	r6
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	dc06      	bgt.n	800b6ea <__sflush_r+0xfe>
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6e2:	81a3      	strh	r3, [r4, #12]
 800b6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e8:	e78e      	b.n	800b608 <__sflush_r+0x1c>
 800b6ea:	4407      	add	r7, r0
 800b6ec:	eba8 0800 	sub.w	r8, r8, r0
 800b6f0:	e7e9      	b.n	800b6c6 <__sflush_r+0xda>
 800b6f2:	bf00      	nop
 800b6f4:	20400001 	.word	0x20400001

0800b6f8 <_fflush_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	690b      	ldr	r3, [r1, #16]
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	460c      	mov	r4, r1
 800b700:	b913      	cbnz	r3, 800b708 <_fflush_r+0x10>
 800b702:	2500      	movs	r5, #0
 800b704:	4628      	mov	r0, r5
 800b706:	bd38      	pop	{r3, r4, r5, pc}
 800b708:	b118      	cbz	r0, 800b712 <_fflush_r+0x1a>
 800b70a:	6983      	ldr	r3, [r0, #24]
 800b70c:	b90b      	cbnz	r3, 800b712 <_fflush_r+0x1a>
 800b70e:	f000 f887 	bl	800b820 <__sinit>
 800b712:	4b14      	ldr	r3, [pc, #80]	; (800b764 <_fflush_r+0x6c>)
 800b714:	429c      	cmp	r4, r3
 800b716:	d11b      	bne.n	800b750 <_fflush_r+0x58>
 800b718:	686c      	ldr	r4, [r5, #4]
 800b71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d0ef      	beq.n	800b702 <_fflush_r+0xa>
 800b722:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b724:	07d0      	lsls	r0, r2, #31
 800b726:	d404      	bmi.n	800b732 <_fflush_r+0x3a>
 800b728:	0599      	lsls	r1, r3, #22
 800b72a:	d402      	bmi.n	800b732 <_fflush_r+0x3a>
 800b72c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b72e:	f000 fc88 	bl	800c042 <__retarget_lock_acquire_recursive>
 800b732:	4628      	mov	r0, r5
 800b734:	4621      	mov	r1, r4
 800b736:	f7ff ff59 	bl	800b5ec <__sflush_r>
 800b73a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b73c:	07da      	lsls	r2, r3, #31
 800b73e:	4605      	mov	r5, r0
 800b740:	d4e0      	bmi.n	800b704 <_fflush_r+0xc>
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	059b      	lsls	r3, r3, #22
 800b746:	d4dd      	bmi.n	800b704 <_fflush_r+0xc>
 800b748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b74a:	f000 fc7b 	bl	800c044 <__retarget_lock_release_recursive>
 800b74e:	e7d9      	b.n	800b704 <_fflush_r+0xc>
 800b750:	4b05      	ldr	r3, [pc, #20]	; (800b768 <_fflush_r+0x70>)
 800b752:	429c      	cmp	r4, r3
 800b754:	d101      	bne.n	800b75a <_fflush_r+0x62>
 800b756:	68ac      	ldr	r4, [r5, #8]
 800b758:	e7df      	b.n	800b71a <_fflush_r+0x22>
 800b75a:	4b04      	ldr	r3, [pc, #16]	; (800b76c <_fflush_r+0x74>)
 800b75c:	429c      	cmp	r4, r3
 800b75e:	bf08      	it	eq
 800b760:	68ec      	ldreq	r4, [r5, #12]
 800b762:	e7da      	b.n	800b71a <_fflush_r+0x22>
 800b764:	0800dde0 	.word	0x0800dde0
 800b768:	0800de00 	.word	0x0800de00
 800b76c:	0800ddc0 	.word	0x0800ddc0

0800b770 <std>:
 800b770:	2300      	movs	r3, #0
 800b772:	b510      	push	{r4, lr}
 800b774:	4604      	mov	r4, r0
 800b776:	e9c0 3300 	strd	r3, r3, [r0]
 800b77a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b77e:	6083      	str	r3, [r0, #8]
 800b780:	8181      	strh	r1, [r0, #12]
 800b782:	6643      	str	r3, [r0, #100]	; 0x64
 800b784:	81c2      	strh	r2, [r0, #14]
 800b786:	6183      	str	r3, [r0, #24]
 800b788:	4619      	mov	r1, r3
 800b78a:	2208      	movs	r2, #8
 800b78c:	305c      	adds	r0, #92	; 0x5c
 800b78e:	f7fd fac7 	bl	8008d20 <memset>
 800b792:	4b05      	ldr	r3, [pc, #20]	; (800b7a8 <std+0x38>)
 800b794:	6263      	str	r3, [r4, #36]	; 0x24
 800b796:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <std+0x3c>)
 800b798:	62a3      	str	r3, [r4, #40]	; 0x28
 800b79a:	4b05      	ldr	r3, [pc, #20]	; (800b7b0 <std+0x40>)
 800b79c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b79e:	4b05      	ldr	r3, [pc, #20]	; (800b7b4 <std+0x44>)
 800b7a0:	6224      	str	r4, [r4, #32]
 800b7a2:	6323      	str	r3, [r4, #48]	; 0x30
 800b7a4:	bd10      	pop	{r4, pc}
 800b7a6:	bf00      	nop
 800b7a8:	0800d279 	.word	0x0800d279
 800b7ac:	0800d29b 	.word	0x0800d29b
 800b7b0:	0800d2d3 	.word	0x0800d2d3
 800b7b4:	0800d2f7 	.word	0x0800d2f7

0800b7b8 <_cleanup_r>:
 800b7b8:	4901      	ldr	r1, [pc, #4]	; (800b7c0 <_cleanup_r+0x8>)
 800b7ba:	f000 b8af 	b.w	800b91c <_fwalk_reent>
 800b7be:	bf00      	nop
 800b7c0:	0800b6f9 	.word	0x0800b6f9

0800b7c4 <__sfmoreglue>:
 800b7c4:	b570      	push	{r4, r5, r6, lr}
 800b7c6:	1e4a      	subs	r2, r1, #1
 800b7c8:	2568      	movs	r5, #104	; 0x68
 800b7ca:	4355      	muls	r5, r2
 800b7cc:	460e      	mov	r6, r1
 800b7ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7d2:	f001 f9e1 	bl	800cb98 <_malloc_r>
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	b140      	cbz	r0, 800b7ec <__sfmoreglue+0x28>
 800b7da:	2100      	movs	r1, #0
 800b7dc:	e9c0 1600 	strd	r1, r6, [r0]
 800b7e0:	300c      	adds	r0, #12
 800b7e2:	60a0      	str	r0, [r4, #8]
 800b7e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7e8:	f7fd fa9a 	bl	8008d20 <memset>
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	bd70      	pop	{r4, r5, r6, pc}

0800b7f0 <__sfp_lock_acquire>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	; (800b7f8 <__sfp_lock_acquire+0x8>)
 800b7f2:	f000 bc26 	b.w	800c042 <__retarget_lock_acquire_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	200006f4 	.word	0x200006f4

0800b7fc <__sfp_lock_release>:
 800b7fc:	4801      	ldr	r0, [pc, #4]	; (800b804 <__sfp_lock_release+0x8>)
 800b7fe:	f000 bc21 	b.w	800c044 <__retarget_lock_release_recursive>
 800b802:	bf00      	nop
 800b804:	200006f4 	.word	0x200006f4

0800b808 <__sinit_lock_acquire>:
 800b808:	4801      	ldr	r0, [pc, #4]	; (800b810 <__sinit_lock_acquire+0x8>)
 800b80a:	f000 bc1a 	b.w	800c042 <__retarget_lock_acquire_recursive>
 800b80e:	bf00      	nop
 800b810:	200006ef 	.word	0x200006ef

0800b814 <__sinit_lock_release>:
 800b814:	4801      	ldr	r0, [pc, #4]	; (800b81c <__sinit_lock_release+0x8>)
 800b816:	f000 bc15 	b.w	800c044 <__retarget_lock_release_recursive>
 800b81a:	bf00      	nop
 800b81c:	200006ef 	.word	0x200006ef

0800b820 <__sinit>:
 800b820:	b510      	push	{r4, lr}
 800b822:	4604      	mov	r4, r0
 800b824:	f7ff fff0 	bl	800b808 <__sinit_lock_acquire>
 800b828:	69a3      	ldr	r3, [r4, #24]
 800b82a:	b11b      	cbz	r3, 800b834 <__sinit+0x14>
 800b82c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b830:	f7ff bff0 	b.w	800b814 <__sinit_lock_release>
 800b834:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b838:	6523      	str	r3, [r4, #80]	; 0x50
 800b83a:	4b13      	ldr	r3, [pc, #76]	; (800b888 <__sinit+0x68>)
 800b83c:	4a13      	ldr	r2, [pc, #76]	; (800b88c <__sinit+0x6c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	62a2      	str	r2, [r4, #40]	; 0x28
 800b842:	42a3      	cmp	r3, r4
 800b844:	bf04      	itt	eq
 800b846:	2301      	moveq	r3, #1
 800b848:	61a3      	streq	r3, [r4, #24]
 800b84a:	4620      	mov	r0, r4
 800b84c:	f000 f820 	bl	800b890 <__sfp>
 800b850:	6060      	str	r0, [r4, #4]
 800b852:	4620      	mov	r0, r4
 800b854:	f000 f81c 	bl	800b890 <__sfp>
 800b858:	60a0      	str	r0, [r4, #8]
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 f818 	bl	800b890 <__sfp>
 800b860:	2200      	movs	r2, #0
 800b862:	60e0      	str	r0, [r4, #12]
 800b864:	2104      	movs	r1, #4
 800b866:	6860      	ldr	r0, [r4, #4]
 800b868:	f7ff ff82 	bl	800b770 <std>
 800b86c:	68a0      	ldr	r0, [r4, #8]
 800b86e:	2201      	movs	r2, #1
 800b870:	2109      	movs	r1, #9
 800b872:	f7ff ff7d 	bl	800b770 <std>
 800b876:	68e0      	ldr	r0, [r4, #12]
 800b878:	2202      	movs	r2, #2
 800b87a:	2112      	movs	r1, #18
 800b87c:	f7ff ff78 	bl	800b770 <std>
 800b880:	2301      	movs	r3, #1
 800b882:	61a3      	str	r3, [r4, #24]
 800b884:	e7d2      	b.n	800b82c <__sinit+0xc>
 800b886:	bf00      	nop
 800b888:	0800db94 	.word	0x0800db94
 800b88c:	0800b7b9 	.word	0x0800b7b9

0800b890 <__sfp>:
 800b890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b892:	4607      	mov	r7, r0
 800b894:	f7ff ffac 	bl	800b7f0 <__sfp_lock_acquire>
 800b898:	4b1e      	ldr	r3, [pc, #120]	; (800b914 <__sfp+0x84>)
 800b89a:	681e      	ldr	r6, [r3, #0]
 800b89c:	69b3      	ldr	r3, [r6, #24]
 800b89e:	b913      	cbnz	r3, 800b8a6 <__sfp+0x16>
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	f7ff ffbd 	bl	800b820 <__sinit>
 800b8a6:	3648      	adds	r6, #72	; 0x48
 800b8a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	d503      	bpl.n	800b8b8 <__sfp+0x28>
 800b8b0:	6833      	ldr	r3, [r6, #0]
 800b8b2:	b30b      	cbz	r3, 800b8f8 <__sfp+0x68>
 800b8b4:	6836      	ldr	r6, [r6, #0]
 800b8b6:	e7f7      	b.n	800b8a8 <__sfp+0x18>
 800b8b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b8bc:	b9d5      	cbnz	r5, 800b8f4 <__sfp+0x64>
 800b8be:	4b16      	ldr	r3, [pc, #88]	; (800b918 <__sfp+0x88>)
 800b8c0:	60e3      	str	r3, [r4, #12]
 800b8c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8c6:	6665      	str	r5, [r4, #100]	; 0x64
 800b8c8:	f000 fbba 	bl	800c040 <__retarget_lock_init_recursive>
 800b8cc:	f7ff ff96 	bl	800b7fc <__sfp_lock_release>
 800b8d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b8d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8d8:	6025      	str	r5, [r4, #0]
 800b8da:	61a5      	str	r5, [r4, #24]
 800b8dc:	2208      	movs	r2, #8
 800b8de:	4629      	mov	r1, r5
 800b8e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8e4:	f7fd fa1c 	bl	8008d20 <memset>
 800b8e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f4:	3468      	adds	r4, #104	; 0x68
 800b8f6:	e7d9      	b.n	800b8ac <__sfp+0x1c>
 800b8f8:	2104      	movs	r1, #4
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	f7ff ff62 	bl	800b7c4 <__sfmoreglue>
 800b900:	4604      	mov	r4, r0
 800b902:	6030      	str	r0, [r6, #0]
 800b904:	2800      	cmp	r0, #0
 800b906:	d1d5      	bne.n	800b8b4 <__sfp+0x24>
 800b908:	f7ff ff78 	bl	800b7fc <__sfp_lock_release>
 800b90c:	230c      	movs	r3, #12
 800b90e:	603b      	str	r3, [r7, #0]
 800b910:	e7ee      	b.n	800b8f0 <__sfp+0x60>
 800b912:	bf00      	nop
 800b914:	0800db94 	.word	0x0800db94
 800b918:	ffff0001 	.word	0xffff0001

0800b91c <_fwalk_reent>:
 800b91c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b920:	4606      	mov	r6, r0
 800b922:	4688      	mov	r8, r1
 800b924:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b928:	2700      	movs	r7, #0
 800b92a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b92e:	f1b9 0901 	subs.w	r9, r9, #1
 800b932:	d505      	bpl.n	800b940 <_fwalk_reent+0x24>
 800b934:	6824      	ldr	r4, [r4, #0]
 800b936:	2c00      	cmp	r4, #0
 800b938:	d1f7      	bne.n	800b92a <_fwalk_reent+0xe>
 800b93a:	4638      	mov	r0, r7
 800b93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b940:	89ab      	ldrh	r3, [r5, #12]
 800b942:	2b01      	cmp	r3, #1
 800b944:	d907      	bls.n	800b956 <_fwalk_reent+0x3a>
 800b946:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b94a:	3301      	adds	r3, #1
 800b94c:	d003      	beq.n	800b956 <_fwalk_reent+0x3a>
 800b94e:	4629      	mov	r1, r5
 800b950:	4630      	mov	r0, r6
 800b952:	47c0      	blx	r8
 800b954:	4307      	orrs	r7, r0
 800b956:	3568      	adds	r5, #104	; 0x68
 800b958:	e7e9      	b.n	800b92e <_fwalk_reent+0x12>

0800b95a <rshift>:
 800b95a:	6903      	ldr	r3, [r0, #16]
 800b95c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b964:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b968:	f100 0414 	add.w	r4, r0, #20
 800b96c:	dd45      	ble.n	800b9fa <rshift+0xa0>
 800b96e:	f011 011f 	ands.w	r1, r1, #31
 800b972:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b976:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b97a:	d10c      	bne.n	800b996 <rshift+0x3c>
 800b97c:	f100 0710 	add.w	r7, r0, #16
 800b980:	4629      	mov	r1, r5
 800b982:	42b1      	cmp	r1, r6
 800b984:	d334      	bcc.n	800b9f0 <rshift+0x96>
 800b986:	1a9b      	subs	r3, r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	1eea      	subs	r2, r5, #3
 800b98c:	4296      	cmp	r6, r2
 800b98e:	bf38      	it	cc
 800b990:	2300      	movcc	r3, #0
 800b992:	4423      	add	r3, r4
 800b994:	e015      	b.n	800b9c2 <rshift+0x68>
 800b996:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b99a:	f1c1 0820 	rsb	r8, r1, #32
 800b99e:	40cf      	lsrs	r7, r1
 800b9a0:	f105 0e04 	add.w	lr, r5, #4
 800b9a4:	46a1      	mov	r9, r4
 800b9a6:	4576      	cmp	r6, lr
 800b9a8:	46f4      	mov	ip, lr
 800b9aa:	d815      	bhi.n	800b9d8 <rshift+0x7e>
 800b9ac:	1a9b      	subs	r3, r3, r2
 800b9ae:	009a      	lsls	r2, r3, #2
 800b9b0:	3a04      	subs	r2, #4
 800b9b2:	3501      	adds	r5, #1
 800b9b4:	42ae      	cmp	r6, r5
 800b9b6:	bf38      	it	cc
 800b9b8:	2200      	movcc	r2, #0
 800b9ba:	18a3      	adds	r3, r4, r2
 800b9bc:	50a7      	str	r7, [r4, r2]
 800b9be:	b107      	cbz	r7, 800b9c2 <rshift+0x68>
 800b9c0:	3304      	adds	r3, #4
 800b9c2:	1b1a      	subs	r2, r3, r4
 800b9c4:	42a3      	cmp	r3, r4
 800b9c6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b9ca:	bf08      	it	eq
 800b9cc:	2300      	moveq	r3, #0
 800b9ce:	6102      	str	r2, [r0, #16]
 800b9d0:	bf08      	it	eq
 800b9d2:	6143      	streq	r3, [r0, #20]
 800b9d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9d8:	f8dc c000 	ldr.w	ip, [ip]
 800b9dc:	fa0c fc08 	lsl.w	ip, ip, r8
 800b9e0:	ea4c 0707 	orr.w	r7, ip, r7
 800b9e4:	f849 7b04 	str.w	r7, [r9], #4
 800b9e8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b9ec:	40cf      	lsrs	r7, r1
 800b9ee:	e7da      	b.n	800b9a6 <rshift+0x4c>
 800b9f0:	f851 cb04 	ldr.w	ip, [r1], #4
 800b9f4:	f847 cf04 	str.w	ip, [r7, #4]!
 800b9f8:	e7c3      	b.n	800b982 <rshift+0x28>
 800b9fa:	4623      	mov	r3, r4
 800b9fc:	e7e1      	b.n	800b9c2 <rshift+0x68>

0800b9fe <__hexdig_fun>:
 800b9fe:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba02:	2b09      	cmp	r3, #9
 800ba04:	d802      	bhi.n	800ba0c <__hexdig_fun+0xe>
 800ba06:	3820      	subs	r0, #32
 800ba08:	b2c0      	uxtb	r0, r0
 800ba0a:	4770      	bx	lr
 800ba0c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ba10:	2b05      	cmp	r3, #5
 800ba12:	d801      	bhi.n	800ba18 <__hexdig_fun+0x1a>
 800ba14:	3847      	subs	r0, #71	; 0x47
 800ba16:	e7f7      	b.n	800ba08 <__hexdig_fun+0xa>
 800ba18:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ba1c:	2b05      	cmp	r3, #5
 800ba1e:	d801      	bhi.n	800ba24 <__hexdig_fun+0x26>
 800ba20:	3827      	subs	r0, #39	; 0x27
 800ba22:	e7f1      	b.n	800ba08 <__hexdig_fun+0xa>
 800ba24:	2000      	movs	r0, #0
 800ba26:	4770      	bx	lr

0800ba28 <__gethex>:
 800ba28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba2c:	ed2d 8b02 	vpush	{d8}
 800ba30:	b089      	sub	sp, #36	; 0x24
 800ba32:	ee08 0a10 	vmov	s16, r0
 800ba36:	9304      	str	r3, [sp, #16]
 800ba38:	4bbc      	ldr	r3, [pc, #752]	; (800bd2c <__gethex+0x304>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	9301      	str	r3, [sp, #4]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	468b      	mov	fp, r1
 800ba42:	4690      	mov	r8, r2
 800ba44:	f7f4 fbfc 	bl	8000240 <strlen>
 800ba48:	9b01      	ldr	r3, [sp, #4]
 800ba4a:	f8db 2000 	ldr.w	r2, [fp]
 800ba4e:	4403      	add	r3, r0
 800ba50:	4682      	mov	sl, r0
 800ba52:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ba56:	9305      	str	r3, [sp, #20]
 800ba58:	1c93      	adds	r3, r2, #2
 800ba5a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ba5e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ba62:	32fe      	adds	r2, #254	; 0xfe
 800ba64:	18d1      	adds	r1, r2, r3
 800ba66:	461f      	mov	r7, r3
 800ba68:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ba6c:	9100      	str	r1, [sp, #0]
 800ba6e:	2830      	cmp	r0, #48	; 0x30
 800ba70:	d0f8      	beq.n	800ba64 <__gethex+0x3c>
 800ba72:	f7ff ffc4 	bl	800b9fe <__hexdig_fun>
 800ba76:	4604      	mov	r4, r0
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d13a      	bne.n	800baf2 <__gethex+0xca>
 800ba7c:	9901      	ldr	r1, [sp, #4]
 800ba7e:	4652      	mov	r2, sl
 800ba80:	4638      	mov	r0, r7
 800ba82:	f001 fc3c 	bl	800d2fe <strncmp>
 800ba86:	4605      	mov	r5, r0
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d168      	bne.n	800bb5e <__gethex+0x136>
 800ba8c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ba90:	eb07 060a 	add.w	r6, r7, sl
 800ba94:	f7ff ffb3 	bl	800b9fe <__hexdig_fun>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	d062      	beq.n	800bb62 <__gethex+0x13a>
 800ba9c:	4633      	mov	r3, r6
 800ba9e:	7818      	ldrb	r0, [r3, #0]
 800baa0:	2830      	cmp	r0, #48	; 0x30
 800baa2:	461f      	mov	r7, r3
 800baa4:	f103 0301 	add.w	r3, r3, #1
 800baa8:	d0f9      	beq.n	800ba9e <__gethex+0x76>
 800baaa:	f7ff ffa8 	bl	800b9fe <__hexdig_fun>
 800baae:	2301      	movs	r3, #1
 800bab0:	fab0 f480 	clz	r4, r0
 800bab4:	0964      	lsrs	r4, r4, #5
 800bab6:	4635      	mov	r5, r6
 800bab8:	9300      	str	r3, [sp, #0]
 800baba:	463a      	mov	r2, r7
 800babc:	4616      	mov	r6, r2
 800babe:	3201      	adds	r2, #1
 800bac0:	7830      	ldrb	r0, [r6, #0]
 800bac2:	f7ff ff9c 	bl	800b9fe <__hexdig_fun>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d1f8      	bne.n	800babc <__gethex+0x94>
 800baca:	9901      	ldr	r1, [sp, #4]
 800bacc:	4652      	mov	r2, sl
 800bace:	4630      	mov	r0, r6
 800bad0:	f001 fc15 	bl	800d2fe <strncmp>
 800bad4:	b980      	cbnz	r0, 800baf8 <__gethex+0xd0>
 800bad6:	b94d      	cbnz	r5, 800baec <__gethex+0xc4>
 800bad8:	eb06 050a 	add.w	r5, r6, sl
 800badc:	462a      	mov	r2, r5
 800bade:	4616      	mov	r6, r2
 800bae0:	3201      	adds	r2, #1
 800bae2:	7830      	ldrb	r0, [r6, #0]
 800bae4:	f7ff ff8b 	bl	800b9fe <__hexdig_fun>
 800bae8:	2800      	cmp	r0, #0
 800baea:	d1f8      	bne.n	800bade <__gethex+0xb6>
 800baec:	1bad      	subs	r5, r5, r6
 800baee:	00ad      	lsls	r5, r5, #2
 800baf0:	e004      	b.n	800bafc <__gethex+0xd4>
 800baf2:	2400      	movs	r4, #0
 800baf4:	4625      	mov	r5, r4
 800baf6:	e7e0      	b.n	800baba <__gethex+0x92>
 800baf8:	2d00      	cmp	r5, #0
 800bafa:	d1f7      	bne.n	800baec <__gethex+0xc4>
 800bafc:	7833      	ldrb	r3, [r6, #0]
 800bafe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb02:	2b50      	cmp	r3, #80	; 0x50
 800bb04:	d13b      	bne.n	800bb7e <__gethex+0x156>
 800bb06:	7873      	ldrb	r3, [r6, #1]
 800bb08:	2b2b      	cmp	r3, #43	; 0x2b
 800bb0a:	d02c      	beq.n	800bb66 <__gethex+0x13e>
 800bb0c:	2b2d      	cmp	r3, #45	; 0x2d
 800bb0e:	d02e      	beq.n	800bb6e <__gethex+0x146>
 800bb10:	1c71      	adds	r1, r6, #1
 800bb12:	f04f 0900 	mov.w	r9, #0
 800bb16:	7808      	ldrb	r0, [r1, #0]
 800bb18:	f7ff ff71 	bl	800b9fe <__hexdig_fun>
 800bb1c:	1e43      	subs	r3, r0, #1
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	2b18      	cmp	r3, #24
 800bb22:	d82c      	bhi.n	800bb7e <__gethex+0x156>
 800bb24:	f1a0 0210 	sub.w	r2, r0, #16
 800bb28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb2c:	f7ff ff67 	bl	800b9fe <__hexdig_fun>
 800bb30:	1e43      	subs	r3, r0, #1
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	2b18      	cmp	r3, #24
 800bb36:	d91d      	bls.n	800bb74 <__gethex+0x14c>
 800bb38:	f1b9 0f00 	cmp.w	r9, #0
 800bb3c:	d000      	beq.n	800bb40 <__gethex+0x118>
 800bb3e:	4252      	negs	r2, r2
 800bb40:	4415      	add	r5, r2
 800bb42:	f8cb 1000 	str.w	r1, [fp]
 800bb46:	b1e4      	cbz	r4, 800bb82 <__gethex+0x15a>
 800bb48:	9b00      	ldr	r3, [sp, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	bf14      	ite	ne
 800bb4e:	2700      	movne	r7, #0
 800bb50:	2706      	moveq	r7, #6
 800bb52:	4638      	mov	r0, r7
 800bb54:	b009      	add	sp, #36	; 0x24
 800bb56:	ecbd 8b02 	vpop	{d8}
 800bb5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb5e:	463e      	mov	r6, r7
 800bb60:	4625      	mov	r5, r4
 800bb62:	2401      	movs	r4, #1
 800bb64:	e7ca      	b.n	800bafc <__gethex+0xd4>
 800bb66:	f04f 0900 	mov.w	r9, #0
 800bb6a:	1cb1      	adds	r1, r6, #2
 800bb6c:	e7d3      	b.n	800bb16 <__gethex+0xee>
 800bb6e:	f04f 0901 	mov.w	r9, #1
 800bb72:	e7fa      	b.n	800bb6a <__gethex+0x142>
 800bb74:	230a      	movs	r3, #10
 800bb76:	fb03 0202 	mla	r2, r3, r2, r0
 800bb7a:	3a10      	subs	r2, #16
 800bb7c:	e7d4      	b.n	800bb28 <__gethex+0x100>
 800bb7e:	4631      	mov	r1, r6
 800bb80:	e7df      	b.n	800bb42 <__gethex+0x11a>
 800bb82:	1bf3      	subs	r3, r6, r7
 800bb84:	3b01      	subs	r3, #1
 800bb86:	4621      	mov	r1, r4
 800bb88:	2b07      	cmp	r3, #7
 800bb8a:	dc0b      	bgt.n	800bba4 <__gethex+0x17c>
 800bb8c:	ee18 0a10 	vmov	r0, s16
 800bb90:	f000 fae6 	bl	800c160 <_Balloc>
 800bb94:	4604      	mov	r4, r0
 800bb96:	b940      	cbnz	r0, 800bbaa <__gethex+0x182>
 800bb98:	4b65      	ldr	r3, [pc, #404]	; (800bd30 <__gethex+0x308>)
 800bb9a:	4602      	mov	r2, r0
 800bb9c:	21de      	movs	r1, #222	; 0xde
 800bb9e:	4865      	ldr	r0, [pc, #404]	; (800bd34 <__gethex+0x30c>)
 800bba0:	f001 fbde 	bl	800d360 <__assert_func>
 800bba4:	3101      	adds	r1, #1
 800bba6:	105b      	asrs	r3, r3, #1
 800bba8:	e7ee      	b.n	800bb88 <__gethex+0x160>
 800bbaa:	f100 0914 	add.w	r9, r0, #20
 800bbae:	f04f 0b00 	mov.w	fp, #0
 800bbb2:	f1ca 0301 	rsb	r3, sl, #1
 800bbb6:	f8cd 9008 	str.w	r9, [sp, #8]
 800bbba:	f8cd b000 	str.w	fp, [sp]
 800bbbe:	9306      	str	r3, [sp, #24]
 800bbc0:	42b7      	cmp	r7, r6
 800bbc2:	d340      	bcc.n	800bc46 <__gethex+0x21e>
 800bbc4:	9802      	ldr	r0, [sp, #8]
 800bbc6:	9b00      	ldr	r3, [sp, #0]
 800bbc8:	f840 3b04 	str.w	r3, [r0], #4
 800bbcc:	eba0 0009 	sub.w	r0, r0, r9
 800bbd0:	1080      	asrs	r0, r0, #2
 800bbd2:	0146      	lsls	r6, r0, #5
 800bbd4:	6120      	str	r0, [r4, #16]
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f000 fbb8 	bl	800c34c <__hi0bits>
 800bbdc:	1a30      	subs	r0, r6, r0
 800bbde:	f8d8 6000 	ldr.w	r6, [r8]
 800bbe2:	42b0      	cmp	r0, r6
 800bbe4:	dd63      	ble.n	800bcae <__gethex+0x286>
 800bbe6:	1b87      	subs	r7, r0, r6
 800bbe8:	4639      	mov	r1, r7
 800bbea:	4620      	mov	r0, r4
 800bbec:	f000 ff53 	bl	800ca96 <__any_on>
 800bbf0:	4682      	mov	sl, r0
 800bbf2:	b1a8      	cbz	r0, 800bc20 <__gethex+0x1f8>
 800bbf4:	1e7b      	subs	r3, r7, #1
 800bbf6:	1159      	asrs	r1, r3, #5
 800bbf8:	f003 021f 	and.w	r2, r3, #31
 800bbfc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc00:	f04f 0a01 	mov.w	sl, #1
 800bc04:	fa0a f202 	lsl.w	r2, sl, r2
 800bc08:	420a      	tst	r2, r1
 800bc0a:	d009      	beq.n	800bc20 <__gethex+0x1f8>
 800bc0c:	4553      	cmp	r3, sl
 800bc0e:	dd05      	ble.n	800bc1c <__gethex+0x1f4>
 800bc10:	1eb9      	subs	r1, r7, #2
 800bc12:	4620      	mov	r0, r4
 800bc14:	f000 ff3f 	bl	800ca96 <__any_on>
 800bc18:	2800      	cmp	r0, #0
 800bc1a:	d145      	bne.n	800bca8 <__gethex+0x280>
 800bc1c:	f04f 0a02 	mov.w	sl, #2
 800bc20:	4639      	mov	r1, r7
 800bc22:	4620      	mov	r0, r4
 800bc24:	f7ff fe99 	bl	800b95a <rshift>
 800bc28:	443d      	add	r5, r7
 800bc2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc2e:	42ab      	cmp	r3, r5
 800bc30:	da4c      	bge.n	800bccc <__gethex+0x2a4>
 800bc32:	ee18 0a10 	vmov	r0, s16
 800bc36:	4621      	mov	r1, r4
 800bc38:	f000 fad2 	bl	800c1e0 <_Bfree>
 800bc3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc3e:	2300      	movs	r3, #0
 800bc40:	6013      	str	r3, [r2, #0]
 800bc42:	27a3      	movs	r7, #163	; 0xa3
 800bc44:	e785      	b.n	800bb52 <__gethex+0x12a>
 800bc46:	1e73      	subs	r3, r6, #1
 800bc48:	9a05      	ldr	r2, [sp, #20]
 800bc4a:	9303      	str	r3, [sp, #12]
 800bc4c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d019      	beq.n	800bc88 <__gethex+0x260>
 800bc54:	f1bb 0f20 	cmp.w	fp, #32
 800bc58:	d107      	bne.n	800bc6a <__gethex+0x242>
 800bc5a:	9b02      	ldr	r3, [sp, #8]
 800bc5c:	9a00      	ldr	r2, [sp, #0]
 800bc5e:	f843 2b04 	str.w	r2, [r3], #4
 800bc62:	9302      	str	r3, [sp, #8]
 800bc64:	2300      	movs	r3, #0
 800bc66:	9300      	str	r3, [sp, #0]
 800bc68:	469b      	mov	fp, r3
 800bc6a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bc6e:	f7ff fec6 	bl	800b9fe <__hexdig_fun>
 800bc72:	9b00      	ldr	r3, [sp, #0]
 800bc74:	f000 000f 	and.w	r0, r0, #15
 800bc78:	fa00 f00b 	lsl.w	r0, r0, fp
 800bc7c:	4303      	orrs	r3, r0
 800bc7e:	9300      	str	r3, [sp, #0]
 800bc80:	f10b 0b04 	add.w	fp, fp, #4
 800bc84:	9b03      	ldr	r3, [sp, #12]
 800bc86:	e00d      	b.n	800bca4 <__gethex+0x27c>
 800bc88:	9b03      	ldr	r3, [sp, #12]
 800bc8a:	9a06      	ldr	r2, [sp, #24]
 800bc8c:	4413      	add	r3, r2
 800bc8e:	42bb      	cmp	r3, r7
 800bc90:	d3e0      	bcc.n	800bc54 <__gethex+0x22c>
 800bc92:	4618      	mov	r0, r3
 800bc94:	9901      	ldr	r1, [sp, #4]
 800bc96:	9307      	str	r3, [sp, #28]
 800bc98:	4652      	mov	r2, sl
 800bc9a:	f001 fb30 	bl	800d2fe <strncmp>
 800bc9e:	9b07      	ldr	r3, [sp, #28]
 800bca0:	2800      	cmp	r0, #0
 800bca2:	d1d7      	bne.n	800bc54 <__gethex+0x22c>
 800bca4:	461e      	mov	r6, r3
 800bca6:	e78b      	b.n	800bbc0 <__gethex+0x198>
 800bca8:	f04f 0a03 	mov.w	sl, #3
 800bcac:	e7b8      	b.n	800bc20 <__gethex+0x1f8>
 800bcae:	da0a      	bge.n	800bcc6 <__gethex+0x29e>
 800bcb0:	1a37      	subs	r7, r6, r0
 800bcb2:	4621      	mov	r1, r4
 800bcb4:	ee18 0a10 	vmov	r0, s16
 800bcb8:	463a      	mov	r2, r7
 800bcba:	f000 fcad 	bl	800c618 <__lshift>
 800bcbe:	1bed      	subs	r5, r5, r7
 800bcc0:	4604      	mov	r4, r0
 800bcc2:	f100 0914 	add.w	r9, r0, #20
 800bcc6:	f04f 0a00 	mov.w	sl, #0
 800bcca:	e7ae      	b.n	800bc2a <__gethex+0x202>
 800bccc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bcd0:	42a8      	cmp	r0, r5
 800bcd2:	dd72      	ble.n	800bdba <__gethex+0x392>
 800bcd4:	1b45      	subs	r5, r0, r5
 800bcd6:	42ae      	cmp	r6, r5
 800bcd8:	dc36      	bgt.n	800bd48 <__gethex+0x320>
 800bcda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bcde:	2b02      	cmp	r3, #2
 800bce0:	d02a      	beq.n	800bd38 <__gethex+0x310>
 800bce2:	2b03      	cmp	r3, #3
 800bce4:	d02c      	beq.n	800bd40 <__gethex+0x318>
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d115      	bne.n	800bd16 <__gethex+0x2ee>
 800bcea:	42ae      	cmp	r6, r5
 800bcec:	d113      	bne.n	800bd16 <__gethex+0x2ee>
 800bcee:	2e01      	cmp	r6, #1
 800bcf0:	d10b      	bne.n	800bd0a <__gethex+0x2e2>
 800bcf2:	9a04      	ldr	r2, [sp, #16]
 800bcf4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bcf8:	6013      	str	r3, [r2, #0]
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	6123      	str	r3, [r4, #16]
 800bcfe:	f8c9 3000 	str.w	r3, [r9]
 800bd02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd04:	2762      	movs	r7, #98	; 0x62
 800bd06:	601c      	str	r4, [r3, #0]
 800bd08:	e723      	b.n	800bb52 <__gethex+0x12a>
 800bd0a:	1e71      	subs	r1, r6, #1
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f000 fec2 	bl	800ca96 <__any_on>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	d1ed      	bne.n	800bcf2 <__gethex+0x2ca>
 800bd16:	ee18 0a10 	vmov	r0, s16
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	f000 fa60 	bl	800c1e0 <_Bfree>
 800bd20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd22:	2300      	movs	r3, #0
 800bd24:	6013      	str	r3, [r2, #0]
 800bd26:	2750      	movs	r7, #80	; 0x50
 800bd28:	e713      	b.n	800bb52 <__gethex+0x12a>
 800bd2a:	bf00      	nop
 800bd2c:	0800de8c 	.word	0x0800de8c
 800bd30:	0800ddac 	.word	0x0800ddac
 800bd34:	0800de20 	.word	0x0800de20
 800bd38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1eb      	bne.n	800bd16 <__gethex+0x2ee>
 800bd3e:	e7d8      	b.n	800bcf2 <__gethex+0x2ca>
 800bd40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d1d5      	bne.n	800bcf2 <__gethex+0x2ca>
 800bd46:	e7e6      	b.n	800bd16 <__gethex+0x2ee>
 800bd48:	1e6f      	subs	r7, r5, #1
 800bd4a:	f1ba 0f00 	cmp.w	sl, #0
 800bd4e:	d131      	bne.n	800bdb4 <__gethex+0x38c>
 800bd50:	b127      	cbz	r7, 800bd5c <__gethex+0x334>
 800bd52:	4639      	mov	r1, r7
 800bd54:	4620      	mov	r0, r4
 800bd56:	f000 fe9e 	bl	800ca96 <__any_on>
 800bd5a:	4682      	mov	sl, r0
 800bd5c:	117b      	asrs	r3, r7, #5
 800bd5e:	2101      	movs	r1, #1
 800bd60:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bd64:	f007 071f 	and.w	r7, r7, #31
 800bd68:	fa01 f707 	lsl.w	r7, r1, r7
 800bd6c:	421f      	tst	r7, r3
 800bd6e:	4629      	mov	r1, r5
 800bd70:	4620      	mov	r0, r4
 800bd72:	bf18      	it	ne
 800bd74:	f04a 0a02 	orrne.w	sl, sl, #2
 800bd78:	1b76      	subs	r6, r6, r5
 800bd7a:	f7ff fdee 	bl	800b95a <rshift>
 800bd7e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd82:	2702      	movs	r7, #2
 800bd84:	f1ba 0f00 	cmp.w	sl, #0
 800bd88:	d048      	beq.n	800be1c <__gethex+0x3f4>
 800bd8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd8e:	2b02      	cmp	r3, #2
 800bd90:	d015      	beq.n	800bdbe <__gethex+0x396>
 800bd92:	2b03      	cmp	r3, #3
 800bd94:	d017      	beq.n	800bdc6 <__gethex+0x39e>
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d109      	bne.n	800bdae <__gethex+0x386>
 800bd9a:	f01a 0f02 	tst.w	sl, #2
 800bd9e:	d006      	beq.n	800bdae <__gethex+0x386>
 800bda0:	f8d9 0000 	ldr.w	r0, [r9]
 800bda4:	ea4a 0a00 	orr.w	sl, sl, r0
 800bda8:	f01a 0f01 	tst.w	sl, #1
 800bdac:	d10e      	bne.n	800bdcc <__gethex+0x3a4>
 800bdae:	f047 0710 	orr.w	r7, r7, #16
 800bdb2:	e033      	b.n	800be1c <__gethex+0x3f4>
 800bdb4:	f04f 0a01 	mov.w	sl, #1
 800bdb8:	e7d0      	b.n	800bd5c <__gethex+0x334>
 800bdba:	2701      	movs	r7, #1
 800bdbc:	e7e2      	b.n	800bd84 <__gethex+0x35c>
 800bdbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdc0:	f1c3 0301 	rsb	r3, r3, #1
 800bdc4:	9315      	str	r3, [sp, #84]	; 0x54
 800bdc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d0f0      	beq.n	800bdae <__gethex+0x386>
 800bdcc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdd0:	f104 0314 	add.w	r3, r4, #20
 800bdd4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bdd8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bddc:	f04f 0c00 	mov.w	ip, #0
 800bde0:	4618      	mov	r0, r3
 800bde2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bde6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bdea:	d01c      	beq.n	800be26 <__gethex+0x3fe>
 800bdec:	3201      	adds	r2, #1
 800bdee:	6002      	str	r2, [r0, #0]
 800bdf0:	2f02      	cmp	r7, #2
 800bdf2:	f104 0314 	add.w	r3, r4, #20
 800bdf6:	d13f      	bne.n	800be78 <__gethex+0x450>
 800bdf8:	f8d8 2000 	ldr.w	r2, [r8]
 800bdfc:	3a01      	subs	r2, #1
 800bdfe:	42b2      	cmp	r2, r6
 800be00:	d10a      	bne.n	800be18 <__gethex+0x3f0>
 800be02:	1171      	asrs	r1, r6, #5
 800be04:	2201      	movs	r2, #1
 800be06:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be0a:	f006 061f 	and.w	r6, r6, #31
 800be0e:	fa02 f606 	lsl.w	r6, r2, r6
 800be12:	421e      	tst	r6, r3
 800be14:	bf18      	it	ne
 800be16:	4617      	movne	r7, r2
 800be18:	f047 0720 	orr.w	r7, r7, #32
 800be1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be1e:	601c      	str	r4, [r3, #0]
 800be20:	9b04      	ldr	r3, [sp, #16]
 800be22:	601d      	str	r5, [r3, #0]
 800be24:	e695      	b.n	800bb52 <__gethex+0x12a>
 800be26:	4299      	cmp	r1, r3
 800be28:	f843 cc04 	str.w	ip, [r3, #-4]
 800be2c:	d8d8      	bhi.n	800bde0 <__gethex+0x3b8>
 800be2e:	68a3      	ldr	r3, [r4, #8]
 800be30:	459b      	cmp	fp, r3
 800be32:	db19      	blt.n	800be68 <__gethex+0x440>
 800be34:	6861      	ldr	r1, [r4, #4]
 800be36:	ee18 0a10 	vmov	r0, s16
 800be3a:	3101      	adds	r1, #1
 800be3c:	f000 f990 	bl	800c160 <_Balloc>
 800be40:	4681      	mov	r9, r0
 800be42:	b918      	cbnz	r0, 800be4c <__gethex+0x424>
 800be44:	4b1a      	ldr	r3, [pc, #104]	; (800beb0 <__gethex+0x488>)
 800be46:	4602      	mov	r2, r0
 800be48:	2184      	movs	r1, #132	; 0x84
 800be4a:	e6a8      	b.n	800bb9e <__gethex+0x176>
 800be4c:	6922      	ldr	r2, [r4, #16]
 800be4e:	3202      	adds	r2, #2
 800be50:	f104 010c 	add.w	r1, r4, #12
 800be54:	0092      	lsls	r2, r2, #2
 800be56:	300c      	adds	r0, #12
 800be58:	f000 f974 	bl	800c144 <memcpy>
 800be5c:	4621      	mov	r1, r4
 800be5e:	ee18 0a10 	vmov	r0, s16
 800be62:	f000 f9bd 	bl	800c1e0 <_Bfree>
 800be66:	464c      	mov	r4, r9
 800be68:	6923      	ldr	r3, [r4, #16]
 800be6a:	1c5a      	adds	r2, r3, #1
 800be6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be70:	6122      	str	r2, [r4, #16]
 800be72:	2201      	movs	r2, #1
 800be74:	615a      	str	r2, [r3, #20]
 800be76:	e7bb      	b.n	800bdf0 <__gethex+0x3c8>
 800be78:	6922      	ldr	r2, [r4, #16]
 800be7a:	455a      	cmp	r2, fp
 800be7c:	dd0b      	ble.n	800be96 <__gethex+0x46e>
 800be7e:	2101      	movs	r1, #1
 800be80:	4620      	mov	r0, r4
 800be82:	f7ff fd6a 	bl	800b95a <rshift>
 800be86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be8a:	3501      	adds	r5, #1
 800be8c:	42ab      	cmp	r3, r5
 800be8e:	f6ff aed0 	blt.w	800bc32 <__gethex+0x20a>
 800be92:	2701      	movs	r7, #1
 800be94:	e7c0      	b.n	800be18 <__gethex+0x3f0>
 800be96:	f016 061f 	ands.w	r6, r6, #31
 800be9a:	d0fa      	beq.n	800be92 <__gethex+0x46a>
 800be9c:	449a      	add	sl, r3
 800be9e:	f1c6 0620 	rsb	r6, r6, #32
 800bea2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bea6:	f000 fa51 	bl	800c34c <__hi0bits>
 800beaa:	42b0      	cmp	r0, r6
 800beac:	dbe7      	blt.n	800be7e <__gethex+0x456>
 800beae:	e7f0      	b.n	800be92 <__gethex+0x46a>
 800beb0:	0800ddac 	.word	0x0800ddac

0800beb4 <L_shift>:
 800beb4:	f1c2 0208 	rsb	r2, r2, #8
 800beb8:	0092      	lsls	r2, r2, #2
 800beba:	b570      	push	{r4, r5, r6, lr}
 800bebc:	f1c2 0620 	rsb	r6, r2, #32
 800bec0:	6843      	ldr	r3, [r0, #4]
 800bec2:	6804      	ldr	r4, [r0, #0]
 800bec4:	fa03 f506 	lsl.w	r5, r3, r6
 800bec8:	432c      	orrs	r4, r5
 800beca:	40d3      	lsrs	r3, r2
 800becc:	6004      	str	r4, [r0, #0]
 800bece:	f840 3f04 	str.w	r3, [r0, #4]!
 800bed2:	4288      	cmp	r0, r1
 800bed4:	d3f4      	bcc.n	800bec0 <L_shift+0xc>
 800bed6:	bd70      	pop	{r4, r5, r6, pc}

0800bed8 <__match>:
 800bed8:	b530      	push	{r4, r5, lr}
 800beda:	6803      	ldr	r3, [r0, #0]
 800bedc:	3301      	adds	r3, #1
 800bede:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bee2:	b914      	cbnz	r4, 800beea <__match+0x12>
 800bee4:	6003      	str	r3, [r0, #0]
 800bee6:	2001      	movs	r0, #1
 800bee8:	bd30      	pop	{r4, r5, pc}
 800beea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bef2:	2d19      	cmp	r5, #25
 800bef4:	bf98      	it	ls
 800bef6:	3220      	addls	r2, #32
 800bef8:	42a2      	cmp	r2, r4
 800befa:	d0f0      	beq.n	800bede <__match+0x6>
 800befc:	2000      	movs	r0, #0
 800befe:	e7f3      	b.n	800bee8 <__match+0x10>

0800bf00 <__hexnan>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	680b      	ldr	r3, [r1, #0]
 800bf06:	6801      	ldr	r1, [r0, #0]
 800bf08:	115e      	asrs	r6, r3, #5
 800bf0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf0e:	f013 031f 	ands.w	r3, r3, #31
 800bf12:	b087      	sub	sp, #28
 800bf14:	bf18      	it	ne
 800bf16:	3604      	addne	r6, #4
 800bf18:	2500      	movs	r5, #0
 800bf1a:	1f37      	subs	r7, r6, #4
 800bf1c:	4682      	mov	sl, r0
 800bf1e:	4690      	mov	r8, r2
 800bf20:	9301      	str	r3, [sp, #4]
 800bf22:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf26:	46b9      	mov	r9, r7
 800bf28:	463c      	mov	r4, r7
 800bf2a:	9502      	str	r5, [sp, #8]
 800bf2c:	46ab      	mov	fp, r5
 800bf2e:	784a      	ldrb	r2, [r1, #1]
 800bf30:	1c4b      	adds	r3, r1, #1
 800bf32:	9303      	str	r3, [sp, #12]
 800bf34:	b342      	cbz	r2, 800bf88 <__hexnan+0x88>
 800bf36:	4610      	mov	r0, r2
 800bf38:	9105      	str	r1, [sp, #20]
 800bf3a:	9204      	str	r2, [sp, #16]
 800bf3c:	f7ff fd5f 	bl	800b9fe <__hexdig_fun>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d14f      	bne.n	800bfe4 <__hexnan+0xe4>
 800bf44:	9a04      	ldr	r2, [sp, #16]
 800bf46:	9905      	ldr	r1, [sp, #20]
 800bf48:	2a20      	cmp	r2, #32
 800bf4a:	d818      	bhi.n	800bf7e <__hexnan+0x7e>
 800bf4c:	9b02      	ldr	r3, [sp, #8]
 800bf4e:	459b      	cmp	fp, r3
 800bf50:	dd13      	ble.n	800bf7a <__hexnan+0x7a>
 800bf52:	454c      	cmp	r4, r9
 800bf54:	d206      	bcs.n	800bf64 <__hexnan+0x64>
 800bf56:	2d07      	cmp	r5, #7
 800bf58:	dc04      	bgt.n	800bf64 <__hexnan+0x64>
 800bf5a:	462a      	mov	r2, r5
 800bf5c:	4649      	mov	r1, r9
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f7ff ffa8 	bl	800beb4 <L_shift>
 800bf64:	4544      	cmp	r4, r8
 800bf66:	d950      	bls.n	800c00a <__hexnan+0x10a>
 800bf68:	2300      	movs	r3, #0
 800bf6a:	f1a4 0904 	sub.w	r9, r4, #4
 800bf6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf72:	f8cd b008 	str.w	fp, [sp, #8]
 800bf76:	464c      	mov	r4, r9
 800bf78:	461d      	mov	r5, r3
 800bf7a:	9903      	ldr	r1, [sp, #12]
 800bf7c:	e7d7      	b.n	800bf2e <__hexnan+0x2e>
 800bf7e:	2a29      	cmp	r2, #41	; 0x29
 800bf80:	d156      	bne.n	800c030 <__hexnan+0x130>
 800bf82:	3102      	adds	r1, #2
 800bf84:	f8ca 1000 	str.w	r1, [sl]
 800bf88:	f1bb 0f00 	cmp.w	fp, #0
 800bf8c:	d050      	beq.n	800c030 <__hexnan+0x130>
 800bf8e:	454c      	cmp	r4, r9
 800bf90:	d206      	bcs.n	800bfa0 <__hexnan+0xa0>
 800bf92:	2d07      	cmp	r5, #7
 800bf94:	dc04      	bgt.n	800bfa0 <__hexnan+0xa0>
 800bf96:	462a      	mov	r2, r5
 800bf98:	4649      	mov	r1, r9
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f7ff ff8a 	bl	800beb4 <L_shift>
 800bfa0:	4544      	cmp	r4, r8
 800bfa2:	d934      	bls.n	800c00e <__hexnan+0x10e>
 800bfa4:	f1a8 0204 	sub.w	r2, r8, #4
 800bfa8:	4623      	mov	r3, r4
 800bfaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfae:	f842 1f04 	str.w	r1, [r2, #4]!
 800bfb2:	429f      	cmp	r7, r3
 800bfb4:	d2f9      	bcs.n	800bfaa <__hexnan+0xaa>
 800bfb6:	1b3b      	subs	r3, r7, r4
 800bfb8:	f023 0303 	bic.w	r3, r3, #3
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	3401      	adds	r4, #1
 800bfc0:	3e03      	subs	r6, #3
 800bfc2:	42b4      	cmp	r4, r6
 800bfc4:	bf88      	it	hi
 800bfc6:	2304      	movhi	r3, #4
 800bfc8:	4443      	add	r3, r8
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f843 2b04 	str.w	r2, [r3], #4
 800bfd0:	429f      	cmp	r7, r3
 800bfd2:	d2fb      	bcs.n	800bfcc <__hexnan+0xcc>
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	b91b      	cbnz	r3, 800bfe0 <__hexnan+0xe0>
 800bfd8:	4547      	cmp	r7, r8
 800bfda:	d127      	bne.n	800c02c <__hexnan+0x12c>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	2005      	movs	r0, #5
 800bfe2:	e026      	b.n	800c032 <__hexnan+0x132>
 800bfe4:	3501      	adds	r5, #1
 800bfe6:	2d08      	cmp	r5, #8
 800bfe8:	f10b 0b01 	add.w	fp, fp, #1
 800bfec:	dd06      	ble.n	800bffc <__hexnan+0xfc>
 800bfee:	4544      	cmp	r4, r8
 800bff0:	d9c3      	bls.n	800bf7a <__hexnan+0x7a>
 800bff2:	2300      	movs	r3, #0
 800bff4:	f844 3c04 	str.w	r3, [r4, #-4]
 800bff8:	2501      	movs	r5, #1
 800bffa:	3c04      	subs	r4, #4
 800bffc:	6822      	ldr	r2, [r4, #0]
 800bffe:	f000 000f 	and.w	r0, r0, #15
 800c002:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c006:	6022      	str	r2, [r4, #0]
 800c008:	e7b7      	b.n	800bf7a <__hexnan+0x7a>
 800c00a:	2508      	movs	r5, #8
 800c00c:	e7b5      	b.n	800bf7a <__hexnan+0x7a>
 800c00e:	9b01      	ldr	r3, [sp, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d0df      	beq.n	800bfd4 <__hexnan+0xd4>
 800c014:	f04f 32ff 	mov.w	r2, #4294967295
 800c018:	f1c3 0320 	rsb	r3, r3, #32
 800c01c:	fa22 f303 	lsr.w	r3, r2, r3
 800c020:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c024:	401a      	ands	r2, r3
 800c026:	f846 2c04 	str.w	r2, [r6, #-4]
 800c02a:	e7d3      	b.n	800bfd4 <__hexnan+0xd4>
 800c02c:	3f04      	subs	r7, #4
 800c02e:	e7d1      	b.n	800bfd4 <__hexnan+0xd4>
 800c030:	2004      	movs	r0, #4
 800c032:	b007      	add	sp, #28
 800c034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c038 <_localeconv_r>:
 800c038:	4800      	ldr	r0, [pc, #0]	; (800c03c <_localeconv_r+0x4>)
 800c03a:	4770      	bx	lr
 800c03c:	20000168 	.word	0x20000168

0800c040 <__retarget_lock_init_recursive>:
 800c040:	4770      	bx	lr

0800c042 <__retarget_lock_acquire_recursive>:
 800c042:	4770      	bx	lr

0800c044 <__retarget_lock_release_recursive>:
 800c044:	4770      	bx	lr

0800c046 <__swhatbuf_r>:
 800c046:	b570      	push	{r4, r5, r6, lr}
 800c048:	460e      	mov	r6, r1
 800c04a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c04e:	2900      	cmp	r1, #0
 800c050:	b096      	sub	sp, #88	; 0x58
 800c052:	4614      	mov	r4, r2
 800c054:	461d      	mov	r5, r3
 800c056:	da07      	bge.n	800c068 <__swhatbuf_r+0x22>
 800c058:	2300      	movs	r3, #0
 800c05a:	602b      	str	r3, [r5, #0]
 800c05c:	89b3      	ldrh	r3, [r6, #12]
 800c05e:	061a      	lsls	r2, r3, #24
 800c060:	d410      	bmi.n	800c084 <__swhatbuf_r+0x3e>
 800c062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c066:	e00e      	b.n	800c086 <__swhatbuf_r+0x40>
 800c068:	466a      	mov	r2, sp
 800c06a:	f001 f9b9 	bl	800d3e0 <_fstat_r>
 800c06e:	2800      	cmp	r0, #0
 800c070:	dbf2      	blt.n	800c058 <__swhatbuf_r+0x12>
 800c072:	9a01      	ldr	r2, [sp, #4]
 800c074:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c078:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c07c:	425a      	negs	r2, r3
 800c07e:	415a      	adcs	r2, r3
 800c080:	602a      	str	r2, [r5, #0]
 800c082:	e7ee      	b.n	800c062 <__swhatbuf_r+0x1c>
 800c084:	2340      	movs	r3, #64	; 0x40
 800c086:	2000      	movs	r0, #0
 800c088:	6023      	str	r3, [r4, #0]
 800c08a:	b016      	add	sp, #88	; 0x58
 800c08c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c090 <__smakebuf_r>:
 800c090:	898b      	ldrh	r3, [r1, #12]
 800c092:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c094:	079d      	lsls	r5, r3, #30
 800c096:	4606      	mov	r6, r0
 800c098:	460c      	mov	r4, r1
 800c09a:	d507      	bpl.n	800c0ac <__smakebuf_r+0x1c>
 800c09c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	6123      	str	r3, [r4, #16]
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	6163      	str	r3, [r4, #20]
 800c0a8:	b002      	add	sp, #8
 800c0aa:	bd70      	pop	{r4, r5, r6, pc}
 800c0ac:	ab01      	add	r3, sp, #4
 800c0ae:	466a      	mov	r2, sp
 800c0b0:	f7ff ffc9 	bl	800c046 <__swhatbuf_r>
 800c0b4:	9900      	ldr	r1, [sp, #0]
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	f000 fd6d 	bl	800cb98 <_malloc_r>
 800c0be:	b948      	cbnz	r0, 800c0d4 <__smakebuf_r+0x44>
 800c0c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0c4:	059a      	lsls	r2, r3, #22
 800c0c6:	d4ef      	bmi.n	800c0a8 <__smakebuf_r+0x18>
 800c0c8:	f023 0303 	bic.w	r3, r3, #3
 800c0cc:	f043 0302 	orr.w	r3, r3, #2
 800c0d0:	81a3      	strh	r3, [r4, #12]
 800c0d2:	e7e3      	b.n	800c09c <__smakebuf_r+0xc>
 800c0d4:	4b0d      	ldr	r3, [pc, #52]	; (800c10c <__smakebuf_r+0x7c>)
 800c0d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	6020      	str	r0, [r4, #0]
 800c0dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0e0:	81a3      	strh	r3, [r4, #12]
 800c0e2:	9b00      	ldr	r3, [sp, #0]
 800c0e4:	6163      	str	r3, [r4, #20]
 800c0e6:	9b01      	ldr	r3, [sp, #4]
 800c0e8:	6120      	str	r0, [r4, #16]
 800c0ea:	b15b      	cbz	r3, 800c104 <__smakebuf_r+0x74>
 800c0ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f001 f987 	bl	800d404 <_isatty_r>
 800c0f6:	b128      	cbz	r0, 800c104 <__smakebuf_r+0x74>
 800c0f8:	89a3      	ldrh	r3, [r4, #12]
 800c0fa:	f023 0303 	bic.w	r3, r3, #3
 800c0fe:	f043 0301 	orr.w	r3, r3, #1
 800c102:	81a3      	strh	r3, [r4, #12]
 800c104:	89a0      	ldrh	r0, [r4, #12]
 800c106:	4305      	orrs	r5, r0
 800c108:	81a5      	strh	r5, [r4, #12]
 800c10a:	e7cd      	b.n	800c0a8 <__smakebuf_r+0x18>
 800c10c:	0800b7b9 	.word	0x0800b7b9

0800c110 <malloc>:
 800c110:	4b02      	ldr	r3, [pc, #8]	; (800c11c <malloc+0xc>)
 800c112:	4601      	mov	r1, r0
 800c114:	6818      	ldr	r0, [r3, #0]
 800c116:	f000 bd3f 	b.w	800cb98 <_malloc_r>
 800c11a:	bf00      	nop
 800c11c:	20000010 	.word	0x20000010

0800c120 <__ascii_mbtowc>:
 800c120:	b082      	sub	sp, #8
 800c122:	b901      	cbnz	r1, 800c126 <__ascii_mbtowc+0x6>
 800c124:	a901      	add	r1, sp, #4
 800c126:	b142      	cbz	r2, 800c13a <__ascii_mbtowc+0x1a>
 800c128:	b14b      	cbz	r3, 800c13e <__ascii_mbtowc+0x1e>
 800c12a:	7813      	ldrb	r3, [r2, #0]
 800c12c:	600b      	str	r3, [r1, #0]
 800c12e:	7812      	ldrb	r2, [r2, #0]
 800c130:	1e10      	subs	r0, r2, #0
 800c132:	bf18      	it	ne
 800c134:	2001      	movne	r0, #1
 800c136:	b002      	add	sp, #8
 800c138:	4770      	bx	lr
 800c13a:	4610      	mov	r0, r2
 800c13c:	e7fb      	b.n	800c136 <__ascii_mbtowc+0x16>
 800c13e:	f06f 0001 	mvn.w	r0, #1
 800c142:	e7f8      	b.n	800c136 <__ascii_mbtowc+0x16>

0800c144 <memcpy>:
 800c144:	440a      	add	r2, r1
 800c146:	4291      	cmp	r1, r2
 800c148:	f100 33ff 	add.w	r3, r0, #4294967295
 800c14c:	d100      	bne.n	800c150 <memcpy+0xc>
 800c14e:	4770      	bx	lr
 800c150:	b510      	push	{r4, lr}
 800c152:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c156:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c15a:	4291      	cmp	r1, r2
 800c15c:	d1f9      	bne.n	800c152 <memcpy+0xe>
 800c15e:	bd10      	pop	{r4, pc}

0800c160 <_Balloc>:
 800c160:	b570      	push	{r4, r5, r6, lr}
 800c162:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c164:	4604      	mov	r4, r0
 800c166:	460d      	mov	r5, r1
 800c168:	b976      	cbnz	r6, 800c188 <_Balloc+0x28>
 800c16a:	2010      	movs	r0, #16
 800c16c:	f7ff ffd0 	bl	800c110 <malloc>
 800c170:	4602      	mov	r2, r0
 800c172:	6260      	str	r0, [r4, #36]	; 0x24
 800c174:	b920      	cbnz	r0, 800c180 <_Balloc+0x20>
 800c176:	4b18      	ldr	r3, [pc, #96]	; (800c1d8 <_Balloc+0x78>)
 800c178:	4818      	ldr	r0, [pc, #96]	; (800c1dc <_Balloc+0x7c>)
 800c17a:	2166      	movs	r1, #102	; 0x66
 800c17c:	f001 f8f0 	bl	800d360 <__assert_func>
 800c180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c184:	6006      	str	r6, [r0, #0]
 800c186:	60c6      	str	r6, [r0, #12]
 800c188:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c18a:	68f3      	ldr	r3, [r6, #12]
 800c18c:	b183      	cbz	r3, 800c1b0 <_Balloc+0x50>
 800c18e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c190:	68db      	ldr	r3, [r3, #12]
 800c192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c196:	b9b8      	cbnz	r0, 800c1c8 <_Balloc+0x68>
 800c198:	2101      	movs	r1, #1
 800c19a:	fa01 f605 	lsl.w	r6, r1, r5
 800c19e:	1d72      	adds	r2, r6, #5
 800c1a0:	0092      	lsls	r2, r2, #2
 800c1a2:	4620      	mov	r0, r4
 800c1a4:	f000 fc98 	bl	800cad8 <_calloc_r>
 800c1a8:	b160      	cbz	r0, 800c1c4 <_Balloc+0x64>
 800c1aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c1ae:	e00e      	b.n	800c1ce <_Balloc+0x6e>
 800c1b0:	2221      	movs	r2, #33	; 0x21
 800c1b2:	2104      	movs	r1, #4
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	f000 fc8f 	bl	800cad8 <_calloc_r>
 800c1ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1bc:	60f0      	str	r0, [r6, #12]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d1e4      	bne.n	800c18e <_Balloc+0x2e>
 800c1c4:	2000      	movs	r0, #0
 800c1c6:	bd70      	pop	{r4, r5, r6, pc}
 800c1c8:	6802      	ldr	r2, [r0, #0]
 800c1ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1d4:	e7f7      	b.n	800c1c6 <_Balloc+0x66>
 800c1d6:	bf00      	nop
 800c1d8:	0800dd36 	.word	0x0800dd36
 800c1dc:	0800dea0 	.word	0x0800dea0

0800c1e0 <_Bfree>:
 800c1e0:	b570      	push	{r4, r5, r6, lr}
 800c1e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1e4:	4605      	mov	r5, r0
 800c1e6:	460c      	mov	r4, r1
 800c1e8:	b976      	cbnz	r6, 800c208 <_Bfree+0x28>
 800c1ea:	2010      	movs	r0, #16
 800c1ec:	f7ff ff90 	bl	800c110 <malloc>
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	6268      	str	r0, [r5, #36]	; 0x24
 800c1f4:	b920      	cbnz	r0, 800c200 <_Bfree+0x20>
 800c1f6:	4b09      	ldr	r3, [pc, #36]	; (800c21c <_Bfree+0x3c>)
 800c1f8:	4809      	ldr	r0, [pc, #36]	; (800c220 <_Bfree+0x40>)
 800c1fa:	218a      	movs	r1, #138	; 0x8a
 800c1fc:	f001 f8b0 	bl	800d360 <__assert_func>
 800c200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c204:	6006      	str	r6, [r0, #0]
 800c206:	60c6      	str	r6, [r0, #12]
 800c208:	b13c      	cbz	r4, 800c21a <_Bfree+0x3a>
 800c20a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c20c:	6862      	ldr	r2, [r4, #4]
 800c20e:	68db      	ldr	r3, [r3, #12]
 800c210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c214:	6021      	str	r1, [r4, #0]
 800c216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c21a:	bd70      	pop	{r4, r5, r6, pc}
 800c21c:	0800dd36 	.word	0x0800dd36
 800c220:	0800dea0 	.word	0x0800dea0

0800c224 <__multadd>:
 800c224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c228:	690e      	ldr	r6, [r1, #16]
 800c22a:	4607      	mov	r7, r0
 800c22c:	4698      	mov	r8, r3
 800c22e:	460c      	mov	r4, r1
 800c230:	f101 0014 	add.w	r0, r1, #20
 800c234:	2300      	movs	r3, #0
 800c236:	6805      	ldr	r5, [r0, #0]
 800c238:	b2a9      	uxth	r1, r5
 800c23a:	fb02 8101 	mla	r1, r2, r1, r8
 800c23e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c242:	0c2d      	lsrs	r5, r5, #16
 800c244:	fb02 c505 	mla	r5, r2, r5, ip
 800c248:	b289      	uxth	r1, r1
 800c24a:	3301      	adds	r3, #1
 800c24c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c250:	429e      	cmp	r6, r3
 800c252:	f840 1b04 	str.w	r1, [r0], #4
 800c256:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c25a:	dcec      	bgt.n	800c236 <__multadd+0x12>
 800c25c:	f1b8 0f00 	cmp.w	r8, #0
 800c260:	d022      	beq.n	800c2a8 <__multadd+0x84>
 800c262:	68a3      	ldr	r3, [r4, #8]
 800c264:	42b3      	cmp	r3, r6
 800c266:	dc19      	bgt.n	800c29c <__multadd+0x78>
 800c268:	6861      	ldr	r1, [r4, #4]
 800c26a:	4638      	mov	r0, r7
 800c26c:	3101      	adds	r1, #1
 800c26e:	f7ff ff77 	bl	800c160 <_Balloc>
 800c272:	4605      	mov	r5, r0
 800c274:	b928      	cbnz	r0, 800c282 <__multadd+0x5e>
 800c276:	4602      	mov	r2, r0
 800c278:	4b0d      	ldr	r3, [pc, #52]	; (800c2b0 <__multadd+0x8c>)
 800c27a:	480e      	ldr	r0, [pc, #56]	; (800c2b4 <__multadd+0x90>)
 800c27c:	21b5      	movs	r1, #181	; 0xb5
 800c27e:	f001 f86f 	bl	800d360 <__assert_func>
 800c282:	6922      	ldr	r2, [r4, #16]
 800c284:	3202      	adds	r2, #2
 800c286:	f104 010c 	add.w	r1, r4, #12
 800c28a:	0092      	lsls	r2, r2, #2
 800c28c:	300c      	adds	r0, #12
 800c28e:	f7ff ff59 	bl	800c144 <memcpy>
 800c292:	4621      	mov	r1, r4
 800c294:	4638      	mov	r0, r7
 800c296:	f7ff ffa3 	bl	800c1e0 <_Bfree>
 800c29a:	462c      	mov	r4, r5
 800c29c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c2a0:	3601      	adds	r6, #1
 800c2a2:	f8c3 8014 	str.w	r8, [r3, #20]
 800c2a6:	6126      	str	r6, [r4, #16]
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ae:	bf00      	nop
 800c2b0:	0800ddac 	.word	0x0800ddac
 800c2b4:	0800dea0 	.word	0x0800dea0

0800c2b8 <__s2b>:
 800c2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2bc:	460c      	mov	r4, r1
 800c2be:	4615      	mov	r5, r2
 800c2c0:	461f      	mov	r7, r3
 800c2c2:	2209      	movs	r2, #9
 800c2c4:	3308      	adds	r3, #8
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c2cc:	2100      	movs	r1, #0
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	db09      	blt.n	800c2e8 <__s2b+0x30>
 800c2d4:	4630      	mov	r0, r6
 800c2d6:	f7ff ff43 	bl	800c160 <_Balloc>
 800c2da:	b940      	cbnz	r0, 800c2ee <__s2b+0x36>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	4b19      	ldr	r3, [pc, #100]	; (800c344 <__s2b+0x8c>)
 800c2e0:	4819      	ldr	r0, [pc, #100]	; (800c348 <__s2b+0x90>)
 800c2e2:	21ce      	movs	r1, #206	; 0xce
 800c2e4:	f001 f83c 	bl	800d360 <__assert_func>
 800c2e8:	0052      	lsls	r2, r2, #1
 800c2ea:	3101      	adds	r1, #1
 800c2ec:	e7f0      	b.n	800c2d0 <__s2b+0x18>
 800c2ee:	9b08      	ldr	r3, [sp, #32]
 800c2f0:	6143      	str	r3, [r0, #20]
 800c2f2:	2d09      	cmp	r5, #9
 800c2f4:	f04f 0301 	mov.w	r3, #1
 800c2f8:	6103      	str	r3, [r0, #16]
 800c2fa:	dd16      	ble.n	800c32a <__s2b+0x72>
 800c2fc:	f104 0909 	add.w	r9, r4, #9
 800c300:	46c8      	mov	r8, r9
 800c302:	442c      	add	r4, r5
 800c304:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c308:	4601      	mov	r1, r0
 800c30a:	3b30      	subs	r3, #48	; 0x30
 800c30c:	220a      	movs	r2, #10
 800c30e:	4630      	mov	r0, r6
 800c310:	f7ff ff88 	bl	800c224 <__multadd>
 800c314:	45a0      	cmp	r8, r4
 800c316:	d1f5      	bne.n	800c304 <__s2b+0x4c>
 800c318:	f1a5 0408 	sub.w	r4, r5, #8
 800c31c:	444c      	add	r4, r9
 800c31e:	1b2d      	subs	r5, r5, r4
 800c320:	1963      	adds	r3, r4, r5
 800c322:	42bb      	cmp	r3, r7
 800c324:	db04      	blt.n	800c330 <__s2b+0x78>
 800c326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c32a:	340a      	adds	r4, #10
 800c32c:	2509      	movs	r5, #9
 800c32e:	e7f6      	b.n	800c31e <__s2b+0x66>
 800c330:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c334:	4601      	mov	r1, r0
 800c336:	3b30      	subs	r3, #48	; 0x30
 800c338:	220a      	movs	r2, #10
 800c33a:	4630      	mov	r0, r6
 800c33c:	f7ff ff72 	bl	800c224 <__multadd>
 800c340:	e7ee      	b.n	800c320 <__s2b+0x68>
 800c342:	bf00      	nop
 800c344:	0800ddac 	.word	0x0800ddac
 800c348:	0800dea0 	.word	0x0800dea0

0800c34c <__hi0bits>:
 800c34c:	0c03      	lsrs	r3, r0, #16
 800c34e:	041b      	lsls	r3, r3, #16
 800c350:	b9d3      	cbnz	r3, 800c388 <__hi0bits+0x3c>
 800c352:	0400      	lsls	r0, r0, #16
 800c354:	2310      	movs	r3, #16
 800c356:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c35a:	bf04      	itt	eq
 800c35c:	0200      	lsleq	r0, r0, #8
 800c35e:	3308      	addeq	r3, #8
 800c360:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c364:	bf04      	itt	eq
 800c366:	0100      	lsleq	r0, r0, #4
 800c368:	3304      	addeq	r3, #4
 800c36a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c36e:	bf04      	itt	eq
 800c370:	0080      	lsleq	r0, r0, #2
 800c372:	3302      	addeq	r3, #2
 800c374:	2800      	cmp	r0, #0
 800c376:	db05      	blt.n	800c384 <__hi0bits+0x38>
 800c378:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c37c:	f103 0301 	add.w	r3, r3, #1
 800c380:	bf08      	it	eq
 800c382:	2320      	moveq	r3, #32
 800c384:	4618      	mov	r0, r3
 800c386:	4770      	bx	lr
 800c388:	2300      	movs	r3, #0
 800c38a:	e7e4      	b.n	800c356 <__hi0bits+0xa>

0800c38c <__lo0bits>:
 800c38c:	6803      	ldr	r3, [r0, #0]
 800c38e:	f013 0207 	ands.w	r2, r3, #7
 800c392:	4601      	mov	r1, r0
 800c394:	d00b      	beq.n	800c3ae <__lo0bits+0x22>
 800c396:	07da      	lsls	r2, r3, #31
 800c398:	d424      	bmi.n	800c3e4 <__lo0bits+0x58>
 800c39a:	0798      	lsls	r0, r3, #30
 800c39c:	bf49      	itett	mi
 800c39e:	085b      	lsrmi	r3, r3, #1
 800c3a0:	089b      	lsrpl	r3, r3, #2
 800c3a2:	2001      	movmi	r0, #1
 800c3a4:	600b      	strmi	r3, [r1, #0]
 800c3a6:	bf5c      	itt	pl
 800c3a8:	600b      	strpl	r3, [r1, #0]
 800c3aa:	2002      	movpl	r0, #2
 800c3ac:	4770      	bx	lr
 800c3ae:	b298      	uxth	r0, r3
 800c3b0:	b9b0      	cbnz	r0, 800c3e0 <__lo0bits+0x54>
 800c3b2:	0c1b      	lsrs	r3, r3, #16
 800c3b4:	2010      	movs	r0, #16
 800c3b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c3ba:	bf04      	itt	eq
 800c3bc:	0a1b      	lsreq	r3, r3, #8
 800c3be:	3008      	addeq	r0, #8
 800c3c0:	071a      	lsls	r2, r3, #28
 800c3c2:	bf04      	itt	eq
 800c3c4:	091b      	lsreq	r3, r3, #4
 800c3c6:	3004      	addeq	r0, #4
 800c3c8:	079a      	lsls	r2, r3, #30
 800c3ca:	bf04      	itt	eq
 800c3cc:	089b      	lsreq	r3, r3, #2
 800c3ce:	3002      	addeq	r0, #2
 800c3d0:	07da      	lsls	r2, r3, #31
 800c3d2:	d403      	bmi.n	800c3dc <__lo0bits+0x50>
 800c3d4:	085b      	lsrs	r3, r3, #1
 800c3d6:	f100 0001 	add.w	r0, r0, #1
 800c3da:	d005      	beq.n	800c3e8 <__lo0bits+0x5c>
 800c3dc:	600b      	str	r3, [r1, #0]
 800c3de:	4770      	bx	lr
 800c3e0:	4610      	mov	r0, r2
 800c3e2:	e7e8      	b.n	800c3b6 <__lo0bits+0x2a>
 800c3e4:	2000      	movs	r0, #0
 800c3e6:	4770      	bx	lr
 800c3e8:	2020      	movs	r0, #32
 800c3ea:	4770      	bx	lr

0800c3ec <__i2b>:
 800c3ec:	b510      	push	{r4, lr}
 800c3ee:	460c      	mov	r4, r1
 800c3f0:	2101      	movs	r1, #1
 800c3f2:	f7ff feb5 	bl	800c160 <_Balloc>
 800c3f6:	4602      	mov	r2, r0
 800c3f8:	b928      	cbnz	r0, 800c406 <__i2b+0x1a>
 800c3fa:	4b05      	ldr	r3, [pc, #20]	; (800c410 <__i2b+0x24>)
 800c3fc:	4805      	ldr	r0, [pc, #20]	; (800c414 <__i2b+0x28>)
 800c3fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c402:	f000 ffad 	bl	800d360 <__assert_func>
 800c406:	2301      	movs	r3, #1
 800c408:	6144      	str	r4, [r0, #20]
 800c40a:	6103      	str	r3, [r0, #16]
 800c40c:	bd10      	pop	{r4, pc}
 800c40e:	bf00      	nop
 800c410:	0800ddac 	.word	0x0800ddac
 800c414:	0800dea0 	.word	0x0800dea0

0800c418 <__multiply>:
 800c418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c41c:	4614      	mov	r4, r2
 800c41e:	690a      	ldr	r2, [r1, #16]
 800c420:	6923      	ldr	r3, [r4, #16]
 800c422:	429a      	cmp	r2, r3
 800c424:	bfb8      	it	lt
 800c426:	460b      	movlt	r3, r1
 800c428:	460d      	mov	r5, r1
 800c42a:	bfbc      	itt	lt
 800c42c:	4625      	movlt	r5, r4
 800c42e:	461c      	movlt	r4, r3
 800c430:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c434:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c438:	68ab      	ldr	r3, [r5, #8]
 800c43a:	6869      	ldr	r1, [r5, #4]
 800c43c:	eb0a 0709 	add.w	r7, sl, r9
 800c440:	42bb      	cmp	r3, r7
 800c442:	b085      	sub	sp, #20
 800c444:	bfb8      	it	lt
 800c446:	3101      	addlt	r1, #1
 800c448:	f7ff fe8a 	bl	800c160 <_Balloc>
 800c44c:	b930      	cbnz	r0, 800c45c <__multiply+0x44>
 800c44e:	4602      	mov	r2, r0
 800c450:	4b42      	ldr	r3, [pc, #264]	; (800c55c <__multiply+0x144>)
 800c452:	4843      	ldr	r0, [pc, #268]	; (800c560 <__multiply+0x148>)
 800c454:	f240 115d 	movw	r1, #349	; 0x15d
 800c458:	f000 ff82 	bl	800d360 <__assert_func>
 800c45c:	f100 0614 	add.w	r6, r0, #20
 800c460:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c464:	4633      	mov	r3, r6
 800c466:	2200      	movs	r2, #0
 800c468:	4543      	cmp	r3, r8
 800c46a:	d31e      	bcc.n	800c4aa <__multiply+0x92>
 800c46c:	f105 0c14 	add.w	ip, r5, #20
 800c470:	f104 0314 	add.w	r3, r4, #20
 800c474:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c478:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c47c:	9202      	str	r2, [sp, #8]
 800c47e:	ebac 0205 	sub.w	r2, ip, r5
 800c482:	3a15      	subs	r2, #21
 800c484:	f022 0203 	bic.w	r2, r2, #3
 800c488:	3204      	adds	r2, #4
 800c48a:	f105 0115 	add.w	r1, r5, #21
 800c48e:	458c      	cmp	ip, r1
 800c490:	bf38      	it	cc
 800c492:	2204      	movcc	r2, #4
 800c494:	9201      	str	r2, [sp, #4]
 800c496:	9a02      	ldr	r2, [sp, #8]
 800c498:	9303      	str	r3, [sp, #12]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d808      	bhi.n	800c4b0 <__multiply+0x98>
 800c49e:	2f00      	cmp	r7, #0
 800c4a0:	dc55      	bgt.n	800c54e <__multiply+0x136>
 800c4a2:	6107      	str	r7, [r0, #16]
 800c4a4:	b005      	add	sp, #20
 800c4a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4aa:	f843 2b04 	str.w	r2, [r3], #4
 800c4ae:	e7db      	b.n	800c468 <__multiply+0x50>
 800c4b0:	f8b3 a000 	ldrh.w	sl, [r3]
 800c4b4:	f1ba 0f00 	cmp.w	sl, #0
 800c4b8:	d020      	beq.n	800c4fc <__multiply+0xe4>
 800c4ba:	f105 0e14 	add.w	lr, r5, #20
 800c4be:	46b1      	mov	r9, r6
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c4c6:	f8d9 b000 	ldr.w	fp, [r9]
 800c4ca:	b2a1      	uxth	r1, r4
 800c4cc:	fa1f fb8b 	uxth.w	fp, fp
 800c4d0:	fb0a b101 	mla	r1, sl, r1, fp
 800c4d4:	4411      	add	r1, r2
 800c4d6:	f8d9 2000 	ldr.w	r2, [r9]
 800c4da:	0c24      	lsrs	r4, r4, #16
 800c4dc:	0c12      	lsrs	r2, r2, #16
 800c4de:	fb0a 2404 	mla	r4, sl, r4, r2
 800c4e2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c4e6:	b289      	uxth	r1, r1
 800c4e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c4ec:	45f4      	cmp	ip, lr
 800c4ee:	f849 1b04 	str.w	r1, [r9], #4
 800c4f2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c4f6:	d8e4      	bhi.n	800c4c2 <__multiply+0xaa>
 800c4f8:	9901      	ldr	r1, [sp, #4]
 800c4fa:	5072      	str	r2, [r6, r1]
 800c4fc:	9a03      	ldr	r2, [sp, #12]
 800c4fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c502:	3304      	adds	r3, #4
 800c504:	f1b9 0f00 	cmp.w	r9, #0
 800c508:	d01f      	beq.n	800c54a <__multiply+0x132>
 800c50a:	6834      	ldr	r4, [r6, #0]
 800c50c:	f105 0114 	add.w	r1, r5, #20
 800c510:	46b6      	mov	lr, r6
 800c512:	f04f 0a00 	mov.w	sl, #0
 800c516:	880a      	ldrh	r2, [r1, #0]
 800c518:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c51c:	fb09 b202 	mla	r2, r9, r2, fp
 800c520:	4492      	add	sl, r2
 800c522:	b2a4      	uxth	r4, r4
 800c524:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c528:	f84e 4b04 	str.w	r4, [lr], #4
 800c52c:	f851 4b04 	ldr.w	r4, [r1], #4
 800c530:	f8be 2000 	ldrh.w	r2, [lr]
 800c534:	0c24      	lsrs	r4, r4, #16
 800c536:	fb09 2404 	mla	r4, r9, r4, r2
 800c53a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c53e:	458c      	cmp	ip, r1
 800c540:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c544:	d8e7      	bhi.n	800c516 <__multiply+0xfe>
 800c546:	9a01      	ldr	r2, [sp, #4]
 800c548:	50b4      	str	r4, [r6, r2]
 800c54a:	3604      	adds	r6, #4
 800c54c:	e7a3      	b.n	800c496 <__multiply+0x7e>
 800c54e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1a5      	bne.n	800c4a2 <__multiply+0x8a>
 800c556:	3f01      	subs	r7, #1
 800c558:	e7a1      	b.n	800c49e <__multiply+0x86>
 800c55a:	bf00      	nop
 800c55c:	0800ddac 	.word	0x0800ddac
 800c560:	0800dea0 	.word	0x0800dea0

0800c564 <__pow5mult>:
 800c564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c568:	4615      	mov	r5, r2
 800c56a:	f012 0203 	ands.w	r2, r2, #3
 800c56e:	4606      	mov	r6, r0
 800c570:	460f      	mov	r7, r1
 800c572:	d007      	beq.n	800c584 <__pow5mult+0x20>
 800c574:	4c25      	ldr	r4, [pc, #148]	; (800c60c <__pow5mult+0xa8>)
 800c576:	3a01      	subs	r2, #1
 800c578:	2300      	movs	r3, #0
 800c57a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c57e:	f7ff fe51 	bl	800c224 <__multadd>
 800c582:	4607      	mov	r7, r0
 800c584:	10ad      	asrs	r5, r5, #2
 800c586:	d03d      	beq.n	800c604 <__pow5mult+0xa0>
 800c588:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c58a:	b97c      	cbnz	r4, 800c5ac <__pow5mult+0x48>
 800c58c:	2010      	movs	r0, #16
 800c58e:	f7ff fdbf 	bl	800c110 <malloc>
 800c592:	4602      	mov	r2, r0
 800c594:	6270      	str	r0, [r6, #36]	; 0x24
 800c596:	b928      	cbnz	r0, 800c5a4 <__pow5mult+0x40>
 800c598:	4b1d      	ldr	r3, [pc, #116]	; (800c610 <__pow5mult+0xac>)
 800c59a:	481e      	ldr	r0, [pc, #120]	; (800c614 <__pow5mult+0xb0>)
 800c59c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c5a0:	f000 fede 	bl	800d360 <__assert_func>
 800c5a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c5a8:	6004      	str	r4, [r0, #0]
 800c5aa:	60c4      	str	r4, [r0, #12]
 800c5ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c5b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c5b4:	b94c      	cbnz	r4, 800c5ca <__pow5mult+0x66>
 800c5b6:	f240 2171 	movw	r1, #625	; 0x271
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	f7ff ff16 	bl	800c3ec <__i2b>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5c6:	4604      	mov	r4, r0
 800c5c8:	6003      	str	r3, [r0, #0]
 800c5ca:	f04f 0900 	mov.w	r9, #0
 800c5ce:	07eb      	lsls	r3, r5, #31
 800c5d0:	d50a      	bpl.n	800c5e8 <__pow5mult+0x84>
 800c5d2:	4639      	mov	r1, r7
 800c5d4:	4622      	mov	r2, r4
 800c5d6:	4630      	mov	r0, r6
 800c5d8:	f7ff ff1e 	bl	800c418 <__multiply>
 800c5dc:	4639      	mov	r1, r7
 800c5de:	4680      	mov	r8, r0
 800c5e0:	4630      	mov	r0, r6
 800c5e2:	f7ff fdfd 	bl	800c1e0 <_Bfree>
 800c5e6:	4647      	mov	r7, r8
 800c5e8:	106d      	asrs	r5, r5, #1
 800c5ea:	d00b      	beq.n	800c604 <__pow5mult+0xa0>
 800c5ec:	6820      	ldr	r0, [r4, #0]
 800c5ee:	b938      	cbnz	r0, 800c600 <__pow5mult+0x9c>
 800c5f0:	4622      	mov	r2, r4
 800c5f2:	4621      	mov	r1, r4
 800c5f4:	4630      	mov	r0, r6
 800c5f6:	f7ff ff0f 	bl	800c418 <__multiply>
 800c5fa:	6020      	str	r0, [r4, #0]
 800c5fc:	f8c0 9000 	str.w	r9, [r0]
 800c600:	4604      	mov	r4, r0
 800c602:	e7e4      	b.n	800c5ce <__pow5mult+0x6a>
 800c604:	4638      	mov	r0, r7
 800c606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c60a:	bf00      	nop
 800c60c:	0800dff0 	.word	0x0800dff0
 800c610:	0800dd36 	.word	0x0800dd36
 800c614:	0800dea0 	.word	0x0800dea0

0800c618 <__lshift>:
 800c618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c61c:	460c      	mov	r4, r1
 800c61e:	6849      	ldr	r1, [r1, #4]
 800c620:	6923      	ldr	r3, [r4, #16]
 800c622:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c626:	68a3      	ldr	r3, [r4, #8]
 800c628:	4607      	mov	r7, r0
 800c62a:	4691      	mov	r9, r2
 800c62c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c630:	f108 0601 	add.w	r6, r8, #1
 800c634:	42b3      	cmp	r3, r6
 800c636:	db0b      	blt.n	800c650 <__lshift+0x38>
 800c638:	4638      	mov	r0, r7
 800c63a:	f7ff fd91 	bl	800c160 <_Balloc>
 800c63e:	4605      	mov	r5, r0
 800c640:	b948      	cbnz	r0, 800c656 <__lshift+0x3e>
 800c642:	4602      	mov	r2, r0
 800c644:	4b28      	ldr	r3, [pc, #160]	; (800c6e8 <__lshift+0xd0>)
 800c646:	4829      	ldr	r0, [pc, #164]	; (800c6ec <__lshift+0xd4>)
 800c648:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c64c:	f000 fe88 	bl	800d360 <__assert_func>
 800c650:	3101      	adds	r1, #1
 800c652:	005b      	lsls	r3, r3, #1
 800c654:	e7ee      	b.n	800c634 <__lshift+0x1c>
 800c656:	2300      	movs	r3, #0
 800c658:	f100 0114 	add.w	r1, r0, #20
 800c65c:	f100 0210 	add.w	r2, r0, #16
 800c660:	4618      	mov	r0, r3
 800c662:	4553      	cmp	r3, sl
 800c664:	db33      	blt.n	800c6ce <__lshift+0xb6>
 800c666:	6920      	ldr	r0, [r4, #16]
 800c668:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c66c:	f104 0314 	add.w	r3, r4, #20
 800c670:	f019 091f 	ands.w	r9, r9, #31
 800c674:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c678:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c67c:	d02b      	beq.n	800c6d6 <__lshift+0xbe>
 800c67e:	f1c9 0e20 	rsb	lr, r9, #32
 800c682:	468a      	mov	sl, r1
 800c684:	2200      	movs	r2, #0
 800c686:	6818      	ldr	r0, [r3, #0]
 800c688:	fa00 f009 	lsl.w	r0, r0, r9
 800c68c:	4302      	orrs	r2, r0
 800c68e:	f84a 2b04 	str.w	r2, [sl], #4
 800c692:	f853 2b04 	ldr.w	r2, [r3], #4
 800c696:	459c      	cmp	ip, r3
 800c698:	fa22 f20e 	lsr.w	r2, r2, lr
 800c69c:	d8f3      	bhi.n	800c686 <__lshift+0x6e>
 800c69e:	ebac 0304 	sub.w	r3, ip, r4
 800c6a2:	3b15      	subs	r3, #21
 800c6a4:	f023 0303 	bic.w	r3, r3, #3
 800c6a8:	3304      	adds	r3, #4
 800c6aa:	f104 0015 	add.w	r0, r4, #21
 800c6ae:	4584      	cmp	ip, r0
 800c6b0:	bf38      	it	cc
 800c6b2:	2304      	movcc	r3, #4
 800c6b4:	50ca      	str	r2, [r1, r3]
 800c6b6:	b10a      	cbz	r2, 800c6bc <__lshift+0xa4>
 800c6b8:	f108 0602 	add.w	r6, r8, #2
 800c6bc:	3e01      	subs	r6, #1
 800c6be:	4638      	mov	r0, r7
 800c6c0:	612e      	str	r6, [r5, #16]
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	f7ff fd8c 	bl	800c1e0 <_Bfree>
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800c6d2:	3301      	adds	r3, #1
 800c6d4:	e7c5      	b.n	800c662 <__lshift+0x4a>
 800c6d6:	3904      	subs	r1, #4
 800c6d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c6e0:	459c      	cmp	ip, r3
 800c6e2:	d8f9      	bhi.n	800c6d8 <__lshift+0xc0>
 800c6e4:	e7ea      	b.n	800c6bc <__lshift+0xa4>
 800c6e6:	bf00      	nop
 800c6e8:	0800ddac 	.word	0x0800ddac
 800c6ec:	0800dea0 	.word	0x0800dea0

0800c6f0 <__mcmp>:
 800c6f0:	b530      	push	{r4, r5, lr}
 800c6f2:	6902      	ldr	r2, [r0, #16]
 800c6f4:	690c      	ldr	r4, [r1, #16]
 800c6f6:	1b12      	subs	r2, r2, r4
 800c6f8:	d10e      	bne.n	800c718 <__mcmp+0x28>
 800c6fa:	f100 0314 	add.w	r3, r0, #20
 800c6fe:	3114      	adds	r1, #20
 800c700:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c704:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c708:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c70c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c710:	42a5      	cmp	r5, r4
 800c712:	d003      	beq.n	800c71c <__mcmp+0x2c>
 800c714:	d305      	bcc.n	800c722 <__mcmp+0x32>
 800c716:	2201      	movs	r2, #1
 800c718:	4610      	mov	r0, r2
 800c71a:	bd30      	pop	{r4, r5, pc}
 800c71c:	4283      	cmp	r3, r0
 800c71e:	d3f3      	bcc.n	800c708 <__mcmp+0x18>
 800c720:	e7fa      	b.n	800c718 <__mcmp+0x28>
 800c722:	f04f 32ff 	mov.w	r2, #4294967295
 800c726:	e7f7      	b.n	800c718 <__mcmp+0x28>

0800c728 <__mdiff>:
 800c728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c72c:	460c      	mov	r4, r1
 800c72e:	4606      	mov	r6, r0
 800c730:	4611      	mov	r1, r2
 800c732:	4620      	mov	r0, r4
 800c734:	4617      	mov	r7, r2
 800c736:	f7ff ffdb 	bl	800c6f0 <__mcmp>
 800c73a:	1e05      	subs	r5, r0, #0
 800c73c:	d110      	bne.n	800c760 <__mdiff+0x38>
 800c73e:	4629      	mov	r1, r5
 800c740:	4630      	mov	r0, r6
 800c742:	f7ff fd0d 	bl	800c160 <_Balloc>
 800c746:	b930      	cbnz	r0, 800c756 <__mdiff+0x2e>
 800c748:	4b39      	ldr	r3, [pc, #228]	; (800c830 <__mdiff+0x108>)
 800c74a:	4602      	mov	r2, r0
 800c74c:	f240 2132 	movw	r1, #562	; 0x232
 800c750:	4838      	ldr	r0, [pc, #224]	; (800c834 <__mdiff+0x10c>)
 800c752:	f000 fe05 	bl	800d360 <__assert_func>
 800c756:	2301      	movs	r3, #1
 800c758:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c75c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c760:	bfa4      	itt	ge
 800c762:	463b      	movge	r3, r7
 800c764:	4627      	movge	r7, r4
 800c766:	4630      	mov	r0, r6
 800c768:	6879      	ldr	r1, [r7, #4]
 800c76a:	bfa6      	itte	ge
 800c76c:	461c      	movge	r4, r3
 800c76e:	2500      	movge	r5, #0
 800c770:	2501      	movlt	r5, #1
 800c772:	f7ff fcf5 	bl	800c160 <_Balloc>
 800c776:	b920      	cbnz	r0, 800c782 <__mdiff+0x5a>
 800c778:	4b2d      	ldr	r3, [pc, #180]	; (800c830 <__mdiff+0x108>)
 800c77a:	4602      	mov	r2, r0
 800c77c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c780:	e7e6      	b.n	800c750 <__mdiff+0x28>
 800c782:	693e      	ldr	r6, [r7, #16]
 800c784:	60c5      	str	r5, [r0, #12]
 800c786:	6925      	ldr	r5, [r4, #16]
 800c788:	f107 0114 	add.w	r1, r7, #20
 800c78c:	f104 0914 	add.w	r9, r4, #20
 800c790:	f100 0e14 	add.w	lr, r0, #20
 800c794:	f107 0210 	add.w	r2, r7, #16
 800c798:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c79c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c7a0:	46f2      	mov	sl, lr
 800c7a2:	2700      	movs	r7, #0
 800c7a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800c7a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c7ac:	fa1f f883 	uxth.w	r8, r3
 800c7b0:	fa17 f78b 	uxtah	r7, r7, fp
 800c7b4:	0c1b      	lsrs	r3, r3, #16
 800c7b6:	eba7 0808 	sub.w	r8, r7, r8
 800c7ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c7be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c7c2:	fa1f f888 	uxth.w	r8, r8
 800c7c6:	141f      	asrs	r7, r3, #16
 800c7c8:	454d      	cmp	r5, r9
 800c7ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c7ce:	f84a 3b04 	str.w	r3, [sl], #4
 800c7d2:	d8e7      	bhi.n	800c7a4 <__mdiff+0x7c>
 800c7d4:	1b2b      	subs	r3, r5, r4
 800c7d6:	3b15      	subs	r3, #21
 800c7d8:	f023 0303 	bic.w	r3, r3, #3
 800c7dc:	3304      	adds	r3, #4
 800c7de:	3415      	adds	r4, #21
 800c7e0:	42a5      	cmp	r5, r4
 800c7e2:	bf38      	it	cc
 800c7e4:	2304      	movcc	r3, #4
 800c7e6:	4419      	add	r1, r3
 800c7e8:	4473      	add	r3, lr
 800c7ea:	469e      	mov	lr, r3
 800c7ec:	460d      	mov	r5, r1
 800c7ee:	4565      	cmp	r5, ip
 800c7f0:	d30e      	bcc.n	800c810 <__mdiff+0xe8>
 800c7f2:	f10c 0203 	add.w	r2, ip, #3
 800c7f6:	1a52      	subs	r2, r2, r1
 800c7f8:	f022 0203 	bic.w	r2, r2, #3
 800c7fc:	3903      	subs	r1, #3
 800c7fe:	458c      	cmp	ip, r1
 800c800:	bf38      	it	cc
 800c802:	2200      	movcc	r2, #0
 800c804:	441a      	add	r2, r3
 800c806:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c80a:	b17b      	cbz	r3, 800c82c <__mdiff+0x104>
 800c80c:	6106      	str	r6, [r0, #16]
 800c80e:	e7a5      	b.n	800c75c <__mdiff+0x34>
 800c810:	f855 8b04 	ldr.w	r8, [r5], #4
 800c814:	fa17 f488 	uxtah	r4, r7, r8
 800c818:	1422      	asrs	r2, r4, #16
 800c81a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c81e:	b2a4      	uxth	r4, r4
 800c820:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c824:	f84e 4b04 	str.w	r4, [lr], #4
 800c828:	1417      	asrs	r7, r2, #16
 800c82a:	e7e0      	b.n	800c7ee <__mdiff+0xc6>
 800c82c:	3e01      	subs	r6, #1
 800c82e:	e7ea      	b.n	800c806 <__mdiff+0xde>
 800c830:	0800ddac 	.word	0x0800ddac
 800c834:	0800dea0 	.word	0x0800dea0

0800c838 <__ulp>:
 800c838:	b082      	sub	sp, #8
 800c83a:	ed8d 0b00 	vstr	d0, [sp]
 800c83e:	9b01      	ldr	r3, [sp, #4]
 800c840:	4912      	ldr	r1, [pc, #72]	; (800c88c <__ulp+0x54>)
 800c842:	4019      	ands	r1, r3
 800c844:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c848:	2900      	cmp	r1, #0
 800c84a:	dd05      	ble.n	800c858 <__ulp+0x20>
 800c84c:	2200      	movs	r2, #0
 800c84e:	460b      	mov	r3, r1
 800c850:	ec43 2b10 	vmov	d0, r2, r3
 800c854:	b002      	add	sp, #8
 800c856:	4770      	bx	lr
 800c858:	4249      	negs	r1, r1
 800c85a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c85e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c862:	f04f 0200 	mov.w	r2, #0
 800c866:	f04f 0300 	mov.w	r3, #0
 800c86a:	da04      	bge.n	800c876 <__ulp+0x3e>
 800c86c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c870:	fa41 f300 	asr.w	r3, r1, r0
 800c874:	e7ec      	b.n	800c850 <__ulp+0x18>
 800c876:	f1a0 0114 	sub.w	r1, r0, #20
 800c87a:	291e      	cmp	r1, #30
 800c87c:	bfda      	itte	le
 800c87e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c882:	fa20 f101 	lsrle.w	r1, r0, r1
 800c886:	2101      	movgt	r1, #1
 800c888:	460a      	mov	r2, r1
 800c88a:	e7e1      	b.n	800c850 <__ulp+0x18>
 800c88c:	7ff00000 	.word	0x7ff00000

0800c890 <__b2d>:
 800c890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c892:	6905      	ldr	r5, [r0, #16]
 800c894:	f100 0714 	add.w	r7, r0, #20
 800c898:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c89c:	1f2e      	subs	r6, r5, #4
 800c89e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f7ff fd52 	bl	800c34c <__hi0bits>
 800c8a8:	f1c0 0320 	rsb	r3, r0, #32
 800c8ac:	280a      	cmp	r0, #10
 800c8ae:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c92c <__b2d+0x9c>
 800c8b2:	600b      	str	r3, [r1, #0]
 800c8b4:	dc14      	bgt.n	800c8e0 <__b2d+0x50>
 800c8b6:	f1c0 0e0b 	rsb	lr, r0, #11
 800c8ba:	fa24 f10e 	lsr.w	r1, r4, lr
 800c8be:	42b7      	cmp	r7, r6
 800c8c0:	ea41 030c 	orr.w	r3, r1, ip
 800c8c4:	bf34      	ite	cc
 800c8c6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c8ca:	2100      	movcs	r1, #0
 800c8cc:	3015      	adds	r0, #21
 800c8ce:	fa04 f000 	lsl.w	r0, r4, r0
 800c8d2:	fa21 f10e 	lsr.w	r1, r1, lr
 800c8d6:	ea40 0201 	orr.w	r2, r0, r1
 800c8da:	ec43 2b10 	vmov	d0, r2, r3
 800c8de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8e0:	42b7      	cmp	r7, r6
 800c8e2:	bf3a      	itte	cc
 800c8e4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c8e8:	f1a5 0608 	subcc.w	r6, r5, #8
 800c8ec:	2100      	movcs	r1, #0
 800c8ee:	380b      	subs	r0, #11
 800c8f0:	d017      	beq.n	800c922 <__b2d+0x92>
 800c8f2:	f1c0 0c20 	rsb	ip, r0, #32
 800c8f6:	fa04 f500 	lsl.w	r5, r4, r0
 800c8fa:	42be      	cmp	r6, r7
 800c8fc:	fa21 f40c 	lsr.w	r4, r1, ip
 800c900:	ea45 0504 	orr.w	r5, r5, r4
 800c904:	bf8c      	ite	hi
 800c906:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c90a:	2400      	movls	r4, #0
 800c90c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c910:	fa01 f000 	lsl.w	r0, r1, r0
 800c914:	fa24 f40c 	lsr.w	r4, r4, ip
 800c918:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c91c:	ea40 0204 	orr.w	r2, r0, r4
 800c920:	e7db      	b.n	800c8da <__b2d+0x4a>
 800c922:	ea44 030c 	orr.w	r3, r4, ip
 800c926:	460a      	mov	r2, r1
 800c928:	e7d7      	b.n	800c8da <__b2d+0x4a>
 800c92a:	bf00      	nop
 800c92c:	3ff00000 	.word	0x3ff00000

0800c930 <__d2b>:
 800c930:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c934:	4689      	mov	r9, r1
 800c936:	2101      	movs	r1, #1
 800c938:	ec57 6b10 	vmov	r6, r7, d0
 800c93c:	4690      	mov	r8, r2
 800c93e:	f7ff fc0f 	bl	800c160 <_Balloc>
 800c942:	4604      	mov	r4, r0
 800c944:	b930      	cbnz	r0, 800c954 <__d2b+0x24>
 800c946:	4602      	mov	r2, r0
 800c948:	4b25      	ldr	r3, [pc, #148]	; (800c9e0 <__d2b+0xb0>)
 800c94a:	4826      	ldr	r0, [pc, #152]	; (800c9e4 <__d2b+0xb4>)
 800c94c:	f240 310a 	movw	r1, #778	; 0x30a
 800c950:	f000 fd06 	bl	800d360 <__assert_func>
 800c954:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c958:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c95c:	bb35      	cbnz	r5, 800c9ac <__d2b+0x7c>
 800c95e:	2e00      	cmp	r6, #0
 800c960:	9301      	str	r3, [sp, #4]
 800c962:	d028      	beq.n	800c9b6 <__d2b+0x86>
 800c964:	4668      	mov	r0, sp
 800c966:	9600      	str	r6, [sp, #0]
 800c968:	f7ff fd10 	bl	800c38c <__lo0bits>
 800c96c:	9900      	ldr	r1, [sp, #0]
 800c96e:	b300      	cbz	r0, 800c9b2 <__d2b+0x82>
 800c970:	9a01      	ldr	r2, [sp, #4]
 800c972:	f1c0 0320 	rsb	r3, r0, #32
 800c976:	fa02 f303 	lsl.w	r3, r2, r3
 800c97a:	430b      	orrs	r3, r1
 800c97c:	40c2      	lsrs	r2, r0
 800c97e:	6163      	str	r3, [r4, #20]
 800c980:	9201      	str	r2, [sp, #4]
 800c982:	9b01      	ldr	r3, [sp, #4]
 800c984:	61a3      	str	r3, [r4, #24]
 800c986:	2b00      	cmp	r3, #0
 800c988:	bf14      	ite	ne
 800c98a:	2202      	movne	r2, #2
 800c98c:	2201      	moveq	r2, #1
 800c98e:	6122      	str	r2, [r4, #16]
 800c990:	b1d5      	cbz	r5, 800c9c8 <__d2b+0x98>
 800c992:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c996:	4405      	add	r5, r0
 800c998:	f8c9 5000 	str.w	r5, [r9]
 800c99c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c9a0:	f8c8 0000 	str.w	r0, [r8]
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	b003      	add	sp, #12
 800c9a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c9b0:	e7d5      	b.n	800c95e <__d2b+0x2e>
 800c9b2:	6161      	str	r1, [r4, #20]
 800c9b4:	e7e5      	b.n	800c982 <__d2b+0x52>
 800c9b6:	a801      	add	r0, sp, #4
 800c9b8:	f7ff fce8 	bl	800c38c <__lo0bits>
 800c9bc:	9b01      	ldr	r3, [sp, #4]
 800c9be:	6163      	str	r3, [r4, #20]
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	6122      	str	r2, [r4, #16]
 800c9c4:	3020      	adds	r0, #32
 800c9c6:	e7e3      	b.n	800c990 <__d2b+0x60>
 800c9c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c9cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9d0:	f8c9 0000 	str.w	r0, [r9]
 800c9d4:	6918      	ldr	r0, [r3, #16]
 800c9d6:	f7ff fcb9 	bl	800c34c <__hi0bits>
 800c9da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c9de:	e7df      	b.n	800c9a0 <__d2b+0x70>
 800c9e0:	0800ddac 	.word	0x0800ddac
 800c9e4:	0800dea0 	.word	0x0800dea0

0800c9e8 <__ratio>:
 800c9e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ec:	468a      	mov	sl, r1
 800c9ee:	4669      	mov	r1, sp
 800c9f0:	4683      	mov	fp, r0
 800c9f2:	f7ff ff4d 	bl	800c890 <__b2d>
 800c9f6:	a901      	add	r1, sp, #4
 800c9f8:	4650      	mov	r0, sl
 800c9fa:	ec59 8b10 	vmov	r8, r9, d0
 800c9fe:	ee10 6a10 	vmov	r6, s0
 800ca02:	f7ff ff45 	bl	800c890 <__b2d>
 800ca06:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ca0a:	f8da 2010 	ldr.w	r2, [sl, #16]
 800ca0e:	eba3 0c02 	sub.w	ip, r3, r2
 800ca12:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ca16:	1a9b      	subs	r3, r3, r2
 800ca18:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ca1c:	ec55 4b10 	vmov	r4, r5, d0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	ee10 0a10 	vmov	r0, s0
 800ca26:	bfce      	itee	gt
 800ca28:	464a      	movgt	r2, r9
 800ca2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ca2e:	462a      	movle	r2, r5
 800ca30:	464f      	mov	r7, r9
 800ca32:	4629      	mov	r1, r5
 800ca34:	bfcc      	ite	gt
 800ca36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ca3a:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800ca3e:	ec47 6b17 	vmov	d7, r6, r7
 800ca42:	ec41 0b16 	vmov	d6, r0, r1
 800ca46:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800ca4a:	b003      	add	sp, #12
 800ca4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ca50 <__copybits>:
 800ca50:	3901      	subs	r1, #1
 800ca52:	b570      	push	{r4, r5, r6, lr}
 800ca54:	1149      	asrs	r1, r1, #5
 800ca56:	6914      	ldr	r4, [r2, #16]
 800ca58:	3101      	adds	r1, #1
 800ca5a:	f102 0314 	add.w	r3, r2, #20
 800ca5e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ca62:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ca66:	1f05      	subs	r5, r0, #4
 800ca68:	42a3      	cmp	r3, r4
 800ca6a:	d30c      	bcc.n	800ca86 <__copybits+0x36>
 800ca6c:	1aa3      	subs	r3, r4, r2
 800ca6e:	3b11      	subs	r3, #17
 800ca70:	f023 0303 	bic.w	r3, r3, #3
 800ca74:	3211      	adds	r2, #17
 800ca76:	42a2      	cmp	r2, r4
 800ca78:	bf88      	it	hi
 800ca7a:	2300      	movhi	r3, #0
 800ca7c:	4418      	add	r0, r3
 800ca7e:	2300      	movs	r3, #0
 800ca80:	4288      	cmp	r0, r1
 800ca82:	d305      	bcc.n	800ca90 <__copybits+0x40>
 800ca84:	bd70      	pop	{r4, r5, r6, pc}
 800ca86:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca8a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca8e:	e7eb      	b.n	800ca68 <__copybits+0x18>
 800ca90:	f840 3b04 	str.w	r3, [r0], #4
 800ca94:	e7f4      	b.n	800ca80 <__copybits+0x30>

0800ca96 <__any_on>:
 800ca96:	f100 0214 	add.w	r2, r0, #20
 800ca9a:	6900      	ldr	r0, [r0, #16]
 800ca9c:	114b      	asrs	r3, r1, #5
 800ca9e:	4298      	cmp	r0, r3
 800caa0:	b510      	push	{r4, lr}
 800caa2:	db11      	blt.n	800cac8 <__any_on+0x32>
 800caa4:	dd0a      	ble.n	800cabc <__any_on+0x26>
 800caa6:	f011 011f 	ands.w	r1, r1, #31
 800caaa:	d007      	beq.n	800cabc <__any_on+0x26>
 800caac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cab0:	fa24 f001 	lsr.w	r0, r4, r1
 800cab4:	fa00 f101 	lsl.w	r1, r0, r1
 800cab8:	428c      	cmp	r4, r1
 800caba:	d10b      	bne.n	800cad4 <__any_on+0x3e>
 800cabc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d803      	bhi.n	800cacc <__any_on+0x36>
 800cac4:	2000      	movs	r0, #0
 800cac6:	bd10      	pop	{r4, pc}
 800cac8:	4603      	mov	r3, r0
 800caca:	e7f7      	b.n	800cabc <__any_on+0x26>
 800cacc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cad0:	2900      	cmp	r1, #0
 800cad2:	d0f5      	beq.n	800cac0 <__any_on+0x2a>
 800cad4:	2001      	movs	r0, #1
 800cad6:	e7f6      	b.n	800cac6 <__any_on+0x30>

0800cad8 <_calloc_r>:
 800cad8:	b513      	push	{r0, r1, r4, lr}
 800cada:	434a      	muls	r2, r1
 800cadc:	4611      	mov	r1, r2
 800cade:	9201      	str	r2, [sp, #4]
 800cae0:	f000 f85a 	bl	800cb98 <_malloc_r>
 800cae4:	4604      	mov	r4, r0
 800cae6:	b118      	cbz	r0, 800caf0 <_calloc_r+0x18>
 800cae8:	9a01      	ldr	r2, [sp, #4]
 800caea:	2100      	movs	r1, #0
 800caec:	f7fc f918 	bl	8008d20 <memset>
 800caf0:	4620      	mov	r0, r4
 800caf2:	b002      	add	sp, #8
 800caf4:	bd10      	pop	{r4, pc}
	...

0800caf8 <_free_r>:
 800caf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cafa:	2900      	cmp	r1, #0
 800cafc:	d048      	beq.n	800cb90 <_free_r+0x98>
 800cafe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb02:	9001      	str	r0, [sp, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f1a1 0404 	sub.w	r4, r1, #4
 800cb0a:	bfb8      	it	lt
 800cb0c:	18e4      	addlt	r4, r4, r3
 800cb0e:	f000 fcb5 	bl	800d47c <__malloc_lock>
 800cb12:	4a20      	ldr	r2, [pc, #128]	; (800cb94 <_free_r+0x9c>)
 800cb14:	9801      	ldr	r0, [sp, #4]
 800cb16:	6813      	ldr	r3, [r2, #0]
 800cb18:	4615      	mov	r5, r2
 800cb1a:	b933      	cbnz	r3, 800cb2a <_free_r+0x32>
 800cb1c:	6063      	str	r3, [r4, #4]
 800cb1e:	6014      	str	r4, [r2, #0]
 800cb20:	b003      	add	sp, #12
 800cb22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb26:	f000 bcaf 	b.w	800d488 <__malloc_unlock>
 800cb2a:	42a3      	cmp	r3, r4
 800cb2c:	d90b      	bls.n	800cb46 <_free_r+0x4e>
 800cb2e:	6821      	ldr	r1, [r4, #0]
 800cb30:	1862      	adds	r2, r4, r1
 800cb32:	4293      	cmp	r3, r2
 800cb34:	bf04      	itt	eq
 800cb36:	681a      	ldreq	r2, [r3, #0]
 800cb38:	685b      	ldreq	r3, [r3, #4]
 800cb3a:	6063      	str	r3, [r4, #4]
 800cb3c:	bf04      	itt	eq
 800cb3e:	1852      	addeq	r2, r2, r1
 800cb40:	6022      	streq	r2, [r4, #0]
 800cb42:	602c      	str	r4, [r5, #0]
 800cb44:	e7ec      	b.n	800cb20 <_free_r+0x28>
 800cb46:	461a      	mov	r2, r3
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	b10b      	cbz	r3, 800cb50 <_free_r+0x58>
 800cb4c:	42a3      	cmp	r3, r4
 800cb4e:	d9fa      	bls.n	800cb46 <_free_r+0x4e>
 800cb50:	6811      	ldr	r1, [r2, #0]
 800cb52:	1855      	adds	r5, r2, r1
 800cb54:	42a5      	cmp	r5, r4
 800cb56:	d10b      	bne.n	800cb70 <_free_r+0x78>
 800cb58:	6824      	ldr	r4, [r4, #0]
 800cb5a:	4421      	add	r1, r4
 800cb5c:	1854      	adds	r4, r2, r1
 800cb5e:	42a3      	cmp	r3, r4
 800cb60:	6011      	str	r1, [r2, #0]
 800cb62:	d1dd      	bne.n	800cb20 <_free_r+0x28>
 800cb64:	681c      	ldr	r4, [r3, #0]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	6053      	str	r3, [r2, #4]
 800cb6a:	4421      	add	r1, r4
 800cb6c:	6011      	str	r1, [r2, #0]
 800cb6e:	e7d7      	b.n	800cb20 <_free_r+0x28>
 800cb70:	d902      	bls.n	800cb78 <_free_r+0x80>
 800cb72:	230c      	movs	r3, #12
 800cb74:	6003      	str	r3, [r0, #0]
 800cb76:	e7d3      	b.n	800cb20 <_free_r+0x28>
 800cb78:	6825      	ldr	r5, [r4, #0]
 800cb7a:	1961      	adds	r1, r4, r5
 800cb7c:	428b      	cmp	r3, r1
 800cb7e:	bf04      	itt	eq
 800cb80:	6819      	ldreq	r1, [r3, #0]
 800cb82:	685b      	ldreq	r3, [r3, #4]
 800cb84:	6063      	str	r3, [r4, #4]
 800cb86:	bf04      	itt	eq
 800cb88:	1949      	addeq	r1, r1, r5
 800cb8a:	6021      	streq	r1, [r4, #0]
 800cb8c:	6054      	str	r4, [r2, #4]
 800cb8e:	e7c7      	b.n	800cb20 <_free_r+0x28>
 800cb90:	b003      	add	sp, #12
 800cb92:	bd30      	pop	{r4, r5, pc}
 800cb94:	20000358 	.word	0x20000358

0800cb98 <_malloc_r>:
 800cb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb9a:	1ccd      	adds	r5, r1, #3
 800cb9c:	f025 0503 	bic.w	r5, r5, #3
 800cba0:	3508      	adds	r5, #8
 800cba2:	2d0c      	cmp	r5, #12
 800cba4:	bf38      	it	cc
 800cba6:	250c      	movcc	r5, #12
 800cba8:	2d00      	cmp	r5, #0
 800cbaa:	4606      	mov	r6, r0
 800cbac:	db01      	blt.n	800cbb2 <_malloc_r+0x1a>
 800cbae:	42a9      	cmp	r1, r5
 800cbb0:	d903      	bls.n	800cbba <_malloc_r+0x22>
 800cbb2:	230c      	movs	r3, #12
 800cbb4:	6033      	str	r3, [r6, #0]
 800cbb6:	2000      	movs	r0, #0
 800cbb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbba:	f000 fc5f 	bl	800d47c <__malloc_lock>
 800cbbe:	4921      	ldr	r1, [pc, #132]	; (800cc44 <_malloc_r+0xac>)
 800cbc0:	680a      	ldr	r2, [r1, #0]
 800cbc2:	4614      	mov	r4, r2
 800cbc4:	b99c      	cbnz	r4, 800cbee <_malloc_r+0x56>
 800cbc6:	4f20      	ldr	r7, [pc, #128]	; (800cc48 <_malloc_r+0xb0>)
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	b923      	cbnz	r3, 800cbd6 <_malloc_r+0x3e>
 800cbcc:	4621      	mov	r1, r4
 800cbce:	4630      	mov	r0, r6
 800cbd0:	f000 fb42 	bl	800d258 <_sbrk_r>
 800cbd4:	6038      	str	r0, [r7, #0]
 800cbd6:	4629      	mov	r1, r5
 800cbd8:	4630      	mov	r0, r6
 800cbda:	f000 fb3d 	bl	800d258 <_sbrk_r>
 800cbde:	1c43      	adds	r3, r0, #1
 800cbe0:	d123      	bne.n	800cc2a <_malloc_r+0x92>
 800cbe2:	230c      	movs	r3, #12
 800cbe4:	6033      	str	r3, [r6, #0]
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f000 fc4e 	bl	800d488 <__malloc_unlock>
 800cbec:	e7e3      	b.n	800cbb6 <_malloc_r+0x1e>
 800cbee:	6823      	ldr	r3, [r4, #0]
 800cbf0:	1b5b      	subs	r3, r3, r5
 800cbf2:	d417      	bmi.n	800cc24 <_malloc_r+0x8c>
 800cbf4:	2b0b      	cmp	r3, #11
 800cbf6:	d903      	bls.n	800cc00 <_malloc_r+0x68>
 800cbf8:	6023      	str	r3, [r4, #0]
 800cbfa:	441c      	add	r4, r3
 800cbfc:	6025      	str	r5, [r4, #0]
 800cbfe:	e004      	b.n	800cc0a <_malloc_r+0x72>
 800cc00:	6863      	ldr	r3, [r4, #4]
 800cc02:	42a2      	cmp	r2, r4
 800cc04:	bf0c      	ite	eq
 800cc06:	600b      	streq	r3, [r1, #0]
 800cc08:	6053      	strne	r3, [r2, #4]
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f000 fc3c 	bl	800d488 <__malloc_unlock>
 800cc10:	f104 000b 	add.w	r0, r4, #11
 800cc14:	1d23      	adds	r3, r4, #4
 800cc16:	f020 0007 	bic.w	r0, r0, #7
 800cc1a:	1ac2      	subs	r2, r0, r3
 800cc1c:	d0cc      	beq.n	800cbb8 <_malloc_r+0x20>
 800cc1e:	1a1b      	subs	r3, r3, r0
 800cc20:	50a3      	str	r3, [r4, r2]
 800cc22:	e7c9      	b.n	800cbb8 <_malloc_r+0x20>
 800cc24:	4622      	mov	r2, r4
 800cc26:	6864      	ldr	r4, [r4, #4]
 800cc28:	e7cc      	b.n	800cbc4 <_malloc_r+0x2c>
 800cc2a:	1cc4      	adds	r4, r0, #3
 800cc2c:	f024 0403 	bic.w	r4, r4, #3
 800cc30:	42a0      	cmp	r0, r4
 800cc32:	d0e3      	beq.n	800cbfc <_malloc_r+0x64>
 800cc34:	1a21      	subs	r1, r4, r0
 800cc36:	4630      	mov	r0, r6
 800cc38:	f000 fb0e 	bl	800d258 <_sbrk_r>
 800cc3c:	3001      	adds	r0, #1
 800cc3e:	d1dd      	bne.n	800cbfc <_malloc_r+0x64>
 800cc40:	e7cf      	b.n	800cbe2 <_malloc_r+0x4a>
 800cc42:	bf00      	nop
 800cc44:	20000358 	.word	0x20000358
 800cc48:	2000035c 	.word	0x2000035c

0800cc4c <__ssputs_r>:
 800cc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc50:	688e      	ldr	r6, [r1, #8]
 800cc52:	429e      	cmp	r6, r3
 800cc54:	4682      	mov	sl, r0
 800cc56:	460c      	mov	r4, r1
 800cc58:	4690      	mov	r8, r2
 800cc5a:	461f      	mov	r7, r3
 800cc5c:	d838      	bhi.n	800ccd0 <__ssputs_r+0x84>
 800cc5e:	898a      	ldrh	r2, [r1, #12]
 800cc60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc64:	d032      	beq.n	800cccc <__ssputs_r+0x80>
 800cc66:	6825      	ldr	r5, [r4, #0]
 800cc68:	6909      	ldr	r1, [r1, #16]
 800cc6a:	eba5 0901 	sub.w	r9, r5, r1
 800cc6e:	6965      	ldr	r5, [r4, #20]
 800cc70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc78:	3301      	adds	r3, #1
 800cc7a:	444b      	add	r3, r9
 800cc7c:	106d      	asrs	r5, r5, #1
 800cc7e:	429d      	cmp	r5, r3
 800cc80:	bf38      	it	cc
 800cc82:	461d      	movcc	r5, r3
 800cc84:	0553      	lsls	r3, r2, #21
 800cc86:	d531      	bpl.n	800ccec <__ssputs_r+0xa0>
 800cc88:	4629      	mov	r1, r5
 800cc8a:	f7ff ff85 	bl	800cb98 <_malloc_r>
 800cc8e:	4606      	mov	r6, r0
 800cc90:	b950      	cbnz	r0, 800cca8 <__ssputs_r+0x5c>
 800cc92:	230c      	movs	r3, #12
 800cc94:	f8ca 3000 	str.w	r3, [sl]
 800cc98:	89a3      	ldrh	r3, [r4, #12]
 800cc9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc9e:	81a3      	strh	r3, [r4, #12]
 800cca0:	f04f 30ff 	mov.w	r0, #4294967295
 800cca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cca8:	6921      	ldr	r1, [r4, #16]
 800ccaa:	464a      	mov	r2, r9
 800ccac:	f7ff fa4a 	bl	800c144 <memcpy>
 800ccb0:	89a3      	ldrh	r3, [r4, #12]
 800ccb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ccb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccba:	81a3      	strh	r3, [r4, #12]
 800ccbc:	6126      	str	r6, [r4, #16]
 800ccbe:	6165      	str	r5, [r4, #20]
 800ccc0:	444e      	add	r6, r9
 800ccc2:	eba5 0509 	sub.w	r5, r5, r9
 800ccc6:	6026      	str	r6, [r4, #0]
 800ccc8:	60a5      	str	r5, [r4, #8]
 800ccca:	463e      	mov	r6, r7
 800cccc:	42be      	cmp	r6, r7
 800ccce:	d900      	bls.n	800ccd2 <__ssputs_r+0x86>
 800ccd0:	463e      	mov	r6, r7
 800ccd2:	4632      	mov	r2, r6
 800ccd4:	6820      	ldr	r0, [r4, #0]
 800ccd6:	4641      	mov	r1, r8
 800ccd8:	f000 fbb6 	bl	800d448 <memmove>
 800ccdc:	68a3      	ldr	r3, [r4, #8]
 800ccde:	6822      	ldr	r2, [r4, #0]
 800cce0:	1b9b      	subs	r3, r3, r6
 800cce2:	4432      	add	r2, r6
 800cce4:	60a3      	str	r3, [r4, #8]
 800cce6:	6022      	str	r2, [r4, #0]
 800cce8:	2000      	movs	r0, #0
 800ccea:	e7db      	b.n	800cca4 <__ssputs_r+0x58>
 800ccec:	462a      	mov	r2, r5
 800ccee:	f000 fbd1 	bl	800d494 <_realloc_r>
 800ccf2:	4606      	mov	r6, r0
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	d1e1      	bne.n	800ccbc <__ssputs_r+0x70>
 800ccf8:	6921      	ldr	r1, [r4, #16]
 800ccfa:	4650      	mov	r0, sl
 800ccfc:	f7ff fefc 	bl	800caf8 <_free_r>
 800cd00:	e7c7      	b.n	800cc92 <__ssputs_r+0x46>
	...

0800cd04 <_svfiprintf_r>:
 800cd04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd08:	4698      	mov	r8, r3
 800cd0a:	898b      	ldrh	r3, [r1, #12]
 800cd0c:	061b      	lsls	r3, r3, #24
 800cd0e:	b09d      	sub	sp, #116	; 0x74
 800cd10:	4607      	mov	r7, r0
 800cd12:	460d      	mov	r5, r1
 800cd14:	4614      	mov	r4, r2
 800cd16:	d50e      	bpl.n	800cd36 <_svfiprintf_r+0x32>
 800cd18:	690b      	ldr	r3, [r1, #16]
 800cd1a:	b963      	cbnz	r3, 800cd36 <_svfiprintf_r+0x32>
 800cd1c:	2140      	movs	r1, #64	; 0x40
 800cd1e:	f7ff ff3b 	bl	800cb98 <_malloc_r>
 800cd22:	6028      	str	r0, [r5, #0]
 800cd24:	6128      	str	r0, [r5, #16]
 800cd26:	b920      	cbnz	r0, 800cd32 <_svfiprintf_r+0x2e>
 800cd28:	230c      	movs	r3, #12
 800cd2a:	603b      	str	r3, [r7, #0]
 800cd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd30:	e0d1      	b.n	800ced6 <_svfiprintf_r+0x1d2>
 800cd32:	2340      	movs	r3, #64	; 0x40
 800cd34:	616b      	str	r3, [r5, #20]
 800cd36:	2300      	movs	r3, #0
 800cd38:	9309      	str	r3, [sp, #36]	; 0x24
 800cd3a:	2320      	movs	r3, #32
 800cd3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd40:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd44:	2330      	movs	r3, #48	; 0x30
 800cd46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cef0 <_svfiprintf_r+0x1ec>
 800cd4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd4e:	f04f 0901 	mov.w	r9, #1
 800cd52:	4623      	mov	r3, r4
 800cd54:	469a      	mov	sl, r3
 800cd56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd5a:	b10a      	cbz	r2, 800cd60 <_svfiprintf_r+0x5c>
 800cd5c:	2a25      	cmp	r2, #37	; 0x25
 800cd5e:	d1f9      	bne.n	800cd54 <_svfiprintf_r+0x50>
 800cd60:	ebba 0b04 	subs.w	fp, sl, r4
 800cd64:	d00b      	beq.n	800cd7e <_svfiprintf_r+0x7a>
 800cd66:	465b      	mov	r3, fp
 800cd68:	4622      	mov	r2, r4
 800cd6a:	4629      	mov	r1, r5
 800cd6c:	4638      	mov	r0, r7
 800cd6e:	f7ff ff6d 	bl	800cc4c <__ssputs_r>
 800cd72:	3001      	adds	r0, #1
 800cd74:	f000 80aa 	beq.w	800cecc <_svfiprintf_r+0x1c8>
 800cd78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd7a:	445a      	add	r2, fp
 800cd7c:	9209      	str	r2, [sp, #36]	; 0x24
 800cd7e:	f89a 3000 	ldrb.w	r3, [sl]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	f000 80a2 	beq.w	800cecc <_svfiprintf_r+0x1c8>
 800cd88:	2300      	movs	r3, #0
 800cd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd92:	f10a 0a01 	add.w	sl, sl, #1
 800cd96:	9304      	str	r3, [sp, #16]
 800cd98:	9307      	str	r3, [sp, #28]
 800cd9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd9e:	931a      	str	r3, [sp, #104]	; 0x68
 800cda0:	4654      	mov	r4, sl
 800cda2:	2205      	movs	r2, #5
 800cda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cda8:	4851      	ldr	r0, [pc, #324]	; (800cef0 <_svfiprintf_r+0x1ec>)
 800cdaa:	f7f3 fa51 	bl	8000250 <memchr>
 800cdae:	9a04      	ldr	r2, [sp, #16]
 800cdb0:	b9d8      	cbnz	r0, 800cdea <_svfiprintf_r+0xe6>
 800cdb2:	06d0      	lsls	r0, r2, #27
 800cdb4:	bf44      	itt	mi
 800cdb6:	2320      	movmi	r3, #32
 800cdb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdbc:	0711      	lsls	r1, r2, #28
 800cdbe:	bf44      	itt	mi
 800cdc0:	232b      	movmi	r3, #43	; 0x2b
 800cdc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdc6:	f89a 3000 	ldrb.w	r3, [sl]
 800cdca:	2b2a      	cmp	r3, #42	; 0x2a
 800cdcc:	d015      	beq.n	800cdfa <_svfiprintf_r+0xf6>
 800cdce:	9a07      	ldr	r2, [sp, #28]
 800cdd0:	4654      	mov	r4, sl
 800cdd2:	2000      	movs	r0, #0
 800cdd4:	f04f 0c0a 	mov.w	ip, #10
 800cdd8:	4621      	mov	r1, r4
 800cdda:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdde:	3b30      	subs	r3, #48	; 0x30
 800cde0:	2b09      	cmp	r3, #9
 800cde2:	d94e      	bls.n	800ce82 <_svfiprintf_r+0x17e>
 800cde4:	b1b0      	cbz	r0, 800ce14 <_svfiprintf_r+0x110>
 800cde6:	9207      	str	r2, [sp, #28]
 800cde8:	e014      	b.n	800ce14 <_svfiprintf_r+0x110>
 800cdea:	eba0 0308 	sub.w	r3, r0, r8
 800cdee:	fa09 f303 	lsl.w	r3, r9, r3
 800cdf2:	4313      	orrs	r3, r2
 800cdf4:	9304      	str	r3, [sp, #16]
 800cdf6:	46a2      	mov	sl, r4
 800cdf8:	e7d2      	b.n	800cda0 <_svfiprintf_r+0x9c>
 800cdfa:	9b03      	ldr	r3, [sp, #12]
 800cdfc:	1d19      	adds	r1, r3, #4
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	9103      	str	r1, [sp, #12]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	bfbb      	ittet	lt
 800ce06:	425b      	neglt	r3, r3
 800ce08:	f042 0202 	orrlt.w	r2, r2, #2
 800ce0c:	9307      	strge	r3, [sp, #28]
 800ce0e:	9307      	strlt	r3, [sp, #28]
 800ce10:	bfb8      	it	lt
 800ce12:	9204      	strlt	r2, [sp, #16]
 800ce14:	7823      	ldrb	r3, [r4, #0]
 800ce16:	2b2e      	cmp	r3, #46	; 0x2e
 800ce18:	d10c      	bne.n	800ce34 <_svfiprintf_r+0x130>
 800ce1a:	7863      	ldrb	r3, [r4, #1]
 800ce1c:	2b2a      	cmp	r3, #42	; 0x2a
 800ce1e:	d135      	bne.n	800ce8c <_svfiprintf_r+0x188>
 800ce20:	9b03      	ldr	r3, [sp, #12]
 800ce22:	1d1a      	adds	r2, r3, #4
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	9203      	str	r2, [sp, #12]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	bfb8      	it	lt
 800ce2c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce30:	3402      	adds	r4, #2
 800ce32:	9305      	str	r3, [sp, #20]
 800ce34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cf00 <_svfiprintf_r+0x1fc>
 800ce38:	7821      	ldrb	r1, [r4, #0]
 800ce3a:	2203      	movs	r2, #3
 800ce3c:	4650      	mov	r0, sl
 800ce3e:	f7f3 fa07 	bl	8000250 <memchr>
 800ce42:	b140      	cbz	r0, 800ce56 <_svfiprintf_r+0x152>
 800ce44:	2340      	movs	r3, #64	; 0x40
 800ce46:	eba0 000a 	sub.w	r0, r0, sl
 800ce4a:	fa03 f000 	lsl.w	r0, r3, r0
 800ce4e:	9b04      	ldr	r3, [sp, #16]
 800ce50:	4303      	orrs	r3, r0
 800ce52:	3401      	adds	r4, #1
 800ce54:	9304      	str	r3, [sp, #16]
 800ce56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce5a:	4826      	ldr	r0, [pc, #152]	; (800cef4 <_svfiprintf_r+0x1f0>)
 800ce5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce60:	2206      	movs	r2, #6
 800ce62:	f7f3 f9f5 	bl	8000250 <memchr>
 800ce66:	2800      	cmp	r0, #0
 800ce68:	d038      	beq.n	800cedc <_svfiprintf_r+0x1d8>
 800ce6a:	4b23      	ldr	r3, [pc, #140]	; (800cef8 <_svfiprintf_r+0x1f4>)
 800ce6c:	bb1b      	cbnz	r3, 800ceb6 <_svfiprintf_r+0x1b2>
 800ce6e:	9b03      	ldr	r3, [sp, #12]
 800ce70:	3307      	adds	r3, #7
 800ce72:	f023 0307 	bic.w	r3, r3, #7
 800ce76:	3308      	adds	r3, #8
 800ce78:	9303      	str	r3, [sp, #12]
 800ce7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce7c:	4433      	add	r3, r6
 800ce7e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce80:	e767      	b.n	800cd52 <_svfiprintf_r+0x4e>
 800ce82:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce86:	460c      	mov	r4, r1
 800ce88:	2001      	movs	r0, #1
 800ce8a:	e7a5      	b.n	800cdd8 <_svfiprintf_r+0xd4>
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	3401      	adds	r4, #1
 800ce90:	9305      	str	r3, [sp, #20]
 800ce92:	4619      	mov	r1, r3
 800ce94:	f04f 0c0a 	mov.w	ip, #10
 800ce98:	4620      	mov	r0, r4
 800ce9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce9e:	3a30      	subs	r2, #48	; 0x30
 800cea0:	2a09      	cmp	r2, #9
 800cea2:	d903      	bls.n	800ceac <_svfiprintf_r+0x1a8>
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d0c5      	beq.n	800ce34 <_svfiprintf_r+0x130>
 800cea8:	9105      	str	r1, [sp, #20]
 800ceaa:	e7c3      	b.n	800ce34 <_svfiprintf_r+0x130>
 800ceac:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceb0:	4604      	mov	r4, r0
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	e7f0      	b.n	800ce98 <_svfiprintf_r+0x194>
 800ceb6:	ab03      	add	r3, sp, #12
 800ceb8:	9300      	str	r3, [sp, #0]
 800ceba:	462a      	mov	r2, r5
 800cebc:	4b0f      	ldr	r3, [pc, #60]	; (800cefc <_svfiprintf_r+0x1f8>)
 800cebe:	a904      	add	r1, sp, #16
 800cec0:	4638      	mov	r0, r7
 800cec2:	f7fb ffc5 	bl	8008e50 <_printf_float>
 800cec6:	1c42      	adds	r2, r0, #1
 800cec8:	4606      	mov	r6, r0
 800ceca:	d1d6      	bne.n	800ce7a <_svfiprintf_r+0x176>
 800cecc:	89ab      	ldrh	r3, [r5, #12]
 800cece:	065b      	lsls	r3, r3, #25
 800ced0:	f53f af2c 	bmi.w	800cd2c <_svfiprintf_r+0x28>
 800ced4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ced6:	b01d      	add	sp, #116	; 0x74
 800ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cedc:	ab03      	add	r3, sp, #12
 800cede:	9300      	str	r3, [sp, #0]
 800cee0:	462a      	mov	r2, r5
 800cee2:	4b06      	ldr	r3, [pc, #24]	; (800cefc <_svfiprintf_r+0x1f8>)
 800cee4:	a904      	add	r1, sp, #16
 800cee6:	4638      	mov	r0, r7
 800cee8:	f7fc fa3e 	bl	8009368 <_printf_i>
 800ceec:	e7eb      	b.n	800cec6 <_svfiprintf_r+0x1c2>
 800ceee:	bf00      	nop
 800cef0:	0800dffc 	.word	0x0800dffc
 800cef4:	0800e006 	.word	0x0800e006
 800cef8:	08008e51 	.word	0x08008e51
 800cefc:	0800cc4d 	.word	0x0800cc4d
 800cf00:	0800e002 	.word	0x0800e002

0800cf04 <__sfputc_r>:
 800cf04:	6893      	ldr	r3, [r2, #8]
 800cf06:	3b01      	subs	r3, #1
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	b410      	push	{r4}
 800cf0c:	6093      	str	r3, [r2, #8]
 800cf0e:	da08      	bge.n	800cf22 <__sfputc_r+0x1e>
 800cf10:	6994      	ldr	r4, [r2, #24]
 800cf12:	42a3      	cmp	r3, r4
 800cf14:	db01      	blt.n	800cf1a <__sfputc_r+0x16>
 800cf16:	290a      	cmp	r1, #10
 800cf18:	d103      	bne.n	800cf22 <__sfputc_r+0x1e>
 800cf1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf1e:	f7fd bc95 	b.w	800a84c <__swbuf_r>
 800cf22:	6813      	ldr	r3, [r2, #0]
 800cf24:	1c58      	adds	r0, r3, #1
 800cf26:	6010      	str	r0, [r2, #0]
 800cf28:	7019      	strb	r1, [r3, #0]
 800cf2a:	4608      	mov	r0, r1
 800cf2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf30:	4770      	bx	lr

0800cf32 <__sfputs_r>:
 800cf32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf34:	4606      	mov	r6, r0
 800cf36:	460f      	mov	r7, r1
 800cf38:	4614      	mov	r4, r2
 800cf3a:	18d5      	adds	r5, r2, r3
 800cf3c:	42ac      	cmp	r4, r5
 800cf3e:	d101      	bne.n	800cf44 <__sfputs_r+0x12>
 800cf40:	2000      	movs	r0, #0
 800cf42:	e007      	b.n	800cf54 <__sfputs_r+0x22>
 800cf44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf48:	463a      	mov	r2, r7
 800cf4a:	4630      	mov	r0, r6
 800cf4c:	f7ff ffda 	bl	800cf04 <__sfputc_r>
 800cf50:	1c43      	adds	r3, r0, #1
 800cf52:	d1f3      	bne.n	800cf3c <__sfputs_r+0xa>
 800cf54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf58 <_vfiprintf_r>:
 800cf58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf5c:	460d      	mov	r5, r1
 800cf5e:	b09d      	sub	sp, #116	; 0x74
 800cf60:	4614      	mov	r4, r2
 800cf62:	4698      	mov	r8, r3
 800cf64:	4606      	mov	r6, r0
 800cf66:	b118      	cbz	r0, 800cf70 <_vfiprintf_r+0x18>
 800cf68:	6983      	ldr	r3, [r0, #24]
 800cf6a:	b90b      	cbnz	r3, 800cf70 <_vfiprintf_r+0x18>
 800cf6c:	f7fe fc58 	bl	800b820 <__sinit>
 800cf70:	4b89      	ldr	r3, [pc, #548]	; (800d198 <_vfiprintf_r+0x240>)
 800cf72:	429d      	cmp	r5, r3
 800cf74:	d11b      	bne.n	800cfae <_vfiprintf_r+0x56>
 800cf76:	6875      	ldr	r5, [r6, #4]
 800cf78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf7a:	07d9      	lsls	r1, r3, #31
 800cf7c:	d405      	bmi.n	800cf8a <_vfiprintf_r+0x32>
 800cf7e:	89ab      	ldrh	r3, [r5, #12]
 800cf80:	059a      	lsls	r2, r3, #22
 800cf82:	d402      	bmi.n	800cf8a <_vfiprintf_r+0x32>
 800cf84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf86:	f7ff f85c 	bl	800c042 <__retarget_lock_acquire_recursive>
 800cf8a:	89ab      	ldrh	r3, [r5, #12]
 800cf8c:	071b      	lsls	r3, r3, #28
 800cf8e:	d501      	bpl.n	800cf94 <_vfiprintf_r+0x3c>
 800cf90:	692b      	ldr	r3, [r5, #16]
 800cf92:	b9eb      	cbnz	r3, 800cfd0 <_vfiprintf_r+0x78>
 800cf94:	4629      	mov	r1, r5
 800cf96:	4630      	mov	r0, r6
 800cf98:	f7fd fcaa 	bl	800a8f0 <__swsetup_r>
 800cf9c:	b1c0      	cbz	r0, 800cfd0 <_vfiprintf_r+0x78>
 800cf9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cfa0:	07dc      	lsls	r4, r3, #31
 800cfa2:	d50e      	bpl.n	800cfc2 <_vfiprintf_r+0x6a>
 800cfa4:	f04f 30ff 	mov.w	r0, #4294967295
 800cfa8:	b01d      	add	sp, #116	; 0x74
 800cfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfae:	4b7b      	ldr	r3, [pc, #492]	; (800d19c <_vfiprintf_r+0x244>)
 800cfb0:	429d      	cmp	r5, r3
 800cfb2:	d101      	bne.n	800cfb8 <_vfiprintf_r+0x60>
 800cfb4:	68b5      	ldr	r5, [r6, #8]
 800cfb6:	e7df      	b.n	800cf78 <_vfiprintf_r+0x20>
 800cfb8:	4b79      	ldr	r3, [pc, #484]	; (800d1a0 <_vfiprintf_r+0x248>)
 800cfba:	429d      	cmp	r5, r3
 800cfbc:	bf08      	it	eq
 800cfbe:	68f5      	ldreq	r5, [r6, #12]
 800cfc0:	e7da      	b.n	800cf78 <_vfiprintf_r+0x20>
 800cfc2:	89ab      	ldrh	r3, [r5, #12]
 800cfc4:	0598      	lsls	r0, r3, #22
 800cfc6:	d4ed      	bmi.n	800cfa4 <_vfiprintf_r+0x4c>
 800cfc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cfca:	f7ff f83b 	bl	800c044 <__retarget_lock_release_recursive>
 800cfce:	e7e9      	b.n	800cfa4 <_vfiprintf_r+0x4c>
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	9309      	str	r3, [sp, #36]	; 0x24
 800cfd4:	2320      	movs	r3, #32
 800cfd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfda:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfde:	2330      	movs	r3, #48	; 0x30
 800cfe0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d1a4 <_vfiprintf_r+0x24c>
 800cfe4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfe8:	f04f 0901 	mov.w	r9, #1
 800cfec:	4623      	mov	r3, r4
 800cfee:	469a      	mov	sl, r3
 800cff0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cff4:	b10a      	cbz	r2, 800cffa <_vfiprintf_r+0xa2>
 800cff6:	2a25      	cmp	r2, #37	; 0x25
 800cff8:	d1f9      	bne.n	800cfee <_vfiprintf_r+0x96>
 800cffa:	ebba 0b04 	subs.w	fp, sl, r4
 800cffe:	d00b      	beq.n	800d018 <_vfiprintf_r+0xc0>
 800d000:	465b      	mov	r3, fp
 800d002:	4622      	mov	r2, r4
 800d004:	4629      	mov	r1, r5
 800d006:	4630      	mov	r0, r6
 800d008:	f7ff ff93 	bl	800cf32 <__sfputs_r>
 800d00c:	3001      	adds	r0, #1
 800d00e:	f000 80aa 	beq.w	800d166 <_vfiprintf_r+0x20e>
 800d012:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d014:	445a      	add	r2, fp
 800d016:	9209      	str	r2, [sp, #36]	; 0x24
 800d018:	f89a 3000 	ldrb.w	r3, [sl]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	f000 80a2 	beq.w	800d166 <_vfiprintf_r+0x20e>
 800d022:	2300      	movs	r3, #0
 800d024:	f04f 32ff 	mov.w	r2, #4294967295
 800d028:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d02c:	f10a 0a01 	add.w	sl, sl, #1
 800d030:	9304      	str	r3, [sp, #16]
 800d032:	9307      	str	r3, [sp, #28]
 800d034:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d038:	931a      	str	r3, [sp, #104]	; 0x68
 800d03a:	4654      	mov	r4, sl
 800d03c:	2205      	movs	r2, #5
 800d03e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d042:	4858      	ldr	r0, [pc, #352]	; (800d1a4 <_vfiprintf_r+0x24c>)
 800d044:	f7f3 f904 	bl	8000250 <memchr>
 800d048:	9a04      	ldr	r2, [sp, #16]
 800d04a:	b9d8      	cbnz	r0, 800d084 <_vfiprintf_r+0x12c>
 800d04c:	06d1      	lsls	r1, r2, #27
 800d04e:	bf44      	itt	mi
 800d050:	2320      	movmi	r3, #32
 800d052:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d056:	0713      	lsls	r3, r2, #28
 800d058:	bf44      	itt	mi
 800d05a:	232b      	movmi	r3, #43	; 0x2b
 800d05c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d060:	f89a 3000 	ldrb.w	r3, [sl]
 800d064:	2b2a      	cmp	r3, #42	; 0x2a
 800d066:	d015      	beq.n	800d094 <_vfiprintf_r+0x13c>
 800d068:	9a07      	ldr	r2, [sp, #28]
 800d06a:	4654      	mov	r4, sl
 800d06c:	2000      	movs	r0, #0
 800d06e:	f04f 0c0a 	mov.w	ip, #10
 800d072:	4621      	mov	r1, r4
 800d074:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d078:	3b30      	subs	r3, #48	; 0x30
 800d07a:	2b09      	cmp	r3, #9
 800d07c:	d94e      	bls.n	800d11c <_vfiprintf_r+0x1c4>
 800d07e:	b1b0      	cbz	r0, 800d0ae <_vfiprintf_r+0x156>
 800d080:	9207      	str	r2, [sp, #28]
 800d082:	e014      	b.n	800d0ae <_vfiprintf_r+0x156>
 800d084:	eba0 0308 	sub.w	r3, r0, r8
 800d088:	fa09 f303 	lsl.w	r3, r9, r3
 800d08c:	4313      	orrs	r3, r2
 800d08e:	9304      	str	r3, [sp, #16]
 800d090:	46a2      	mov	sl, r4
 800d092:	e7d2      	b.n	800d03a <_vfiprintf_r+0xe2>
 800d094:	9b03      	ldr	r3, [sp, #12]
 800d096:	1d19      	adds	r1, r3, #4
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	9103      	str	r1, [sp, #12]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	bfbb      	ittet	lt
 800d0a0:	425b      	neglt	r3, r3
 800d0a2:	f042 0202 	orrlt.w	r2, r2, #2
 800d0a6:	9307      	strge	r3, [sp, #28]
 800d0a8:	9307      	strlt	r3, [sp, #28]
 800d0aa:	bfb8      	it	lt
 800d0ac:	9204      	strlt	r2, [sp, #16]
 800d0ae:	7823      	ldrb	r3, [r4, #0]
 800d0b0:	2b2e      	cmp	r3, #46	; 0x2e
 800d0b2:	d10c      	bne.n	800d0ce <_vfiprintf_r+0x176>
 800d0b4:	7863      	ldrb	r3, [r4, #1]
 800d0b6:	2b2a      	cmp	r3, #42	; 0x2a
 800d0b8:	d135      	bne.n	800d126 <_vfiprintf_r+0x1ce>
 800d0ba:	9b03      	ldr	r3, [sp, #12]
 800d0bc:	1d1a      	adds	r2, r3, #4
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	9203      	str	r2, [sp, #12]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	bfb8      	it	lt
 800d0c6:	f04f 33ff 	movlt.w	r3, #4294967295
 800d0ca:	3402      	adds	r4, #2
 800d0cc:	9305      	str	r3, [sp, #20]
 800d0ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d1b4 <_vfiprintf_r+0x25c>
 800d0d2:	7821      	ldrb	r1, [r4, #0]
 800d0d4:	2203      	movs	r2, #3
 800d0d6:	4650      	mov	r0, sl
 800d0d8:	f7f3 f8ba 	bl	8000250 <memchr>
 800d0dc:	b140      	cbz	r0, 800d0f0 <_vfiprintf_r+0x198>
 800d0de:	2340      	movs	r3, #64	; 0x40
 800d0e0:	eba0 000a 	sub.w	r0, r0, sl
 800d0e4:	fa03 f000 	lsl.w	r0, r3, r0
 800d0e8:	9b04      	ldr	r3, [sp, #16]
 800d0ea:	4303      	orrs	r3, r0
 800d0ec:	3401      	adds	r4, #1
 800d0ee:	9304      	str	r3, [sp, #16]
 800d0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0f4:	482c      	ldr	r0, [pc, #176]	; (800d1a8 <_vfiprintf_r+0x250>)
 800d0f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0fa:	2206      	movs	r2, #6
 800d0fc:	f7f3 f8a8 	bl	8000250 <memchr>
 800d100:	2800      	cmp	r0, #0
 800d102:	d03f      	beq.n	800d184 <_vfiprintf_r+0x22c>
 800d104:	4b29      	ldr	r3, [pc, #164]	; (800d1ac <_vfiprintf_r+0x254>)
 800d106:	bb1b      	cbnz	r3, 800d150 <_vfiprintf_r+0x1f8>
 800d108:	9b03      	ldr	r3, [sp, #12]
 800d10a:	3307      	adds	r3, #7
 800d10c:	f023 0307 	bic.w	r3, r3, #7
 800d110:	3308      	adds	r3, #8
 800d112:	9303      	str	r3, [sp, #12]
 800d114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d116:	443b      	add	r3, r7
 800d118:	9309      	str	r3, [sp, #36]	; 0x24
 800d11a:	e767      	b.n	800cfec <_vfiprintf_r+0x94>
 800d11c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d120:	460c      	mov	r4, r1
 800d122:	2001      	movs	r0, #1
 800d124:	e7a5      	b.n	800d072 <_vfiprintf_r+0x11a>
 800d126:	2300      	movs	r3, #0
 800d128:	3401      	adds	r4, #1
 800d12a:	9305      	str	r3, [sp, #20]
 800d12c:	4619      	mov	r1, r3
 800d12e:	f04f 0c0a 	mov.w	ip, #10
 800d132:	4620      	mov	r0, r4
 800d134:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d138:	3a30      	subs	r2, #48	; 0x30
 800d13a:	2a09      	cmp	r2, #9
 800d13c:	d903      	bls.n	800d146 <_vfiprintf_r+0x1ee>
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d0c5      	beq.n	800d0ce <_vfiprintf_r+0x176>
 800d142:	9105      	str	r1, [sp, #20]
 800d144:	e7c3      	b.n	800d0ce <_vfiprintf_r+0x176>
 800d146:	fb0c 2101 	mla	r1, ip, r1, r2
 800d14a:	4604      	mov	r4, r0
 800d14c:	2301      	movs	r3, #1
 800d14e:	e7f0      	b.n	800d132 <_vfiprintf_r+0x1da>
 800d150:	ab03      	add	r3, sp, #12
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	462a      	mov	r2, r5
 800d156:	4b16      	ldr	r3, [pc, #88]	; (800d1b0 <_vfiprintf_r+0x258>)
 800d158:	a904      	add	r1, sp, #16
 800d15a:	4630      	mov	r0, r6
 800d15c:	f7fb fe78 	bl	8008e50 <_printf_float>
 800d160:	4607      	mov	r7, r0
 800d162:	1c78      	adds	r0, r7, #1
 800d164:	d1d6      	bne.n	800d114 <_vfiprintf_r+0x1bc>
 800d166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d168:	07d9      	lsls	r1, r3, #31
 800d16a:	d405      	bmi.n	800d178 <_vfiprintf_r+0x220>
 800d16c:	89ab      	ldrh	r3, [r5, #12]
 800d16e:	059a      	lsls	r2, r3, #22
 800d170:	d402      	bmi.n	800d178 <_vfiprintf_r+0x220>
 800d172:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d174:	f7fe ff66 	bl	800c044 <__retarget_lock_release_recursive>
 800d178:	89ab      	ldrh	r3, [r5, #12]
 800d17a:	065b      	lsls	r3, r3, #25
 800d17c:	f53f af12 	bmi.w	800cfa4 <_vfiprintf_r+0x4c>
 800d180:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d182:	e711      	b.n	800cfa8 <_vfiprintf_r+0x50>
 800d184:	ab03      	add	r3, sp, #12
 800d186:	9300      	str	r3, [sp, #0]
 800d188:	462a      	mov	r2, r5
 800d18a:	4b09      	ldr	r3, [pc, #36]	; (800d1b0 <_vfiprintf_r+0x258>)
 800d18c:	a904      	add	r1, sp, #16
 800d18e:	4630      	mov	r0, r6
 800d190:	f7fc f8ea 	bl	8009368 <_printf_i>
 800d194:	e7e4      	b.n	800d160 <_vfiprintf_r+0x208>
 800d196:	bf00      	nop
 800d198:	0800dde0 	.word	0x0800dde0
 800d19c:	0800de00 	.word	0x0800de00
 800d1a0:	0800ddc0 	.word	0x0800ddc0
 800d1a4:	0800dffc 	.word	0x0800dffc
 800d1a8:	0800e006 	.word	0x0800e006
 800d1ac:	08008e51 	.word	0x08008e51
 800d1b0:	0800cf33 	.word	0x0800cf33
 800d1b4:	0800e002 	.word	0x0800e002

0800d1b8 <_putc_r>:
 800d1b8:	b570      	push	{r4, r5, r6, lr}
 800d1ba:	460d      	mov	r5, r1
 800d1bc:	4614      	mov	r4, r2
 800d1be:	4606      	mov	r6, r0
 800d1c0:	b118      	cbz	r0, 800d1ca <_putc_r+0x12>
 800d1c2:	6983      	ldr	r3, [r0, #24]
 800d1c4:	b90b      	cbnz	r3, 800d1ca <_putc_r+0x12>
 800d1c6:	f7fe fb2b 	bl	800b820 <__sinit>
 800d1ca:	4b1c      	ldr	r3, [pc, #112]	; (800d23c <_putc_r+0x84>)
 800d1cc:	429c      	cmp	r4, r3
 800d1ce:	d124      	bne.n	800d21a <_putc_r+0x62>
 800d1d0:	6874      	ldr	r4, [r6, #4]
 800d1d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1d4:	07d8      	lsls	r0, r3, #31
 800d1d6:	d405      	bmi.n	800d1e4 <_putc_r+0x2c>
 800d1d8:	89a3      	ldrh	r3, [r4, #12]
 800d1da:	0599      	lsls	r1, r3, #22
 800d1dc:	d402      	bmi.n	800d1e4 <_putc_r+0x2c>
 800d1de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1e0:	f7fe ff2f 	bl	800c042 <__retarget_lock_acquire_recursive>
 800d1e4:	68a3      	ldr	r3, [r4, #8]
 800d1e6:	3b01      	subs	r3, #1
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	60a3      	str	r3, [r4, #8]
 800d1ec:	da05      	bge.n	800d1fa <_putc_r+0x42>
 800d1ee:	69a2      	ldr	r2, [r4, #24]
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	db1c      	blt.n	800d22e <_putc_r+0x76>
 800d1f4:	b2eb      	uxtb	r3, r5
 800d1f6:	2b0a      	cmp	r3, #10
 800d1f8:	d019      	beq.n	800d22e <_putc_r+0x76>
 800d1fa:	6823      	ldr	r3, [r4, #0]
 800d1fc:	1c5a      	adds	r2, r3, #1
 800d1fe:	6022      	str	r2, [r4, #0]
 800d200:	701d      	strb	r5, [r3, #0]
 800d202:	b2ed      	uxtb	r5, r5
 800d204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d206:	07da      	lsls	r2, r3, #31
 800d208:	d405      	bmi.n	800d216 <_putc_r+0x5e>
 800d20a:	89a3      	ldrh	r3, [r4, #12]
 800d20c:	059b      	lsls	r3, r3, #22
 800d20e:	d402      	bmi.n	800d216 <_putc_r+0x5e>
 800d210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d212:	f7fe ff17 	bl	800c044 <__retarget_lock_release_recursive>
 800d216:	4628      	mov	r0, r5
 800d218:	bd70      	pop	{r4, r5, r6, pc}
 800d21a:	4b09      	ldr	r3, [pc, #36]	; (800d240 <_putc_r+0x88>)
 800d21c:	429c      	cmp	r4, r3
 800d21e:	d101      	bne.n	800d224 <_putc_r+0x6c>
 800d220:	68b4      	ldr	r4, [r6, #8]
 800d222:	e7d6      	b.n	800d1d2 <_putc_r+0x1a>
 800d224:	4b07      	ldr	r3, [pc, #28]	; (800d244 <_putc_r+0x8c>)
 800d226:	429c      	cmp	r4, r3
 800d228:	bf08      	it	eq
 800d22a:	68f4      	ldreq	r4, [r6, #12]
 800d22c:	e7d1      	b.n	800d1d2 <_putc_r+0x1a>
 800d22e:	4629      	mov	r1, r5
 800d230:	4622      	mov	r2, r4
 800d232:	4630      	mov	r0, r6
 800d234:	f7fd fb0a 	bl	800a84c <__swbuf_r>
 800d238:	4605      	mov	r5, r0
 800d23a:	e7e3      	b.n	800d204 <_putc_r+0x4c>
 800d23c:	0800dde0 	.word	0x0800dde0
 800d240:	0800de00 	.word	0x0800de00
 800d244:	0800ddc0 	.word	0x0800ddc0

0800d248 <nan>:
 800d248:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d250 <nan+0x8>
 800d24c:	4770      	bx	lr
 800d24e:	bf00      	nop
 800d250:	00000000 	.word	0x00000000
 800d254:	7ff80000 	.word	0x7ff80000

0800d258 <_sbrk_r>:
 800d258:	b538      	push	{r3, r4, r5, lr}
 800d25a:	4d06      	ldr	r5, [pc, #24]	; (800d274 <_sbrk_r+0x1c>)
 800d25c:	2300      	movs	r3, #0
 800d25e:	4604      	mov	r4, r0
 800d260:	4608      	mov	r0, r1
 800d262:	602b      	str	r3, [r5, #0]
 800d264:	f7f5 ff08 	bl	8003078 <_sbrk>
 800d268:	1c43      	adds	r3, r0, #1
 800d26a:	d102      	bne.n	800d272 <_sbrk_r+0x1a>
 800d26c:	682b      	ldr	r3, [r5, #0]
 800d26e:	b103      	cbz	r3, 800d272 <_sbrk_r+0x1a>
 800d270:	6023      	str	r3, [r4, #0]
 800d272:	bd38      	pop	{r3, r4, r5, pc}
 800d274:	200006f8 	.word	0x200006f8

0800d278 <__sread>:
 800d278:	b510      	push	{r4, lr}
 800d27a:	460c      	mov	r4, r1
 800d27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d280:	f000 f92e 	bl	800d4e0 <_read_r>
 800d284:	2800      	cmp	r0, #0
 800d286:	bfab      	itete	ge
 800d288:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d28a:	89a3      	ldrhlt	r3, [r4, #12]
 800d28c:	181b      	addge	r3, r3, r0
 800d28e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d292:	bfac      	ite	ge
 800d294:	6563      	strge	r3, [r4, #84]	; 0x54
 800d296:	81a3      	strhlt	r3, [r4, #12]
 800d298:	bd10      	pop	{r4, pc}

0800d29a <__swrite>:
 800d29a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d29e:	461f      	mov	r7, r3
 800d2a0:	898b      	ldrh	r3, [r1, #12]
 800d2a2:	05db      	lsls	r3, r3, #23
 800d2a4:	4605      	mov	r5, r0
 800d2a6:	460c      	mov	r4, r1
 800d2a8:	4616      	mov	r6, r2
 800d2aa:	d505      	bpl.n	800d2b8 <__swrite+0x1e>
 800d2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2b0:	2302      	movs	r3, #2
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	f000 f8b6 	bl	800d424 <_lseek_r>
 800d2b8:	89a3      	ldrh	r3, [r4, #12]
 800d2ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2c2:	81a3      	strh	r3, [r4, #12]
 800d2c4:	4632      	mov	r2, r6
 800d2c6:	463b      	mov	r3, r7
 800d2c8:	4628      	mov	r0, r5
 800d2ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ce:	f000 b835 	b.w	800d33c <_write_r>

0800d2d2 <__sseek>:
 800d2d2:	b510      	push	{r4, lr}
 800d2d4:	460c      	mov	r4, r1
 800d2d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2da:	f000 f8a3 	bl	800d424 <_lseek_r>
 800d2de:	1c43      	adds	r3, r0, #1
 800d2e0:	89a3      	ldrh	r3, [r4, #12]
 800d2e2:	bf15      	itete	ne
 800d2e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d2e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d2ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d2ee:	81a3      	strheq	r3, [r4, #12]
 800d2f0:	bf18      	it	ne
 800d2f2:	81a3      	strhne	r3, [r4, #12]
 800d2f4:	bd10      	pop	{r4, pc}

0800d2f6 <__sclose>:
 800d2f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2fa:	f000 b84f 	b.w	800d39c <_close_r>

0800d2fe <strncmp>:
 800d2fe:	b510      	push	{r4, lr}
 800d300:	b16a      	cbz	r2, 800d31e <strncmp+0x20>
 800d302:	3901      	subs	r1, #1
 800d304:	1884      	adds	r4, r0, r2
 800d306:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d30a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d30e:	4293      	cmp	r3, r2
 800d310:	d103      	bne.n	800d31a <strncmp+0x1c>
 800d312:	42a0      	cmp	r0, r4
 800d314:	d001      	beq.n	800d31a <strncmp+0x1c>
 800d316:	2b00      	cmp	r3, #0
 800d318:	d1f5      	bne.n	800d306 <strncmp+0x8>
 800d31a:	1a98      	subs	r0, r3, r2
 800d31c:	bd10      	pop	{r4, pc}
 800d31e:	4610      	mov	r0, r2
 800d320:	e7fc      	b.n	800d31c <strncmp+0x1e>

0800d322 <__ascii_wctomb>:
 800d322:	b149      	cbz	r1, 800d338 <__ascii_wctomb+0x16>
 800d324:	2aff      	cmp	r2, #255	; 0xff
 800d326:	bf85      	ittet	hi
 800d328:	238a      	movhi	r3, #138	; 0x8a
 800d32a:	6003      	strhi	r3, [r0, #0]
 800d32c:	700a      	strbls	r2, [r1, #0]
 800d32e:	f04f 30ff 	movhi.w	r0, #4294967295
 800d332:	bf98      	it	ls
 800d334:	2001      	movls	r0, #1
 800d336:	4770      	bx	lr
 800d338:	4608      	mov	r0, r1
 800d33a:	4770      	bx	lr

0800d33c <_write_r>:
 800d33c:	b538      	push	{r3, r4, r5, lr}
 800d33e:	4d07      	ldr	r5, [pc, #28]	; (800d35c <_write_r+0x20>)
 800d340:	4604      	mov	r4, r0
 800d342:	4608      	mov	r0, r1
 800d344:	4611      	mov	r1, r2
 800d346:	2200      	movs	r2, #0
 800d348:	602a      	str	r2, [r5, #0]
 800d34a:	461a      	mov	r2, r3
 800d34c:	f7f5 fe43 	bl	8002fd6 <_write>
 800d350:	1c43      	adds	r3, r0, #1
 800d352:	d102      	bne.n	800d35a <_write_r+0x1e>
 800d354:	682b      	ldr	r3, [r5, #0]
 800d356:	b103      	cbz	r3, 800d35a <_write_r+0x1e>
 800d358:	6023      	str	r3, [r4, #0]
 800d35a:	bd38      	pop	{r3, r4, r5, pc}
 800d35c:	200006f8 	.word	0x200006f8

0800d360 <__assert_func>:
 800d360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d362:	4614      	mov	r4, r2
 800d364:	461a      	mov	r2, r3
 800d366:	4b09      	ldr	r3, [pc, #36]	; (800d38c <__assert_func+0x2c>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4605      	mov	r5, r0
 800d36c:	68d8      	ldr	r0, [r3, #12]
 800d36e:	b14c      	cbz	r4, 800d384 <__assert_func+0x24>
 800d370:	4b07      	ldr	r3, [pc, #28]	; (800d390 <__assert_func+0x30>)
 800d372:	9100      	str	r1, [sp, #0]
 800d374:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d378:	4906      	ldr	r1, [pc, #24]	; (800d394 <__assert_func+0x34>)
 800d37a:	462b      	mov	r3, r5
 800d37c:	f000 f81e 	bl	800d3bc <fiprintf>
 800d380:	f000 f8c0 	bl	800d504 <abort>
 800d384:	4b04      	ldr	r3, [pc, #16]	; (800d398 <__assert_func+0x38>)
 800d386:	461c      	mov	r4, r3
 800d388:	e7f3      	b.n	800d372 <__assert_func+0x12>
 800d38a:	bf00      	nop
 800d38c:	20000010 	.word	0x20000010
 800d390:	0800e00d 	.word	0x0800e00d
 800d394:	0800e01a 	.word	0x0800e01a
 800d398:	0800e048 	.word	0x0800e048

0800d39c <_close_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d06      	ldr	r5, [pc, #24]	; (800d3b8 <_close_r+0x1c>)
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	4604      	mov	r4, r0
 800d3a4:	4608      	mov	r0, r1
 800d3a6:	602b      	str	r3, [r5, #0]
 800d3a8:	f7f5 fe31 	bl	800300e <_close>
 800d3ac:	1c43      	adds	r3, r0, #1
 800d3ae:	d102      	bne.n	800d3b6 <_close_r+0x1a>
 800d3b0:	682b      	ldr	r3, [r5, #0]
 800d3b2:	b103      	cbz	r3, 800d3b6 <_close_r+0x1a>
 800d3b4:	6023      	str	r3, [r4, #0]
 800d3b6:	bd38      	pop	{r3, r4, r5, pc}
 800d3b8:	200006f8 	.word	0x200006f8

0800d3bc <fiprintf>:
 800d3bc:	b40e      	push	{r1, r2, r3}
 800d3be:	b503      	push	{r0, r1, lr}
 800d3c0:	4601      	mov	r1, r0
 800d3c2:	ab03      	add	r3, sp, #12
 800d3c4:	4805      	ldr	r0, [pc, #20]	; (800d3dc <fiprintf+0x20>)
 800d3c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3ca:	6800      	ldr	r0, [r0, #0]
 800d3cc:	9301      	str	r3, [sp, #4]
 800d3ce:	f7ff fdc3 	bl	800cf58 <_vfiprintf_r>
 800d3d2:	b002      	add	sp, #8
 800d3d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3d8:	b003      	add	sp, #12
 800d3da:	4770      	bx	lr
 800d3dc:	20000010 	.word	0x20000010

0800d3e0 <_fstat_r>:
 800d3e0:	b538      	push	{r3, r4, r5, lr}
 800d3e2:	4d07      	ldr	r5, [pc, #28]	; (800d400 <_fstat_r+0x20>)
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	4604      	mov	r4, r0
 800d3e8:	4608      	mov	r0, r1
 800d3ea:	4611      	mov	r1, r2
 800d3ec:	602b      	str	r3, [r5, #0]
 800d3ee:	f7f5 fe1a 	bl	8003026 <_fstat>
 800d3f2:	1c43      	adds	r3, r0, #1
 800d3f4:	d102      	bne.n	800d3fc <_fstat_r+0x1c>
 800d3f6:	682b      	ldr	r3, [r5, #0]
 800d3f8:	b103      	cbz	r3, 800d3fc <_fstat_r+0x1c>
 800d3fa:	6023      	str	r3, [r4, #0]
 800d3fc:	bd38      	pop	{r3, r4, r5, pc}
 800d3fe:	bf00      	nop
 800d400:	200006f8 	.word	0x200006f8

0800d404 <_isatty_r>:
 800d404:	b538      	push	{r3, r4, r5, lr}
 800d406:	4d06      	ldr	r5, [pc, #24]	; (800d420 <_isatty_r+0x1c>)
 800d408:	2300      	movs	r3, #0
 800d40a:	4604      	mov	r4, r0
 800d40c:	4608      	mov	r0, r1
 800d40e:	602b      	str	r3, [r5, #0]
 800d410:	f7f5 fe19 	bl	8003046 <_isatty>
 800d414:	1c43      	adds	r3, r0, #1
 800d416:	d102      	bne.n	800d41e <_isatty_r+0x1a>
 800d418:	682b      	ldr	r3, [r5, #0]
 800d41a:	b103      	cbz	r3, 800d41e <_isatty_r+0x1a>
 800d41c:	6023      	str	r3, [r4, #0]
 800d41e:	bd38      	pop	{r3, r4, r5, pc}
 800d420:	200006f8 	.word	0x200006f8

0800d424 <_lseek_r>:
 800d424:	b538      	push	{r3, r4, r5, lr}
 800d426:	4d07      	ldr	r5, [pc, #28]	; (800d444 <_lseek_r+0x20>)
 800d428:	4604      	mov	r4, r0
 800d42a:	4608      	mov	r0, r1
 800d42c:	4611      	mov	r1, r2
 800d42e:	2200      	movs	r2, #0
 800d430:	602a      	str	r2, [r5, #0]
 800d432:	461a      	mov	r2, r3
 800d434:	f7f5 fe12 	bl	800305c <_lseek>
 800d438:	1c43      	adds	r3, r0, #1
 800d43a:	d102      	bne.n	800d442 <_lseek_r+0x1e>
 800d43c:	682b      	ldr	r3, [r5, #0]
 800d43e:	b103      	cbz	r3, 800d442 <_lseek_r+0x1e>
 800d440:	6023      	str	r3, [r4, #0]
 800d442:	bd38      	pop	{r3, r4, r5, pc}
 800d444:	200006f8 	.word	0x200006f8

0800d448 <memmove>:
 800d448:	4288      	cmp	r0, r1
 800d44a:	b510      	push	{r4, lr}
 800d44c:	eb01 0402 	add.w	r4, r1, r2
 800d450:	d902      	bls.n	800d458 <memmove+0x10>
 800d452:	4284      	cmp	r4, r0
 800d454:	4623      	mov	r3, r4
 800d456:	d807      	bhi.n	800d468 <memmove+0x20>
 800d458:	1e43      	subs	r3, r0, #1
 800d45a:	42a1      	cmp	r1, r4
 800d45c:	d008      	beq.n	800d470 <memmove+0x28>
 800d45e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d462:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d466:	e7f8      	b.n	800d45a <memmove+0x12>
 800d468:	4402      	add	r2, r0
 800d46a:	4601      	mov	r1, r0
 800d46c:	428a      	cmp	r2, r1
 800d46e:	d100      	bne.n	800d472 <memmove+0x2a>
 800d470:	bd10      	pop	{r4, pc}
 800d472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d47a:	e7f7      	b.n	800d46c <memmove+0x24>

0800d47c <__malloc_lock>:
 800d47c:	4801      	ldr	r0, [pc, #4]	; (800d484 <__malloc_lock+0x8>)
 800d47e:	f7fe bde0 	b.w	800c042 <__retarget_lock_acquire_recursive>
 800d482:	bf00      	nop
 800d484:	200006f0 	.word	0x200006f0

0800d488 <__malloc_unlock>:
 800d488:	4801      	ldr	r0, [pc, #4]	; (800d490 <__malloc_unlock+0x8>)
 800d48a:	f7fe bddb 	b.w	800c044 <__retarget_lock_release_recursive>
 800d48e:	bf00      	nop
 800d490:	200006f0 	.word	0x200006f0

0800d494 <_realloc_r>:
 800d494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d496:	4607      	mov	r7, r0
 800d498:	4614      	mov	r4, r2
 800d49a:	460e      	mov	r6, r1
 800d49c:	b921      	cbnz	r1, 800d4a8 <_realloc_r+0x14>
 800d49e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d4a2:	4611      	mov	r1, r2
 800d4a4:	f7ff bb78 	b.w	800cb98 <_malloc_r>
 800d4a8:	b922      	cbnz	r2, 800d4b4 <_realloc_r+0x20>
 800d4aa:	f7ff fb25 	bl	800caf8 <_free_r>
 800d4ae:	4625      	mov	r5, r4
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4b4:	f000 f82d 	bl	800d512 <_malloc_usable_size_r>
 800d4b8:	42a0      	cmp	r0, r4
 800d4ba:	d20f      	bcs.n	800d4dc <_realloc_r+0x48>
 800d4bc:	4621      	mov	r1, r4
 800d4be:	4638      	mov	r0, r7
 800d4c0:	f7ff fb6a 	bl	800cb98 <_malloc_r>
 800d4c4:	4605      	mov	r5, r0
 800d4c6:	2800      	cmp	r0, #0
 800d4c8:	d0f2      	beq.n	800d4b0 <_realloc_r+0x1c>
 800d4ca:	4631      	mov	r1, r6
 800d4cc:	4622      	mov	r2, r4
 800d4ce:	f7fe fe39 	bl	800c144 <memcpy>
 800d4d2:	4631      	mov	r1, r6
 800d4d4:	4638      	mov	r0, r7
 800d4d6:	f7ff fb0f 	bl	800caf8 <_free_r>
 800d4da:	e7e9      	b.n	800d4b0 <_realloc_r+0x1c>
 800d4dc:	4635      	mov	r5, r6
 800d4de:	e7e7      	b.n	800d4b0 <_realloc_r+0x1c>

0800d4e0 <_read_r>:
 800d4e0:	b538      	push	{r3, r4, r5, lr}
 800d4e2:	4d07      	ldr	r5, [pc, #28]	; (800d500 <_read_r+0x20>)
 800d4e4:	4604      	mov	r4, r0
 800d4e6:	4608      	mov	r0, r1
 800d4e8:	4611      	mov	r1, r2
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	602a      	str	r2, [r5, #0]
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	f7f5 fd54 	bl	8002f9c <_read>
 800d4f4:	1c43      	adds	r3, r0, #1
 800d4f6:	d102      	bne.n	800d4fe <_read_r+0x1e>
 800d4f8:	682b      	ldr	r3, [r5, #0]
 800d4fa:	b103      	cbz	r3, 800d4fe <_read_r+0x1e>
 800d4fc:	6023      	str	r3, [r4, #0]
 800d4fe:	bd38      	pop	{r3, r4, r5, pc}
 800d500:	200006f8 	.word	0x200006f8

0800d504 <abort>:
 800d504:	b508      	push	{r3, lr}
 800d506:	2006      	movs	r0, #6
 800d508:	f000 f834 	bl	800d574 <raise>
 800d50c:	2001      	movs	r0, #1
 800d50e:	f7f5 fd3b 	bl	8002f88 <_exit>

0800d512 <_malloc_usable_size_r>:
 800d512:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d516:	1f18      	subs	r0, r3, #4
 800d518:	2b00      	cmp	r3, #0
 800d51a:	bfbc      	itt	lt
 800d51c:	580b      	ldrlt	r3, [r1, r0]
 800d51e:	18c0      	addlt	r0, r0, r3
 800d520:	4770      	bx	lr

0800d522 <_raise_r>:
 800d522:	291f      	cmp	r1, #31
 800d524:	b538      	push	{r3, r4, r5, lr}
 800d526:	4604      	mov	r4, r0
 800d528:	460d      	mov	r5, r1
 800d52a:	d904      	bls.n	800d536 <_raise_r+0x14>
 800d52c:	2316      	movs	r3, #22
 800d52e:	6003      	str	r3, [r0, #0]
 800d530:	f04f 30ff 	mov.w	r0, #4294967295
 800d534:	bd38      	pop	{r3, r4, r5, pc}
 800d536:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d538:	b112      	cbz	r2, 800d540 <_raise_r+0x1e>
 800d53a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d53e:	b94b      	cbnz	r3, 800d554 <_raise_r+0x32>
 800d540:	4620      	mov	r0, r4
 800d542:	f000 f831 	bl	800d5a8 <_getpid_r>
 800d546:	462a      	mov	r2, r5
 800d548:	4601      	mov	r1, r0
 800d54a:	4620      	mov	r0, r4
 800d54c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d550:	f000 b818 	b.w	800d584 <_kill_r>
 800d554:	2b01      	cmp	r3, #1
 800d556:	d00a      	beq.n	800d56e <_raise_r+0x4c>
 800d558:	1c59      	adds	r1, r3, #1
 800d55a:	d103      	bne.n	800d564 <_raise_r+0x42>
 800d55c:	2316      	movs	r3, #22
 800d55e:	6003      	str	r3, [r0, #0]
 800d560:	2001      	movs	r0, #1
 800d562:	e7e7      	b.n	800d534 <_raise_r+0x12>
 800d564:	2400      	movs	r4, #0
 800d566:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d56a:	4628      	mov	r0, r5
 800d56c:	4798      	blx	r3
 800d56e:	2000      	movs	r0, #0
 800d570:	e7e0      	b.n	800d534 <_raise_r+0x12>
	...

0800d574 <raise>:
 800d574:	4b02      	ldr	r3, [pc, #8]	; (800d580 <raise+0xc>)
 800d576:	4601      	mov	r1, r0
 800d578:	6818      	ldr	r0, [r3, #0]
 800d57a:	f7ff bfd2 	b.w	800d522 <_raise_r>
 800d57e:	bf00      	nop
 800d580:	20000010 	.word	0x20000010

0800d584 <_kill_r>:
 800d584:	b538      	push	{r3, r4, r5, lr}
 800d586:	4d07      	ldr	r5, [pc, #28]	; (800d5a4 <_kill_r+0x20>)
 800d588:	2300      	movs	r3, #0
 800d58a:	4604      	mov	r4, r0
 800d58c:	4608      	mov	r0, r1
 800d58e:	4611      	mov	r1, r2
 800d590:	602b      	str	r3, [r5, #0]
 800d592:	f7f5 fce9 	bl	8002f68 <_kill>
 800d596:	1c43      	adds	r3, r0, #1
 800d598:	d102      	bne.n	800d5a0 <_kill_r+0x1c>
 800d59a:	682b      	ldr	r3, [r5, #0]
 800d59c:	b103      	cbz	r3, 800d5a0 <_kill_r+0x1c>
 800d59e:	6023      	str	r3, [r4, #0]
 800d5a0:	bd38      	pop	{r3, r4, r5, pc}
 800d5a2:	bf00      	nop
 800d5a4:	200006f8 	.word	0x200006f8

0800d5a8 <_getpid_r>:
 800d5a8:	f7f5 bcd6 	b.w	8002f58 <_getpid>

0800d5ac <logf>:
 800d5ac:	ee10 3a10 	vmov	r3, s0
 800d5b0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800d5b4:	b410      	push	{r4}
 800d5b6:	d055      	beq.n	800d664 <logf+0xb8>
 800d5b8:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 800d5bc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800d5c0:	d31a      	bcc.n	800d5f8 <logf+0x4c>
 800d5c2:	005a      	lsls	r2, r3, #1
 800d5c4:	d104      	bne.n	800d5d0 <logf+0x24>
 800d5c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5ca:	2001      	movs	r0, #1
 800d5cc:	f000 b860 	b.w	800d690 <__math_divzerof>
 800d5d0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d5d4:	d043      	beq.n	800d65e <logf+0xb2>
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	db02      	blt.n	800d5e0 <logf+0x34>
 800d5da:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800d5de:	d303      	bcc.n	800d5e8 <logf+0x3c>
 800d5e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5e4:	f000 b864 	b.w	800d6b0 <__math_invalidf>
 800d5e8:	eddf 7a20 	vldr	s15, [pc, #128]	; 800d66c <logf+0xc0>
 800d5ec:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d5f0:	ee10 3a10 	vmov	r3, s0
 800d5f4:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 800d5f8:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 800d5fc:	491c      	ldr	r1, [pc, #112]	; (800d670 <logf+0xc4>)
 800d5fe:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 800d602:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800d606:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 800d60a:	0dd4      	lsrs	r4, r2, #23
 800d60c:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 800d610:	05e4      	lsls	r4, r4, #23
 800d612:	ed90 6b00 	vldr	d6, [r0]
 800d616:	1b1b      	subs	r3, r3, r4
 800d618:	ee07 3a90 	vmov	s15, r3
 800d61c:	ed91 5b40 	vldr	d5, [r1, #256]	; 0x100
 800d620:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d624:	15d2      	asrs	r2, r2, #23
 800d626:	eea6 0b07 	vfma.f64	d0, d6, d7
 800d62a:	ed90 6b02 	vldr	d6, [r0, #8]
 800d62e:	ee07 2a90 	vmov	s15, r2
 800d632:	ed91 4b44 	vldr	d4, [r1, #272]	; 0x110
 800d636:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d63a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d63e:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 800d642:	ee20 5b00 	vmul.f64	d5, d0, d0
 800d646:	eea4 7b00 	vfma.f64	d7, d4, d0
 800d64a:	ed91 4b42 	vldr	d4, [r1, #264]	; 0x108
 800d64e:	ee30 0b06 	vadd.f64	d0, d0, d6
 800d652:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d656:	eea5 0b07 	vfma.f64	d0, d5, d7
 800d65a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d65e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d662:	4770      	bx	lr
 800d664:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800d674 <logf+0xc8>
 800d668:	e7f9      	b.n	800d65e <logf+0xb2>
 800d66a:	bf00      	nop
 800d66c:	4b000000 	.word	0x4b000000
 800d670:	0800e050 	.word	0x0800e050
 800d674:	00000000 	.word	0x00000000

0800d678 <with_errnof>:
 800d678:	b513      	push	{r0, r1, r4, lr}
 800d67a:	4604      	mov	r4, r0
 800d67c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800d680:	f7fb fb24 	bl	8008ccc <__errno>
 800d684:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d688:	6004      	str	r4, [r0, #0]
 800d68a:	b002      	add	sp, #8
 800d68c:	bd10      	pop	{r4, pc}
	...

0800d690 <__math_divzerof>:
 800d690:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d694:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800d698:	2800      	cmp	r0, #0
 800d69a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800d69e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800d6ac <__math_divzerof+0x1c>
 800d6a2:	2022      	movs	r0, #34	; 0x22
 800d6a4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800d6a8:	f7ff bfe6 	b.w	800d678 <with_errnof>
 800d6ac:	00000000 	.word	0x00000000

0800d6b0 <__math_invalidf>:
 800d6b0:	eef0 7a40 	vmov.f32	s15, s0
 800d6b4:	ee30 7a40 	vsub.f32	s14, s0, s0
 800d6b8:	eef4 7a67 	vcmp.f32	s15, s15
 800d6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800d6c4:	d602      	bvs.n	800d6cc <__math_invalidf+0x1c>
 800d6c6:	2021      	movs	r0, #33	; 0x21
 800d6c8:	f7ff bfd6 	b.w	800d678 <with_errnof>
 800d6cc:	4770      	bx	lr
	...

0800d6d0 <_init>:
 800d6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6d2:	bf00      	nop
 800d6d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6d6:	bc08      	pop	{r3}
 800d6d8:	469e      	mov	lr, r3
 800d6da:	4770      	bx	lr

0800d6dc <_fini>:
 800d6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6de:	bf00      	nop
 800d6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6e2:	bc08      	pop	{r3}
 800d6e4:	469e      	mov	lr, r3
 800d6e6:	4770      	bx	lr
