$date
	Wed Sep 17 11:12:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module eq2_tb $end
$var wire 1 ! test_out2 $end
$var reg 2 " k0 [1:0] $end
$var reg 2 # k1 [1:0] $end
$scope module uut $end
$var wire 1 ! aEqb $end
$var wire 2 $ j0 [1:0] $end
$var wire 2 % j1 [1:0] $end
$var wire 1 & e1 $end
$var wire 1 ' e0 $end
$scope module bit0 $end
$var wire 1 ' eq $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * p0 $end
$var wire 1 + p1 $end
$upscope $end
$scope module bit1 $end
$var wire 1 & eq $end
$var wire 1 , i0 $end
$var wire 1 - i1 $end
$var wire 1 . p0 $end
$var wire 1 / p1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
1.
0-
0,
0+
1*
0)
0(
1'
1&
b0 %
b0 $
b0 #
b0 "
1!
$end
#1000
0!
0'
0*
1)
b1 #
b1 %
#2000
0)
1(
b0 #
b0 %
b1 "
b1 $
#3000
1!
1'
1+
1)
b1 #
b1 %
#4000
