# mem_core
Physical Design of Synchranous DRAM Controller using Cadence toolset
