==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'digitrec.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'bitcount' into 'update_knn' (digitrec.cpp:86) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'MODIFY1' (digitrec.cpp:33) in function 'digitrec' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitcount' (digitrec.cpp:54:31).
@I [XFORM-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:79).
@I [XFORM-501] Unrolling loop 'INIT' (digitrec.cpp:26) in function 'digitrec' completely.
@I [XFORM-501] Unrolling loop 'INIT2' (digitrec.cpp:30) in function 'digitrec' completely.
@I [XFORM-501] Unrolling loop 'MODIFY2' (digitrec.cpp:36) in function 'digitrec' completely.
@I [XFORM-501] Unrolling loop 'BITCOUNT' (digitrec.cpp:54) in function 'bitcount' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (digitrec.cpp:129) in function 'knn_vote' completely.
@I [XFORM-501] Unrolling loop 'KNNVOTE2' (digitrec.cpp:133) in function 'knn_vote' completely.
@I [XFORM-501] Unrolling loop 'UPDATEKNN' (digitrec.cpp:93) in function 'update_knn' completely.
@I [XFORM-101] Partitioning array 'knn_set.V' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.0' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.1' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.2' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.3' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.4' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.5' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.6' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.7' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.8' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'knn_set.V.9' (digitrec.cpp:20) in dimension 1 completely.
@I [XFORM-11] Balancing expressions in function 'bitcount' (digitrec.cpp:61:2)...48 expression(s) balanced.
@W [ANALYSIS-52] Found false inter dependency for variable 'min_distances[1].V' (digitrec.cpp:79).
@W [ANALYSIS-52] Found false inter dependency for variable 'min_distances[0].V' (digitrec.cpp:79).
@W [ANALYSIS-52] Asserting false dependency between 'call' operation 'min_distances[1].V.load'(digitrec.cpp:95:5) to function '_ssdm_op_Read.ap_auto.i6P' and 'call' operation to function '_ssdm_op_Write.ap_auto.i6P', this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'call' operation to function '_ssdm_op_Write.ap_auto.i6P' and 'call' operation 'min_distances[1].V.load'(digitrec.cpp:95:5) to function '_ssdm_op_Read.ap_auto.i6P', this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'call' operation 'min_distances[0].V.load'(digitrec.cpp:95:5) to function '_ssdm_op_Read.ap_auto.i6P' and 'call' operation to function '_ssdm_op_Write.ap_auto.i6P', this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'call' operation to function '_ssdm_op_Write.ap_auto.i6P' and 'call' operation 'min_distances[0].V.load'(digitrec.cpp:95:5) to function '_ssdm_op_Read.ap_auto.i6P', this may lead to incorrect RTL generation.
@I [HLS-111] Elapsed time: 23.71 seconds; current memory usage: 208 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'digitrec' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'digitrec_bitcount' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'digitrec_bitcount'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'digitrec_bitcount' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.38 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'digitrec_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'digitrec_update_knn'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@W [SCHED-21] Estimated clock period (10.7ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	wire read on port 'train_inst_V' (1.48 ns)
	'xor' operation ('r.V', digitrec.cpp:86) (1.37 ns)
	'call' operation ('distance.V', digitrec.cpp:86) to 'digitrec_bitcount' (5.87 ns)
	'icmp' operation ('tmp_1', digitrec.cpp:98) (1.94 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.35 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'digitrec_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'digitrec_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'digitrec_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (10.7ns) of 'call' operation (digitrec.cpp:42) to 'digitrec_update_knn' exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
@I [SCHED-61] Pipelining loop 'MODIFY1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@W [SCHED-21] Estimated clock period (10.7ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (digitrec.cpp:42) to 'digitrec_update_knn' (10.7 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.34 seconds; current memory usage: 211 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'digitrec_bitcount' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'digitrec_bitcount'.
@I [HLS-111] Elapsed time: 0.47 seconds; current memory usage: 211 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'digitrec_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'digitrec_update_knn'.
@I [HLS-111] Elapsed time: 0.4 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'digitrec_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'digitrec_knn_vote'.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'digitrec'.
@I [HLS-111] Elapsed time: 0.3 seconds; current memory usage: 216 MB.
@I [RTMG-279] Implementing memory 'digitrec_training_data_V_rom' using block ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for digitrec.
@I [VHDL-304] Generating VHDL RTL for digitrec.
@I [VLOG-307] Generating Verilog RTL for digitrec.
@I [HLS-10] Opening and resetting project '/home/rjc422/ece5775_digitrec/3-nn.prj'.
@I [HLS-10] Adding design file 'digitrec.cpp' to the project
@I [HLS-10] Adding test bench file 'digitrec_test.cpp' to the project
@I [HLS-10] Adding test bench file 'data' to the project
@I [HLS-10] Opening and resetting solution '/home/rjc422/ece5775_digitrec/3-nn.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
