Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "cef.vf" in library work
Compiling verilog file "abdg.vf" in library work
Module <cef> compiled
Compiling verilog file "counters.v" in library work
Module <abdg> compiled
Module <count6> compiled
Compiling verilog file "seven_seg2.vf" in library work
Module <count10> compiled
Module <abdg_MUSER_seven_seg2> compiled
Module <cef_MUSER_seven_seg2> compiled
Compiling verilog file "../Lab 08 4x7 Segment Controller/prog_timer.v" in library work
Module <seven_seg2> compiled
Compiling verilog file "../Lab 08 4x7 Segment Controller/mux.v" in library work
Module <prog_timer> compiled
Module <mux_2> compiled
Module <mux_4> compiled
Compiling verilog file "../Lab 08 4x7 Segment Controller/mod4.v" in library work
Module <mux_16_4> compiled
Compiling verilog file "../Lab 08 4x7 Segment Controller/2_4_decoder.v" in library work
Module <mod4> compiled
Compiling verilog file "seg4x7.v" in library work
Module <decoder_2_4> compiled
Compiling verilog file "latch.v" in library work
Module <seg4x7> compiled
Compiling verilog file "counter_block.v" in library work
Module <latch> compiled
Compiling verilog file "stopwatch.v" in library work
Module <counter_block> compiled
Module <stopwatch> compiled
No errors in compilation
Analysis of file <"stopwatch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <stopwatch> in library <work>.

Analyzing hierarchy for module <prog_timer> in library <work>.

Analyzing hierarchy for module <counter_block> in library <work>.

Analyzing hierarchy for module <latch> in library <work>.

Analyzing hierarchy for module <seg4x7> in library <work>.

Analyzing hierarchy for module <count10> in library <work>.

Analyzing hierarchy for module <count6> in library <work>.

Analyzing hierarchy for module <prog_timer> in library <work>.

Analyzing hierarchy for module <mod4> in library <work>.

Analyzing hierarchy for module <decoder_2_4> in library <work>.

Analyzing hierarchy for module <mux_16_4> in library <work>.

Analyzing hierarchy for module <mux_4> in library <work>.

Analyzing hierarchy for module <seven_seg2> in library <work>.

Analyzing hierarchy for module <mux_2> in library <work>.

Analyzing hierarchy for module <cef_MUSER_seven_seg2> in library <work>.

Analyzing hierarchy for module <abdg_MUSER_seven_seg2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <stopwatch>.
Module <stopwatch> is correct for synthesis.
 
Analyzing module <prog_timer> in library <work>.
Module <prog_timer> is correct for synthesis.
 
Analyzing module <counter_block> in library <work>.
Module <counter_block> is correct for synthesis.
 
Analyzing module <count10> in library <work>.
Module <count10> is correct for synthesis.
 
Analyzing module <count6> in library <work>.
Module <count6> is correct for synthesis.
 
Analyzing module <latch> in library <work>.
Module <latch> is correct for synthesis.
 
Analyzing module <seg4x7> in library <work>.
Module <seg4x7> is correct for synthesis.
 
Analyzing module <mod4> in library <work>.
Module <mod4> is correct for synthesis.
 
Analyzing module <decoder_2_4> in library <work>.
Module <decoder_2_4> is correct for synthesis.
 
Analyzing module <mux_16_4> in library <work>.
Module <mux_16_4> is correct for synthesis.
 
Analyzing module <mux_4> in library <work>.
Module <mux_4> is correct for synthesis.
 
Analyzing module <mux_2> in library <work>.
Module <mux_2> is correct for synthesis.
 
Analyzing module <seven_seg2> in library <work>.
Module <seven_seg2> is correct for synthesis.
 
Analyzing module <cef_MUSER_seven_seg2> in library <work>.
Module <cef_MUSER_seven_seg2> is correct for synthesis.
 
Analyzing module <abdg_MUSER_seven_seg2> in library <work>.
Module <abdg_MUSER_seven_seg2> is correct for synthesis.
 
    Set user-defined property "INIT =  2812" for instance <XLXI_1> in unit <abdg_MUSER_seven_seg2>.
    Set user-defined property "INIT =  D860" for instance <XLXI_2> in unit <abdg_MUSER_seven_seg2>.
    Set user-defined property "INIT =  8492" for instance <XLXI_3> in unit <abdg_MUSER_seven_seg2>.
    Set user-defined property "INIT =  1083" for instance <XLXI_4> in unit <abdg_MUSER_seven_seg2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <prog_timer>.
    Related source file is "../Lab 08 4x7 Segment Controller/prog_timer.v".
    Found 24-bit down counter for signal <counter>.
    Found 1-bit register for signal <tp>.
    Found 1-bit register for signal <zero>.
    Found 24-bit subtractor for signal <counter$mux0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <prog_timer> synthesized.


Synthesizing Unit <latch>.
    Related source file is "latch.v".
WARNING:Xst:737 - Found 1-bit latch for signal <go>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <latch> synthesized.


Synthesizing Unit <count10>.
    Related source file is "counters.v".
    Found 4-bit up counter for signal <out>.
    Summary:
	inferred   1 Counter(s).
Unit <count10> synthesized.


Synthesizing Unit <count6>.
    Related source file is "counters.v".
    Found 3-bit up counter for signal <out>.
    Summary:
	inferred   1 Counter(s).
Unit <count6> synthesized.


Synthesizing Unit <mod4>.
    Related source file is "../Lab 08 4x7 Segment Controller/mod4.v".
    Found 2-bit up counter for signal <out_ness>.
    Summary:
	inferred   1 Counter(s).
Unit <mod4> synthesized.


Synthesizing Unit <decoder_2_4>.
    Related source file is "../Lab 08 4x7 Segment Controller/2_4_decoder.v".
Unit <decoder_2_4> synthesized.


Synthesizing Unit <mux_2>.
    Related source file is "../Lab 08 4x7 Segment Controller/mux.v".
Unit <mux_2> synthesized.


Synthesizing Unit <counter_block>.
    Related source file is "counter_block.v".
Unit <counter_block> synthesized.


Synthesizing Unit <mux_4>.
    Related source file is "../Lab 08 4x7 Segment Controller/mux.v".
Unit <mux_4> synthesized.


Synthesizing Unit <cef_MUSER_seven_seg2>.
    Related source file is "seven_seg2.vf".
Unit <cef_MUSER_seven_seg2> synthesized.


Synthesizing Unit <abdg_MUSER_seven_seg2>.
    Related source file is "seven_seg2.vf".
Unit <abdg_MUSER_seven_seg2> synthesized.


Synthesizing Unit <mux_16_4>.
    Related source file is "../Lab 08 4x7 Segment Controller/mux.v".
Unit <mux_16_4> synthesized.


Synthesizing Unit <seven_seg2>.
    Related source file is "seven_seg2.vf".
Unit <seven_seg2> synthesized.


Synthesizing Unit <seg4x7>.
    Related source file is "seg4x7.v".
Unit <seg4x7> synthesized.


Synthesizing Unit <stopwatch>.
    Related source file is "stopwatch.v".
Unit <stopwatch> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit subtractor                                     : 2
# Counters                                             : 7
 2-bit up counter                                      : 1
 24-bit down counter                                   : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
# Registers                                            : 4
 1-bit register                                        : 4
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit subtractor                                     : 2
# Counters                                             : 7
 2-bit up counter                                      : 1
 24-bit down counter                                   : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
# Registers                                            : 4
 Flip-Flops                                            : 4
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stopwatch> ...

Optimizing unit <counter_block> ...

Optimizing unit <prog_timer> ...

Optimizing unit <seg4x7> ...
WARNING:Xst:2677 - Node <timer/tp> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <seg_controller/timer/tp> of sequential type is unconnected in block <stopwatch>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <seg<6>> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <seg<3>> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <seg<1>> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <seg<0>> driven by black box <ROM16X1>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stopwatch.ngr
Top Level Output File Name         : stopwatch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 276
#      AND2B1                      : 1
#      AND3                        : 1
#      AND3B1                      : 2
#      AND3B2                      : 4
#      AND4B1                      : 1
#      AND4B3                      : 1
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 2
#      LUT2                        : 12
#      LUT2_D                      : 1
#      LUT3                        : 59
#      LUT3_L                      : 2
#      LUT4                        : 23
#      LUT4_L                      : 1
#      MUXCY                       : 58
#      MUXF5                       : 4
#      OR3                         : 2
#      OR4                         : 1
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 68
#      FDCE                        : 2
#      FDCPE                       : 48
#      FDRE                        : 17
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12
# Others                           : 4
#      ROM16X1                     : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       85  out of   4656     1%  
 Number of Slice Flip Flops:             68  out of   9312     0%  
 Number of 4 input LUTs:                155  out of   9312     1%  
    Number used as ROMs:                  4
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
btn<2>                             | BUFGP                   | 1     |
timer/zero                         | NONE(counter/tens/out_2)| 15    |
clk                                | BUFGP                   | 52    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------+-------+
Control Signal                     | Buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------+-------+
btn<1>                             | IBUF                                | 50    |
N0(XST_GND:G)                      | NONE(seg_controller/timer/counter_0)| 48    |
btn<3>                             | IBUF                                | 1     |
-----------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.298ns (Maximum Frequency: 158.781MHz)
   Minimum input arrival time before clock: 4.182ns
   Maximum output required time after clock: 9.131ns
   Maximum combinational path delay: 3.692ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer/zero'
  Clock period: 6.298ns (frequency: 158.781MHz)
  Total number of paths / destination ports: 261 / 41
-------------------------------------------------------------------------
Delay:               6.298ns (Levels of Logic = 3)
  Source:            counter/tenths/out_1 (FF)
  Destination:       counter/tenths/out_3 (FF)
  Source Clock:      timer/zero rising
  Destination Clock: timer/zero rising

  Data Path: counter/tenths/out_1 to counter/tenths/out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.712  counter/tenths/out_1 (counter/tenths/out_1)
     LUT2:I1->O            1   0.704   0.424  counter/minutes/out_or000011_SW0 (N13)
     LUT4:I3->O           10   0.704   0.961  counter/minutes/out_or000011 (counter/incr_s)
     LUT2:I1->O            4   0.704   0.587  counter/tenths/out_or00001 (counter/tenths/out_or0000)
     FDRE:R                    0.911          counter/tenths/out_0
    ----------------------------------------
    Total                      6.298ns (3.614ns logic, 2.684ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.950ns (frequency: 168.067MHz)
  Total number of paths / destination ports: 1805 / 54
-------------------------------------------------------------------------
Delay:               5.950ns (Levels of Logic = 26)
  Source:            timer/counter_0 (FF)
  Destination:       timer/counter_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer/counter_0 to timer/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.591   0.622  timer/counter_0 (timer/counter_0)
     LUT1:I0->O            1   0.704   0.000  timer/counter_Msub__sub0000_cy<0>_rt (timer/counter_Msub__sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  timer/counter_Msub__sub0000_cy<0> (timer/counter_Msub__sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<1> (timer/counter_Msub__sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<2> (timer/counter_Msub__sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<3> (timer/counter_Msub__sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<4> (timer/counter_Msub__sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<5> (timer/counter_Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<6> (timer/counter_Msub__sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<7> (timer/counter_Msub__sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<8> (timer/counter_Msub__sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<9> (timer/counter_Msub__sub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<10> (timer/counter_Msub__sub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<11> (timer/counter_Msub__sub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<12> (timer/counter_Msub__sub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<13> (timer/counter_Msub__sub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<14> (timer/counter_Msub__sub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<15> (timer/counter_Msub__sub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<16> (timer/counter_Msub__sub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<17> (timer/counter_Msub__sub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<18> (timer/counter_Msub__sub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<19> (timer/counter_Msub__sub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<20> (timer/counter_Msub__sub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  timer/counter_Msub__sub0000_cy<21> (timer/counter_Msub__sub0000_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  timer/counter_Msub__sub0000_cy<22> (timer/counter_Msub__sub0000_cy<22>)
     XORCY:CI->O           1   0.804   0.455  timer/counter_Msub__sub0000_xor<23> (timer/counter__sub0000<23>)
     LUT3:I2->O            1   0.704   0.000  timer/counter_Q_mux0000<23>1 (timer/counter_Q_mux0000<23>)
     FDCPE:D                   0.308          timer/counter_23
    ----------------------------------------
    Total                      5.950ns (4.873ns logic, 1.077ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer/zero'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       counter/tenths/out_3 (FF)
  Destination Clock: timer/zero rising

  Data Path: btn<0> to counter/tenths/out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  btn_0_IBUF (btn_0_IBUF)
     LUT2:I0->O            4   0.704   0.587  counter/tenths/out_or00001 (counter/tenths/out_or0000)
     FDRE:R                    0.911          counter/tenths/out_0
    ----------------------------------------
    Total                      4.182ns (2.833ns logic, 1.349ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              3.689ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       timer/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: btn<1> to timer/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.218   1.459  btn_1_IBUF (btn_1_IBUF)
     LUT3:I0->O            1   0.704   0.000  timer/counter_Q_mux0000<4>1 (timer/counter_Q_mux0000<4>)
     FDCPE:D                   0.308          timer/counter_4
    ----------------------------------------
    Total                      3.689ns (2.230ns logic, 1.459ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 150 / 24
-------------------------------------------------------------------------
Offset:              9.131ns (Levels of Logic = 5)
  Source:            seg_controller/mod/out_ness_0 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: seg_controller/mod/out_ness_0 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.591   1.175  seg_controller/mod/out_ness_0 (seg_controller/mod/out_ness_0)
     LUT2:I0->O            1   0.704   0.000  seg_controller/right_an/bit3/M2/q1 (seg_controller/right_an/bit3/M2/q)
     MUXF5:I1->O           9   0.321   0.820  seg_controller/right_an/bit3/M2/q_f5 (seg_controller/seg_data<3>)
     AND3B1:I2->O          1   0.704   0.420  seg_controller/seven_seg_decoder/XLXI_1/XLXI_2 (seg_controller/seven_seg_decoder/XLXI_1/XLXN_1)
     OR3:I1->O             1   0.704   0.420  seg_controller/seven_seg_decoder/XLXI_1/XLXI_8 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      9.131ns (6.296ns logic, 2.835ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'timer/zero'
  Total number of paths / destination ports: 175 / 19
-------------------------------------------------------------------------
Offset:              8.743ns (Levels of Logic = 5)
  Source:            counter/seconds/out_3 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      timer/zero rising

  Data Path: counter/seconds/out_3 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.787  counter/seconds/out_3 (counter/seconds/out_3)
     LUT3:I1->O            1   0.704   0.000  seg_controller/right_an/bit3/M2/q2 (seg_controller/right_an/bit3/M2/q1)
     MUXF5:I0->O           9   0.321   0.820  seg_controller/right_an/bit3/M2/q_f5 (seg_controller/seg_data<3>)
     AND3B1:I2->O          1   0.704   0.420  seg_controller/seven_seg_decoder/XLXI_1/XLXI_2 (seg_controller/seven_seg_decoder/XLXI_1/XLXN_1)
     OR3:I1->O             1   0.704   0.420  seg_controller/seven_seg_decoder/XLXI_1/XLXI_8 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      8.743ns (6.296ns logic, 2.447ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.692ns (Levels of Logic = 1)
  Source:            seg_controller/seven_seg_decoder/XLXI_2/XLXI_4:O (PAD)
  Destination:       seg<6> (PAD)

  Data Path: seg_controller/seven_seg_decoder/XLXI_2/XLXI_4:O to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              1   0.000   0.420  seg_controller/seven_seg_decoder/XLXI_2/XLXI_4 (seg_6_OBUF)
     OBUF:I->O                 3.272          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.692ns (3.272ns logic, 0.420ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.96 secs
 
--> 

Total memory usage is 260940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

