{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@timestamp": "2021-11-22T09:18:30.000030-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2015", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "EEI/UI0127/2014"}, "xocs:funding-addon-generated-timestamp": "2021-05-25T03:22:08.056Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": {"$": "Tallinn University of Technology"}, "affiliation-id": {"@afid": "60068861"}}, "author": [{"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Zynq-based system for extracting sorted subsets from large data sets", "abstracts": "\u00a9 MIDEM Society.The paper describes hardware/software architecture of a system for extracting the maximum and minimum sorted subsets from large data sets, two methods that enable high-level parallelism to be achieved, and implementation of the system in recently appeared on the market Zynq-7000 microchips incorporating a high-performance processing unit and advanced programmable logic from the Xilinx 7th family. The methods are based on highly parallel and easily scalable sorting networks and the proposed technique enabling sorted subsets to be extracted incrementally with very high speed that is close to the speed of data transfer through high-performance interfaces. The results of implementations and experiments clearly demonstrate significant speed-up of the developed software/hardware system comparing to alternative software implementations.", "correspondence": {"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "@country": "prt", "city": "Aveiro", "organization": [{"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Hardware/software co-design", "@xml:lang": "eng"}, {"$": "Processing system", "@xml:lang": "eng"}, {"$": "Programmable logic", "@xml:lang": "eng"}, {"$": "Sorting networks", "@xml:lang": "eng"}, {"$": "System-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": [{"@language": "English", "@xml:lang": "eng"}, {"@language": "Slovenian", "@xml:lang": "slv"}]}, "source": {"sourcetitle-abbrev": "Inf. MIDEM", "website": {"ce:e-address": {"$": "http://www.midem-drustvo.si/Journal%20papers/MIDEM_45(2015)2p142.pdf", "@type": "email"}}, "@country": "svn", "translated-sourcetitle": {"$": "Informacije MIDEM", "@xml:lang": "eng"}, "issn": [{"$": "22326979", "@type": "electronic"}, {"$": "03529045", "@type": "print"}], "volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "@type": "j", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Society for Microelectronics, Electric Components and Materials"}, "sourcetitle": "Informacije MIDEM", "@srcid": "26102", "publicationdate": {"month": "06", "year": "2015", "date-text": {"@xfab-added": "true", "$": "1 June 2015"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "2504"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATE"}, {"$": "ENGI"}]}]}}, "grantlist": {"@complete": "y", "grant": {"grant-id": "EEI/UI0127/2014", "grant-acronym": "FCT", "grant-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@timestamp": "BST 09:12:52", "@year": "2021", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "605177820", "@idtype": "PUI"}, {"$": "637829863", "@idtype": "CAR-ID"}, {"$": "20213794255", "@idtype": "REAXYSCAR"}, {"$": "20153013333", "@idtype": "SCOPUS"}, {"$": "2015177646", "@idtype": "SNCPX"}, {"$": "84936950558", "@idtype": "SCP"}, {"$": "84936950558", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "35", "reference": [{"ref-fulltext": "Xilinx, Inc. (2014). Zynq-7000 All Programmable SoC Technical Reference Manual. http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Crockett L.H., Elliot R.A., Enderwitz M.A., and Stewart R.W. (2014). The Zynq Book. University of Strathclyde.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84923130074", "@idtype": "SGR"}}, "ref-text": "University of Strathclyde", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.H.", "@_fa": "true", "ce:surname": "Crockett", "ce:indexed-name": "Crockett L.H."}, {"@seq": "2", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Elliot", "ce:indexed-name": "Elliot R.A."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Enderwitz", "ce:indexed-name": "Enderwitz M.A."}, {"@seq": "4", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Stewart", "ce:indexed-name": "Stewart R.W."}]}, "ref-sourcetitle": "The Zynq Book"}}, {"ref-fulltext": "Hao L. and Stitt G. (2012). Bandwidth-Sensitivity- Aware Arbitration for FPGAs. IEEE Embedded Sys-tems Letters, 4(3), 73-76.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Bandwidth-sensitivity- Aware arbitration for FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84866631052", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "3"}, "pagerange": {"@first": "73", "@last": "76"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Hao", "ce:indexed-name": "Hao L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Bailey D.G. (2011) Design for Embedded Image Processing on FPGAs. John Wiley and Sons.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John Wiley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "Sklyarov V., Skliarova I., Barkalov A., and Titarenko L. (2014) Synthesis and Optimization of FPGA-based Systems. Springer.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "Cristo, A., Fisher, K., Gualtieri, A.J., P\u00e9rez, R.M., and Mart\u00ednez, P. (2013). Optimization of Processor-to-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures. IEEE Embedded Systems Letters, 5(4), 77-80.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Optimization of processor-to-hardware module communications on spaceborne hybrid FPGA-based architectures"}, "refd-itemidlist": {"itemid": {"$": "84889241834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "4"}, "pagerange": {"@first": "77", "@last": "80"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Cristo", "ce:indexed-name": "Cristo A."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Fisher", "ce:indexed-name": "Fisher K."}, {"@seq": "3", "ce:initials": "A.J.", "@_fa": "true", "ce:surname": "Gualtieri", "ce:indexed-name": "Gualtieri A.J."}, {"@seq": "4", "ce:initials": "R.M.", "@_fa": "true", "ce:surname": "P\u00e9rez", "ce:indexed-name": "Perez R.M."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Mart\u00ednez", "ce:indexed-name": "Martinez P."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Canedo, A., Ludwig, H., and Al Faruque, M.A. (2014). High Communication Throughput and Low Scan Cycle Time with Multi/Many-Core Programmable Logic Controllers. IEEE Embedded Systems Letters, 6(2), 21-24.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High communication throughput and low scan cycle time with multi/many-core programmable logic controllers"}, "refd-itemidlist": {"itemid": {"$": "84902190442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "2"}, "pagerange": {"@first": "21", "@last": "24"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Canedo", "ce:indexed-name": "Canedo A."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Ludwig", "ce:indexed-name": "Ludwig H."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Al Faruque", "ce:indexed-name": "Al Faruque M.A."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Santarini, M. (2013). All Eyes on Zynq SoC for Smart Vision. XCell Journal, 83(2), 8-15.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "All eyes on zynq soc for smart vision"}, "refd-itemidlist": {"itemid": {"$": "84924288236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "83", "@issue": "2"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "Dick, C. (2013). Xilinx All Programmable Devices Enable Smarter Wireless Networks. XCell Journal, 83(2), 16-23.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Xilinx all programmable devices enable smarter wireless networks"}, "refd-itemidlist": {"itemid": {"$": "84936953687", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "83", "@issue": "2"}, "pagerange": {"@first": "16", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Dick", "ce:indexed-name": "Dick C."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "Xilinx, Inc. (2014) Vivado Design Suite Guides. http://www.xilinx.com/support/index.html/con-tent/xilinx/en/supportNav/design-tools.html.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/index.html/content/xilinx/en/supportNav/design_tools.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936929433", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite Guides"}}, {"ref-fulltext": "Xilinx, Inc. (2014). Zynq-7000 All Programmable SoC Software Developers Guide. UG821 (v9.0). http://www.xilinx.com/support/documentation/user-guides/ug821-zynq-7000-swdev.pdf.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936940724", "@idtype": "SGR"}}, "ref-text": "UG821 (v9.0)", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Software Developers Guide"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., and Cardoso, C. (2014) Hardware/Soft-ware Co-design for Programmable Systems-on- Chip. TUT Press.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on- Chip"}}, {"ref-fulltext": "Xilinx, Inc. (2013). Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors. http://www.xilinx.com/support/documentation/application-notes/xapp1078-amp-linux-bare-metal.pdf.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/application_notes/xapp1078-amp-linux-bare-metal.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936959388", "@idtype": "SGR"}}, "ref-sourcetitle": "Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors"}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I. (2013). Digital Hamming Weight and Distance Analyzers for Binary Vectors and Matrices. International Journal of Innovative Computing, Information and Control, 9(12), 4825-4849.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "Zmaranda, D., Silaghi, H., Gabor, G., and Vancea, C. (2013). Issues on Applying Knowledge-Based Techniques in Real-Time Control Systems, International Journal of Computers, Communications and Control, 8(1), 166-175.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on applying knowledge-based techniques in real-time control systems"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "International Journal of Computers, Communications and Control"}}, {"ref-fulltext": "Field, L., Barnie, T., Blundy, J., Brooker, R.A., Keir, D., Lewi, E., and Saunders, K. (2012) Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale. Bulletin of Vol-canology, 74(10), 2251-2271.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "Zhang, W., Thurow, K., and Stoll, R. (2014). A Knowledge-based Telemonitoring Platform for Application in Remote Healthcare. International Journal of Computers, Communications and Control, 9(5), 644-654.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A knowledge-based telemonitoring platform for application in remote healthcare"}, "refd-itemidlist": {"itemid": {"$": "84928660214", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "5"}, "pagerange": {"@first": "644", "@last": "654"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Thurow", "ce:indexed-name": "Thurow K."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Stoll", "ce:indexed-name": "Stoll R."}]}, "ref-sourcetitle": "International Journal of Computers, Communications and Control"}}, {"ref-fulltext": "Verber, D. (2011), Hardware implementation of an earliest deadline first task scheduling algorithm. Informacije MIDEM, 41(4), 257-263.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Hardware implementation of an earliest deadline first task scheduling algorithm"}, "refd-itemidlist": {"itemid": {"$": "84857894196", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "41", "@issue": "4"}, "pagerange": {"@first": "257", "@last": "263"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Verber", "ce:indexed-name": "Verber D."}]}, "ref-sourcetitle": "Informacije MIDEM"}}, {"ref-fulltext": "Baker, Z.K. and Prasanna, V.K. (2006). An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems. Proc. 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, USA, 67-75.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "Napa, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Sun, S. (2011). Analysis and acceleration of data mining algorithms on high performance recon-figurable computing platforms. Ph.D. thesis, Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Iowa State University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms"}}, {"ref-fulltext": "Wu, X., Kumar, V., Quinlan, J.R., et al. (2014). Top 10 algorithms in data mining. Knowledge and Information Systems, 14(1), 1-37.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "Firdhous, M.F.M (2010). Automating Legal Research through Data Mining. International Journal of Advanced Computer Science and Applications, 1(6), 9-16.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.M.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F.M."}]}, "ref-sourcetitle": "International Journal of Advanced Computer Science and Applications"}}, {"ref-fulltext": "Silva, J., Sklyarov, V., and Skliarova I. (2015) Comparison of On-chip Communications in Zynq- 7000 All Programmable Systems-on-Chip. IEEE Embedded Systems Letters, 7(1), 31-34.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq- 7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Neuendorffer, S., and Martinez-Vallina, F. (2013). Building Zynq Accelerators with Vivado High Level Synthesis. Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays, Monterey, CA, USA, 1-2.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Building zynq accelerators with vivado high level synthesis"}, "refd-itemidlist": {"itemid": {"$": "84897843178", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "2"}}, "ref-text": "Monterey, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Neuendorffer", "ce:indexed-name": "Neuendorffer S."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Martinez-Vallina", "ce:indexed-name": "Martinez-Vallina F."}]}, "ref-sourcetitle": "Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays"}}, {"ref-fulltext": "Xilinx, Inc. (2014). OS and Libraries Document Collection UG647. http://www.xilinx.com/sup-port/documentation/sw-manuals/xilinx2014-2/oslib-rm.pdf.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941766", "@idtype": "SGR"}}, "ref-sourcetitle": "OS and Libraries Document Collection UG647"}}, {"ref-fulltext": "Baddar, S.W.A.-H., and Batcher, K.E. (2011). Designing Sorting Networks. A New Paradigm. Springer.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm. Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.A.-H.", "@_fa": "true", "ce:surname": "Baddar", "ce:indexed-name": "Baddar S.W.A.-H."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "Sklyarov, V., and Skliarova, I. (2014). High-performance implementation of regular and easily scal-able sorting networks on an FPGA. Microprocessors and Microsystems, 38(5), 470-484.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Alekseev, V.E. (1969). Sorting Algorithms with Minimum Memory. Kibernetica, 5, 99-103.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "1969"}, "ref-title": {"ref-titletext": "Sorting algorithms with minimum memory"}, "refd-itemidlist": {"itemid": {"$": "0002684643", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5"}, "pagerange": {"@first": "99", "@last": "103"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.E.", "@_fa": "true", "ce:surname": "Alekseev", "ce:indexed-name": "Alekseev V.E."}]}, "ref-sourcetitle": "Kibernetica"}}, {"ref-fulltext": "Knuth, D.E. (2011). The Art of Computer Programming. Sorting and Searching, vol. III. Addison- Wesley.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The art of computer programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison- Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "Xilinx, Inc. (2014). 7 Series FPGAs Overview. http://www.xilinx.com/support/documentation/data-sheets/ds180-7Series-Overview.pdf.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "80455173183", "@idtype": "SGR"}}, "ref-sourcetitle": "7 Series FPGAs Overview"}}, {"ref-fulltext": "Mueller, R., Teubner, J., and Alonso, G. (2012) Sorting networks on FPGAs. Int. J. Very Large Data Bases, 21 (1), 1-23.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int. J. Very Large Data Bases"}}, {"ref-fulltext": "Avnet, Inc. (2014). ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide, Ver-sion 2.2. http://www.zedboard.org/sites/default/files/documentations/ZedBoard-HW-UG-v2-2.pdf.", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Avnet, Inc", "ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide, Version 2.2."}}, {"ref-fulltext": "Sadri, M., Weis, C., When, N., and Benini, L. (2013). Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ. Proceedings of the 10th FPGAWorld Conference, Copenhagen/Stockholm.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Copenhagen/Stockholm", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proceedings of the 10th FPGAWorld Conference"}}, {"ref-fulltext": "Xilinx, Inc. (2013). LogiCORE IP AXI Master Burst v2.0. Product Guide for Vivado Design Suite. http://japan.xilinx.com/support/documentation/ip-documentation/axi-master-burst/v2-0/pg162-axi-master-burst.pdf.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://japan.xilinx.com/support/documenta-tion/ip_documentation/axi_master_burst/v2_0/pg162-axi-master-burst.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936937163", "@idtype": "SGR"}}, "ref-sourcetitle": "LogiCORE IP AXI Master Burst V2.0. Product Guide for Vivado Design Suite"}}, {"ref-fulltext": "Xilinx, Inc. (2014). Standalone (v.4.1). UG647. http://www.xilinx.com/support/documentation/sw-manuals/xilinx2014-2/oslib-rm.pdf.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936932552", "@idtype": "SGR"}}, "ref-text": "UG647", "ref-sourcetitle": "Standalone (V.4.1)"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "prism:issueIdentifier": "2", "eid": "2-s2.0-84936950558", "dc:description": "\u00a9 MIDEM Society.The paper describes hardware/software architecture of a system for extracting the maximum and minimum sorted subsets from large data sets, two methods that enable high-level parallelism to be achieved, and implementation of the system in recently appeared on the market Zynq-7000 microchips incorporating a high-performance processing unit and advanced programmable logic from the Xilinx 7th family. The methods are based on highly parallel and easily scalable sorting networks and the proposed technique enabling sorted subsets to be extracted incrementally with very high speed that is close to the speed of data transfer through high-performance interfaces. The results of implementations and experiments clearly demonstrate significant speed-up of the developed software/hardware system comparing to alternative software implementations.", "prism:coverDate": "2015-06-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84936950558", "subtypeDescription": "Article", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84936950558"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84936950558&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84936950558&origin=inward"}], "prism:publicationName": "Informacije MIDEM", "source-id": "26102", "citedby-count": "9", "prism:volume": "45", "subtype": "ar", "prism:pageRange": "142-152", "dc:title": "Zynq-based system for extracting sorted subsets from large data sets", "prism:endingPage": "152", "openaccess": null, "openaccessFlag": null, "prism:issn": "22326979 03529045", "prism:startingPage": "142", "dc:identifier": "SCOPUS_ID:84936950558", "dc:publisher": "Society for Microelectronics, Electric Components and Materials"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Hardware/software co-design"}, {"@_fa": "true", "$": "Processing system"}, {"@_fa": "true", "$": "Programmable logic"}, {"@_fa": "true", "$": "Sorting networks"}, {"@_fa": "true", "$": "System-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electronic, Optical and Magnetic Materials", "@code": "2504", "@abbrev": "MATE"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}