[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile

[Configurations]
compile=axis64_xcropping_test

[Library]
axis64_xcropping_test=.\axis64_xcropping_test\axis64_xcropping_test.lib

[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
FLOWTOOLS=NONE
REFRESH_FLOW=1
FAMILY=Xilinx VIRTEX4
IMPL_TOOL=
SYNTH_TOOL=
fileopenfolder=D:\Telops\FIR-00251-Common

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0

[LocalVhdlSets]
CompileWithDebug=0

[$LibMap$]
axis64_xcropping_test=.
Active_lib=VIRTEX4
xilinxun=VIRTEX4
UnlinkedDesignLibrary=VIRTEX4
DESIGNS=VIRTEX4

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=

[Folders]
Name3=Makefiles
Directory3=d:\Telops\FIR-00251-Proc\aldec\axis64_xcropping_test\
Extension3=mak
Name4=Memory
Directory4=d:\Telops\FIR-00251-Proc\aldec\axis64_xcropping_test\
Extension4=mem;mif;hex
Name5=Dll Libraries
Directory5=d:\Telops\FIR-00251-Proc\aldec\axis64_xcropping_test\
Extension5=dll
Name6=PDF
Directory6=d:\Telops\FIR-00251-Proc\aldec\axis64_xcropping_test\
Extension6=pdf
Name7=HTML
Directory7=d:\Telops\FIR-00251-Proc\aldec\axis64_xcropping_test\
Extension7=

[Groups]
TestBench=1

[Files]
/..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_xcropping.bde=-1
/..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_data_pos.vhd=-1
/..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_data_sel.vhd=-1
/..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_line_pos.vhd=-1
/..\..\..\..\FIR-00251-Common\compile_all_common.do=-1
/axis64_xcropping_tb.bde=-1
TestBench/axis64_xcropping_tb_TB.vhd=-1
TestBench/axis64_xcropping_tb_TB_runtest.do=-1

[Files.Data]
.\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_xcropping.bde=Block Diagram
.\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_data_pos.vhd=VHDL Source Code
.\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_data_sel.vhd=VHDL Source Code
.\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_line_pos.vhd=VHDL Source Code
.\..\..\..\FIR-00251-Common\compile_all_common.do=Macro
.\src\axis64_xcropping_tb.bde=Block Diagram
.\src\TestBench\axis64_xcropping_tb_TB.vhd=VHDL Test Bench
.\src\TestBench\axis64_xcropping_tb_TB_runtest.do=Macro
.\compile\axis64_xcropping.vhd=VHDL Source Code
.\compile\axis64_xcropping_tb.vhd=VHDL Source Code



[file_out:/..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_xcropping.bde]
/..\compile\axis64_xcropping.vhd=-1
[file_out:/axis64_xcropping_tb.bde]
/..\compile\axis64_xcropping_tb.vhd=-1
