Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 19:26:30 2024
| Host         : Lenovo16plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_3_timing_summary_routed.rpt -pb lab3_3_timing_summary_routed.pb -rpx lab3_3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d1/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   71          inf        0.000                      0                   71           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 2.431ns (37.867%)  route 3.989ns (62.133%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.714     6.420    d1/clear
    SLICE_X1Y109         FDRE                                         r  d1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 2.431ns (37.867%)  route 3.989ns (62.133%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.714     6.420    d1/clear
    SLICE_X1Y109         FDRE                                         r  d1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 2.431ns (37.867%)  route 3.989ns (62.133%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.714     6.420    d1/clear
    SLICE_X1Y109         FDRE                                         r  d1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 2.431ns (37.867%)  route 3.989ns (62.133%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.714     6.420    d1/clear
    SLICE_X1Y109         FDRE                                         r  d1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 2.431ns (38.716%)  route 3.848ns (61.284%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.573     6.279    d1/clear
    SLICE_X1Y110         FDRE                                         r  d1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 2.431ns (38.716%)  route 3.848ns (61.284%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.573     6.279    d1/clear
    SLICE_X1Y110         FDRE                                         r  d1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 2.431ns (38.716%)  route 3.848ns (61.284%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.573     6.279    d1/clear
    SLICE_X1Y110         FDRE                                         r  d1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 2.431ns (38.716%)  route 3.848ns (61.284%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.573     6.279    d1/clear
    SLICE_X1Y110         FDRE                                         r  d1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 2.431ns (39.668%)  route 3.697ns (60.332%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.423     6.128    d1/clear
    SLICE_X1Y111         FDRE                                         r  d1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 2.431ns (39.668%)  route 3.697ns (60.332%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    d1/counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  d1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    d1/counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  d1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    d1/counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  d1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    d1/counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  d1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    d1/counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  d1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    d1/counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  d1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    d1/counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.668 f  d1/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     3.478    d1/p_0_in[26]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.306     3.784 r  d1/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     4.582    d1/counter[0]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.706 r  d1/counter[0]_i_1/O
                         net (fo=33, routed)          1.423     6.128    d1/clear
    SLICE_X1Y111         FDRE                                         r  d1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE                         0.000     0.000 r  d1/counter_reg[11]/C
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[11]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[8]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  d1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  d1/counter_reg[15]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[15]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[12]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  d1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE                         0.000     0.000 r  d1/counter_reg[19]/C
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[19]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[16]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  d1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE                         0.000     0.000 r  d1/counter_reg[23]/C
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[23]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[20]_i_1_n_4
    SLICE_X1Y114         FDRE                                         r  d1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  d1/counter_reg[27]/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[27]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[24]_i_1_n_4
    SLICE_X1Y115         FDRE                                         r  d1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  d1/counter_reg[31]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[31]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[31]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[28]_i_1_n_4
    SLICE_X1Y116         FDRE                                         r  d1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  d1/counter_reg[3]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[3]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[0]_i_2_n_4
    SLICE_X1Y109         FDRE                                         r  d1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE                         0.000     0.000 r  d1/counter_reg[7]/C
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    d1/counter_reg[7]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  d1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    d1/counter_reg[4]_i_1_n_4
    SLICE_X1Y110         FDRE                                         r  d1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.183ns (49.464%)  route 0.187ns (50.536%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  c1/tmp_reg[1]/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c1/tmp_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    c1/Q[1]
    SLICE_X0Y112         LUT3 (Prop_lut3_I1_O)        0.042     0.370 r  c1/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    c1/tmp[2]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  c1/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE                         0.000     0.000 r  d1/tmp_clk_reg/C
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/tmp_clk_reg/Q
                         net (fo=4, routed)           0.185     0.326    d1/CLK
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  d1/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     0.371    d1/tmp_clk_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  d1/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------





