Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 23 10:37:45 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    67          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.419        0.000                      0                   33        0.170        0.000                      0                   33        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.419        0.000                      0                   32        0.170        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.776        0.000                      0                    1        0.642        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.056%)  route 2.477ns (74.944%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.686     6.285    MPG_instance/SSD_instance/s_cnt_out_reg[7]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.409 r  MPG_instance/s_dff1_out[4]_i_4/O
                         net (fo=1, routed)           0.303     6.711    MPG_instance/s_dff1_out[4]_i_4_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.835 f  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.647     7.483    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.840     8.447    MPG_instance/s_en_in
    SLICE_X1Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    MPG_instance/CLK
    SLICE_X1Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.866    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.828ns (26.330%)  route 2.317ns (73.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.686     6.285    MPG_instance/SSD_instance/s_cnt_out_reg[7]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.409 r  MPG_instance/s_dff1_out[4]_i_4/O
                         net (fo=1, routed)           0.303     6.711    MPG_instance/s_dff1_out[4]_i_4_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.835 f  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.647     7.483    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.680     8.287    MPG_instance/s_en_in
    SLICE_X4Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    MPG_instance/CLK
    SLICE_X4Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.877    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.828ns (27.753%)  route 2.155ns (72.247%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.686     6.285    MPG_instance/SSD_instance/s_cnt_out_reg[7]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.409 r  MPG_instance/s_dff1_out[4]_i_4/O
                         net (fo=1, routed)           0.303     6.711    MPG_instance/s_dff1_out[4]_i_4_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.835 f  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.647     7.483    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.519     8.126    MPG_instance/s_en_in
    SLICE_X2Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    MPG_instance/CLK
    SLICE_X2Y27          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    14.902    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.704ns (24.983%)  route 2.114ns (75.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[2]/Q
                         net (fo=2, routed)           1.116     6.711    MPG_instance/SSD_instance/s_cnt_out_reg[2]
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.647     7.482    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.606 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.351     7.957    MPG_instance/s_en_in
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    MPG_instance/CLK
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.879    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.704ns (24.983%)  route 2.114ns (75.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[2]/Q
                         net (fo=2, routed)           1.116     6.711    MPG_instance/SSD_instance/s_cnt_out_reg[2]
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.647     7.482    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.606 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.351     7.957    MPG_instance/s_en_in
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    MPG_instance/CLK
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.879    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.692ns (77.487%)  route 0.492ns (22.513%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.087    MPG_instance/SSD_instance/s_cnt_out_reg[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.761 r  MPG_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.761    MPG_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  MPG_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.875    MPG_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  MPG_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    MPG_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.323 r  MPG_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    MPG_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    MPG_instance/CLK
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 1.671ns (77.268%)  route 0.492ns (22.732%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.087    MPG_instance/SSD_instance/s_cnt_out_reg[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.761 r  MPG_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.761    MPG_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  MPG_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.875    MPG_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  MPG_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    MPG_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.302 r  MPG_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.302    MPG_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    MPG_instance/CLK
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 1.597ns (76.463%)  route 0.492ns (23.537%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.087    MPG_instance/SSD_instance/s_cnt_out_reg[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.761 r  MPG_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.761    MPG_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  MPG_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.875    MPG_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  MPG_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    MPG_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.228 r  MPG_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.228    MPG_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    MPG_instance/CLK
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.581ns (76.281%)  route 0.492ns (23.719%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.087    MPG_instance/SSD_instance/s_cnt_out_reg[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.761 r  MPG_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.761    MPG_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  MPG_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.875    MPG_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  MPG_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    MPG_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.212 r  MPG_instance/s_cnt_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.212    MPG_instance/s_cnt_out_reg[12]_i_1_n_7
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    MPG_instance/CLK
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    MPG_instance/s_cnt_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.578ns (76.247%)  route 0.492ns (23.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.087    MPG_instance/SSD_instance/s_cnt_out_reg[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.761 r  MPG_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.761    MPG_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  MPG_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.875    MPG_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 r  MPG_instance/s_cnt_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.209    MPG_instance/s_cnt_out_reg[8]_i_1_n_6
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.062    15.147    MPG_instance/s_cnt_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    MPG_instance/CLK
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_dff1_out_reg[1]/Q
                         net (fo=1, routed)           0.120     1.727    MPG_instance/s_dff1_out[1]
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    MPG_instance/CLK
    SLICE_X5Y30          FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.075     1.557    MPG_instance/s_dff2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.931%)  route 0.180ns (56.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    MPG_instance/CLK
    SLICE_X4Y28          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.180     1.787    MPG_instance/s_dff1_out[4]
    SLICE_X4Y29          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    MPG_instance/CLK
    SLICE_X4Y29          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070     1.551    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    MPG_instance/CLK
    SLICE_X1Y29          FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.189     1.799    MPG_instance/Q[0]
    SLICE_X2Y29          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    MPG_instance/CLK
    SLICE_X2Y29          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     1.542    MPG_instance/s_dff3_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.467    MPG_instance/CLK
    SLICE_X4Y29          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=3, routed)           0.188     1.796    MPG_instance/s_dff2_out[4]
    SLICE_X4Y29          FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    MPG_instance/CLK
    SLICE_X4Y29          FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070     1.537    MPG_instance/s_dff3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.467    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.119     1.727    MPG_instance/SSD_instance/s_cnt_out_reg[11]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  MPG_instance/s_cnt_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    MPG_instance/s_cnt_out_reg[8]_i_1_n_4
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    MPG_instance/s_cnt_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_cnt_out_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    MPG_instance/SSD_instance/s_cnt_out_reg[3]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  MPG_instance/s_cnt_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    MPG_instance/s_cnt_out_reg[0]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    MPG_instance/CLK
    SLICE_X5Y27          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    MPG_instance/s_cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.119     1.726    MPG_instance/SSD_instance/s_cnt_out_reg[7]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  MPG_instance/s_cnt_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    MPG_instance/s_cnt_out_reg[4]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.979    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    MPG_instance/s_cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_cnt_out_reg[4]/Q
                         net (fo=2, routed)           0.116     1.723    MPG_instance/SSD_instance/s_cnt_out_reg[4]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  MPG_instance/s_cnt_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    MPG_instance/s_cnt_out_reg[4]_i_1_n_7
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.979    MPG_instance/CLK
    SLICE_X5Y28          FDRE                                         r  MPG_instance/s_cnt_out_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    MPG_instance/s_cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.467    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG_instance/s_cnt_out_reg[8]/Q
                         net (fo=2, routed)           0.116     1.724    MPG_instance/SSD_instance/s_cnt_out_reg[8]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  MPG_instance/s_cnt_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    MPG_instance/s_cnt_out_reg[8]_i_1_n_7
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    MPG_instance/s_cnt_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.467    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.120     1.729    MPG_instance/SSD_instance/s_cnt_out_reg[10]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  MPG_instance/s_cnt_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    MPG_instance/s_cnt_out_reg[8]_i_1_n_5
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    MPG_instance/CLK
    SLICE_X5Y29          FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    MPG_instance/s_cnt_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.964%)  route 1.180ns (67.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.146    MPG_instance/CLK
    SLICE_X1Y29          FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.824     6.427    MPG_instance/Q[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  MPG_instance/enable/O
                         net (fo=25, routed)          0.355     6.906    clkdiv_instance/AR[0]
    SLICE_X0Y28          FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.848    clkdiv_instance/CLK
    SLICE_X0Y28          FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.682    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.102%)  route 0.354ns (62.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    MPG_instance/CLK
    SLICE_X2Y29          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.226     1.859    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.904 f  MPG_instance/enable/O
                         net (fo=25, routed)          0.128     2.032    clkdiv_instance/AR[0]
    SLICE_X0Y28          FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    clkdiv_instance/CLK
    SLICE_X0Y28          FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y28          FDCE (Remov_fdce_C_CLR)     -0.092     1.390    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.642    





