# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/usb/sunplus,usb3phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Sunplus USB3 Super-Speed (SS) PHY

maintainers:
  - ChingChou Huang <chingchou.huang@sunplus.com>
  
description: |
  This describes the devicetree bindings for PHY interfaces built into
  USB3 controller implemented on Sunplus SP7350 SoCs.
 
properties:
  compatible:
    const: sunplus,usb3-phy
   
  reg:
    maxItems: 3

  interrupts:
    description: |
      Contains number and type of interrupt. Number should be 191.
      Type should be high-level trigger
    maxItems: 1
    
  clocks:
    description: |
      Clock controller selector for usb3 phy.
    maxItems: 2

  clock-names:
    maxItems: 2

  resets:
    description: |
      Reset controller selector for usb3 phy.
    maxItems: 1

  reset-names:
    maxItems: 1

  "#phy-cells":
    const: 0
    
required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - resets
  - reset-names
  - "#phy-cells"
  
additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/sp-sp7350.h>
    #include <dt-bindings/reset/sp-sp7350.h>
    u3phy0: uphy@f80bd000 {
        compatible = "sunplus,usb3-phy";
        reg = <0xf80bd000 0x80>, <0xf80a1430 0x80>, <0xf80ad700 0x80>;
        interrupt-parent = <&gic>;
        interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clkc U3PHY0>, <&clkc USB30C0>;
        clock-names = "clkc_u3phy", "clkc_u3";
        resets = <&rstc RST_U3PHY0>;
        reset-names = "rstc_u3phy";
        #phy-cells = <0>;
    };
...
