<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetRegisterInfo.h source code [llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::BitMaskClassIterator,llvm::RegClassWeight,llvm::SuperRegClassIterator,llvm::TargetRegisterClass,llvm::TargetRegisterInfo,llvm::TargetRegisterInfoDesc,llvm::VirtReg2IndexFunctor "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='TargetRegisterInfo.h.html'>TargetRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- CodeGen/TargetRegisterInfo.h - Target Register Information -*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file describes an abstract interface used to get information about a</i></td></tr>
<tr><th id="10">10</th><td><i>// target machines register file.  This information is used for a variety of</i></td></tr>
<tr><th id="11">11</th><td><i>// purposed, especially register allocation.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_TARGETREGISTERINFO_H">LLVM_CODEGEN_TARGETREGISTERINFO_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_TARGETREGISTERINFO_H" data-ref="_M/LLVM_CODEGEN_TARGETREGISTERINFO_H">LLVM_CODEGEN_TARGETREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../Support/Printable.h.html">"llvm/Support/Printable.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/functional.html">&lt;functional&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" id="llvm::BitVector">BitVector</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type" id="llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</dfn>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type" id="llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</dfn>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" id="llvm::VirtRegMap">VirtRegMap</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <dfn class="type" id="llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="type def" id="llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</dfn> {</td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator">iterator</dfn> = <em>const</em> <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *;</td></tr>
<tr><th id="47">47</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetRegisterClass::const_iterator" title='llvm::TargetRegisterClass::const_iterator' data-type='const MCPhysReg *' data-ref="llvm::TargetRegisterClass::const_iterator">const_iterator</dfn> = <em>const</em> <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *;</td></tr>
<tr><th id="48">48</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator">sc_iterator</dfn> = <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <em>const</em> *;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i>// Instance variables filled by tablegen, do not use!</i></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="decl" id="llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="llvm::TargetRegisterClass::SubClassMask" title='llvm::TargetRegisterClass::SubClassMask' data-ref="llvm::TargetRegisterClass::SubClassMask">SubClassMask</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl" id="llvm::TargetRegisterClass::SuperRegIndices" title='llvm::TargetRegisterClass::SuperRegIndices' data-ref="llvm::TargetRegisterClass::SuperRegIndices">SuperRegIndices</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <i class="doc">/// Classes with a higher priority value are assigned first by register</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  /// allocators using a greedy heuristic. The value is in the range [0,63].</i></td></tr>
<tr><th id="57">57</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::TargetRegisterClass::AllocationPriority" title='llvm::TargetRegisterClass::AllocationPriority' data-ref="llvm::TargetRegisterClass::AllocationPriority">AllocationPriority</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <i class="doc">/// Whether the class supports two (or more) disjunct subregister indices.</i></td></tr>
<tr><th id="59">59</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::TargetRegisterClass::HasDisjunctSubRegs" title='llvm::TargetRegisterClass::HasDisjunctSubRegs' data-ref="llvm::TargetRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</dfn>;</td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// Whether a combination of subregisters can cover every register in the</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  /// class. See also the CoveredBySubRegs description in Target.td.</i></td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::TargetRegisterClass::CoveredBySubRegs" title='llvm::TargetRegisterClass::CoveredBySubRegs' data-ref="llvm::TargetRegisterClass::CoveredBySubRegs">CoveredBySubRegs</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <a class="typedef" href="#llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator">sc_iterator</a> <dfn class="decl" id="llvm::TargetRegisterClass::SuperClasses" title='llvm::TargetRegisterClass::SuperClasses' data-ref="llvm::TargetRegisterClass::SuperClasses">SuperClasses</dfn>;</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; (*<dfn class="decl" id="llvm::TargetRegisterClass::OrderFunc" title='llvm::TargetRegisterClass::OrderFunc' data-ref="llvm::TargetRegisterClass::OrderFunc">OrderFunc</dfn>)(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// Return the register class ID number.</i></td></tr>
<tr><th id="67">67</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5getIDEv" title='llvm::MCRegisterClass::getID' data-ref="_ZNK4llvm15MCRegisterClass5getIDEv">getID</a>(); }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// begin/end - Return all of the registers in this class.</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="71">71</th><td>  <a class="typedef" href="#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator">iterator</a>       <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5beginEv" title='llvm::MCRegisterClass::begin' data-ref="_ZNK4llvm15MCRegisterClass5beginEv">begin</a>(); }</td></tr>
<tr><th id="72">72</th><td>  <a class="typedef" href="#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator">iterator</a>         <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass3endEv" title='llvm::MCRegisterClass::end' data-ref="_ZNK4llvm15MCRegisterClass3endEv">end</a>(); }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i class="doc">/// Return the number of registers in this class.</i></td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass10getNumRegsEv" title='llvm::MCRegisterClass::getNumRegs' data-ref="_ZNK4llvm15MCRegisterClass10getNumRegsEv">getNumRegs</a>(); }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedshort}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned short&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedshort}::const_iterator">const_iterator</a>&gt;</td></tr>
<tr><th id="78">78</th><td>  <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass12getRegistersEv" title='llvm::TargetRegisterClass::getRegisters' data-ref="_ZNK4llvm19TargetRegisterClass12getRegistersEv">getRegisters</dfn>() <em>const</em> {</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5beginEv" title='llvm::MCRegisterClass::begin' data-ref="_ZNK4llvm15MCRegisterClass5beginEv">begin</a>(), <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass3endEv" title='llvm::MCRegisterClass::end' data-ref="_ZNK4llvm15MCRegisterClass3endEv">end</a>());</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Return the specified register in the class.</i></td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26i" title='i' data-type='unsigned int' data-ref="26i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass11getRegisterEj" title='llvm::MCRegisterClass::getRegister' data-ref="_ZNK4llvm15MCRegisterClass11getRegisterEj">getRegister</a>(<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i class="doc">/// Return true if the specified register is included in this register class.</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// This does not include virtual registers.</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// Return true if both registers are in this class.</i></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass8containsEjj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEjj">contains</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="28Reg1" title='Reg1' data-type='unsigned int' data-ref="28Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29Reg2" title='Reg2' data-type='unsigned int' data-ref="29Reg2">Reg2</dfn>) <em>const</em> {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEjj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEjj">contains</a>(<a class="local col8 ref" href="#28Reg1" title='Reg1' data-ref="28Reg1">Reg1</a>, <a class="local col9 ref" href="#29Reg2" title='Reg2' data-ref="29Reg2">Reg2</a>);</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// Return the cost of copying a value between two registers in this class.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// A negative number means the register class is very expensive</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// to copy e.g. status flag register classes.</i></td></tr>
<tr><th id="101">101</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass11getCopyCostEv" title='llvm::TargetRegisterClass::getCopyCost' data-ref="_ZNK4llvm19TargetRegisterClass11getCopyCostEv">getCopyCost</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass11getCopyCostEv" title='llvm::MCRegisterClass::getCopyCost' data-ref="_ZNK4llvm15MCRegisterClass11getCopyCostEv">getCopyCost</a>(); }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// Return true if this register class may be used to create virtual</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// registers.</i></td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass13isAllocatableEv" title='llvm::MCRegisterClass::isAllocatable' data-ref="_ZNK4llvm15MCRegisterClass13isAllocatableEv">isAllocatable</a>(); }</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc">/// Return true if the specified TargetRegisterClass</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// is a proper sub-class of this TargetRegisterClass.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_" title='llvm::TargetRegisterClass::hasSubClass' data-ref="_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_">hasSubClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a> != <b>this</b> &amp;&amp; <a class="member" href="#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>);</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// Returns true if RC is a sub-class of or equal to this class.</i></td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="31RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="31RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="115">115</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="32ID" title='ID' data-type='unsigned int' data-ref="32ID">ID</dfn> = <a class="local col1 ref" href="#31RC" title='RC' data-ref="31RC">RC</a>-&gt;<a class="member" href="#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> (<a class="member" href="#llvm::TargetRegisterClass::SubClassMask" title='llvm::TargetRegisterClass::SubClassMask' data-ref="llvm::TargetRegisterClass::SubClassMask">SubClassMask</a>[<a class="local col2 ref" href="#32ID" title='ID' data-ref="32ID">ID</a> / <var>32</var>] &gt;&gt; (<a class="local col2 ref" href="#32ID" title='ID' data-ref="32ID">ID</a> % <var>32</var>)) &amp; <var>1</var>;</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i class="doc">/// Return true if the specified TargetRegisterClass is a</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// proper super-class of this TargetRegisterClass.</i></td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass13hasSuperClassEPKS0_" title='llvm::TargetRegisterClass::hasSuperClass' data-ref="_ZNK4llvm19TargetRegisterClass13hasSuperClassEPKS0_">hasSuperClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="33RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="33RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <a class="local col3 ref" href="#33RC" title='RC' data-ref="33RC">RC</a>-&gt;<a class="member" href="#_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_" title='llvm::TargetRegisterClass::hasSubClass' data-ref="_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(<b>this</b>);</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Returns true if RC is a super-class of or equal to this class.</i></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="34RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="34RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a>-&gt;<a class="member" href="#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<b>this</b>);</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Returns a bit vector of subclasses, including this one.</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// The vector is indexed by class IDs.</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// To use it, consider the returned array as a chunk of memory that</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// contains an array of bits of size NumRegClasses. Each 32-bit chunk</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// contains a bitset of the ID of the subclasses in big-endian style.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"></i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// I.e., the representation of the memory from left to right at the</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// bit level looks like:</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// [31 30 ... 1 0] [ 63 62 ... 33 32] ...</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  ///                     [ XXX NumRegClasses NumRegClasses - 1 ... ]</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// Where the number represents the class ID and XXX bits that</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// should be ignored.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// See the implementation of hasSubClassEq for an example of how it</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// can be used.</i></td></tr>
<tr><th id="146">146</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::SubClassMask" title='llvm::TargetRegisterClass::SubClassMask' data-ref="llvm::TargetRegisterClass::SubClassMask">SubClassMask</a>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i class="doc">/// Returns a 0-terminated list of sub-register indices that project some</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// super-register class into this register class. The list has an entry for</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// each Idx such that:</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  ///   There exists SuperRC where:</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  ///     For all Reg in SuperRC:</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  ///       this-&gt;contains(Reg:Idx)</i></td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass18getSuperRegIndicesEv" title='llvm::TargetRegisterClass::getSuperRegIndices' data-ref="_ZNK4llvm19TargetRegisterClass18getSuperRegIndicesEv">getSuperRegIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::SuperRegIndices" title='llvm::TargetRegisterClass::SuperRegIndices' data-ref="llvm::TargetRegisterClass::SuperRegIndices">SuperRegIndices</a>;</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i class="doc">/// Returns a NULL-terminated list of super-classes.  The</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// classes are ordered by ID which is also a topological ordering from large</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// to small classes.  The list does NOT include the current class.</i></td></tr>
<tr><th id="164">164</th><td>  <a class="typedef" href="#llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator">sc_iterator</a> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::SuperClasses" title='llvm::TargetRegisterClass::SuperClasses' data-ref="llvm::TargetRegisterClass::SuperClasses">SuperClasses</a>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i class="doc">/// Return true if this TargetRegisterClass is a subset</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">  /// class of at least one other TargetRegisterClass.</i></td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass11isASubClassEv" title='llvm::TargetRegisterClass::isASubClass' data-ref="_ZNK4llvm19TargetRegisterClass11isASubClassEv">isASubClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::SuperClasses" title='llvm::TargetRegisterClass::SuperClasses' data-ref="llvm::TargetRegisterClass::SuperClasses">SuperClasses</a>[<var>0</var>] != <b>nullptr</b>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i class="doc">/// Returns the preferred order for allocating registers from this register</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// class in MF. The raw order comes directly from the .td file and may</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// include reserved registers that are not allocatable.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// Register allocators should also make sure to allocate</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// callee-saved registers only after all the volatiles are used. The</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// RegisterClassInfo class provides filtered allocation orders with</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// callee-saved registers moved to the end.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// The MachineFunction argument can be used to tune the allocatable</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// registers based on the characteristics of the function, subtarget, or</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// other criteria.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// By default, this method returns all registers in the class.</i></td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE" title='llvm::TargetRegisterClass::getRawAllocationOrder' data-ref="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE">getRawAllocationOrder</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterClass::OrderFunc" title='llvm::TargetRegisterClass::OrderFunc' data-ref="llvm::TargetRegisterClass::OrderFunc">OrderFunc</a> ? <a class="member" href="#llvm::TargetRegisterClass::OrderFunc" title='llvm::TargetRegisterClass::OrderFunc' data-ref="llvm::TargetRegisterClass::OrderFunc">OrderFunc</a>(<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>) : <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="member" href="#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(), <a class="member" href="#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="189">189</th><td>  }</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i class="doc">/// Returns the combination of all lane masks of register in this class.</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">  /// The lane masks of the registers are the combination of all lane masks</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  /// of their subregisters. Returns 1 if there are no subregisters.</i></td></tr>
<tr><th id="194">194</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv" title='llvm::TargetRegisterClass::getLaneMask' data-ref="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv">getLaneMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i class="doc">/// Extra information, not in MCRegisterDesc, about registers.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">/// These are used by codegen, not by MC.</i></td></tr>
<tr><th id="201">201</th><td><b>struct</b> <dfn class="type def" id="llvm::TargetRegisterInfoDesc" title='llvm::TargetRegisterInfoDesc' data-ref="llvm::TargetRegisterInfoDesc">TargetRegisterInfoDesc</dfn> {</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetRegisterInfoDesc::CostPerUse" title='llvm::TargetRegisterInfoDesc::CostPerUse' data-ref="llvm::TargetRegisterInfoDesc::CostPerUse">CostPerUse</dfn>;          <i>// Extra cost of instructions using register.</i></td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetRegisterInfoDesc::inAllocatableClass" title='llvm::TargetRegisterInfoDesc::inAllocatableClass' data-ref="llvm::TargetRegisterInfoDesc::inAllocatableClass">inAllocatableClass</dfn>;      <i>// Register belongs to an allocatable regclass.</i></td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i class="doc">/// Each TargetRegisterClass has a per register weight, and weight</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">/// limit which must be less than the limits of its pressure sets.</i></td></tr>
<tr><th id="208">208</th><td><b>struct</b> <dfn class="type def" id="llvm::RegClassWeight" title='llvm::RegClassWeight' data-ref="llvm::RegClassWeight">RegClassWeight</dfn> {</td></tr>
<tr><th id="209">209</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</dfn>;</td></tr>
<tr><th id="210">210</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegClassWeight::WeightLimit" title='llvm::RegClassWeight::WeightLimit' data-ref="llvm::RegClassWeight::WeightLimit">WeightLimit</dfn>;</td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i class="doc">/// TargetRegisterInfo base class - We assume that the target defines a static</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">/// array of TargetRegisterDesc objects that represent all of the machine</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">/// registers that the target has.  As such, we simply have to track a pointer</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">/// to this array so that we can turn register number into a register</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">/// descriptor.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">///</i></td></tr>
<tr><th id="219">219</th><td><b>class</b> <dfn class="type def" id="llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</dfn> : <b>public</b> <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> {</td></tr>
<tr><th id="220">220</th><td><b>public</b>:</td></tr>
<tr><th id="221">221</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</dfn> = <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> * <em>const</em> *;</td></tr>
<tr><th id="222">222</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetRegisterInfo::vt_iterator" title='llvm::TargetRegisterInfo::vt_iterator' data-type='const MVT::SimpleValueType *' data-ref="llvm::TargetRegisterInfo::vt_iterator">vt_iterator</dfn> = <em>const</em> <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> *;</td></tr>
<tr><th id="223">223</th><td>  <b>struct</b> <dfn class="type def" id="llvm::TargetRegisterInfo::RegClassInfo" title='llvm::TargetRegisterInfo::RegClassInfo' data-ref="llvm::TargetRegisterInfo::RegClassInfo">RegClassInfo</dfn> {</td></tr>
<tr><th id="224">224</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassInfo::RegSize" title='llvm::TargetRegisterInfo::RegClassInfo::RegSize' data-ref="llvm::TargetRegisterInfo::RegClassInfo::RegSize">RegSize</dfn>, <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassInfo::SpillSize" title='llvm::TargetRegisterInfo::RegClassInfo::SpillSize' data-ref="llvm::TargetRegisterInfo::RegClassInfo::SpillSize">SpillSize</dfn>, <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment" title='llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment' data-ref="llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment">SpillAlignment</dfn>;</td></tr>
<tr><th id="225">225</th><td>    <a class="typedef" href="#llvm::TargetRegisterInfo::vt_iterator" title='llvm::TargetRegisterInfo::vt_iterator' data-type='const MVT::SimpleValueType *' data-ref="llvm::TargetRegisterInfo::vt_iterator">vt_iterator</a> <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassInfo::VTList" title='llvm::TargetRegisterInfo::RegClassInfo::VTList' data-ref="llvm::TargetRegisterInfo::RegClassInfo::VTList">VTList</dfn>;</td></tr>
<tr><th id="226">226</th><td>  };</td></tr>
<tr><th id="227">227</th><td><b>private</b>:</td></tr>
<tr><th id="228">228</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterInfoDesc" title='llvm::TargetRegisterInfoDesc' data-ref="llvm::TargetRegisterInfoDesc">TargetRegisterInfoDesc</a> *<dfn class="decl" id="llvm::TargetRegisterInfo::InfoDesc" title='llvm::TargetRegisterInfo::InfoDesc' data-ref="llvm::TargetRegisterInfo::InfoDesc">InfoDesc</dfn>;     <i>// Extra desc array for codegen</i></td></tr>
<tr><th id="229">229</th><td>  <em>const</em> <em>char</em> *<em>const</em> *<dfn class="decl" id="llvm::TargetRegisterInfo::SubRegIndexNames" title='llvm::TargetRegisterInfo::SubRegIndexNames' data-ref="llvm::TargetRegisterInfo::SubRegIndexNames">SubRegIndexNames</dfn>;        <i>// Names of subreg indexes.</i></td></tr>
<tr><th id="230">230</th><td>  <i>// Pointer to array of lane masks, one per sub-reg index.</i></td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="decl" id="llvm::TargetRegisterInfo::SubRegIndexLaneMasks" title='llvm::TargetRegisterInfo::SubRegIndexLaneMasks' data-ref="llvm::TargetRegisterInfo::SubRegIndexLaneMasks">SubRegIndexLaneMasks</dfn>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassBegin" title='llvm::TargetRegisterInfo::RegClassBegin' data-ref="llvm::TargetRegisterInfo::RegClassBegin">RegClassBegin</dfn>, <dfn class="decl" id="llvm::TargetRegisterInfo::RegClassEnd" title='llvm::TargetRegisterInfo::RegClassEnd' data-ref="llvm::TargetRegisterInfo::RegClassEnd">RegClassEnd</dfn>;   <i>// List of regclasses</i></td></tr>
<tr><th id="234">234</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::TargetRegisterInfo::CoveringLanes" title='llvm::TargetRegisterInfo::CoveringLanes' data-ref="llvm::TargetRegisterInfo::CoveringLanes">CoveringLanes</dfn>;</td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo::RegClassInfo" title='llvm::TargetRegisterInfo::RegClassInfo' data-ref="llvm::TargetRegisterInfo::RegClassInfo">RegClassInfo</a> *<em>const</em> <dfn class="decl" id="llvm::TargetRegisterInfo::RCInfos" title='llvm::TargetRegisterInfo::RCInfos' data-ref="llvm::TargetRegisterInfo::RCInfos">RCInfos</dfn>;</td></tr>
<tr><th id="236">236</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetRegisterInfo::HwMode" title='llvm::TargetRegisterInfo::HwMode' data-ref="llvm::TargetRegisterInfo::HwMode">HwMode</dfn>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><b>protected</b>:</td></tr>
<tr><th id="239">239</th><td>  <dfn class="decl" id="_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj" title='llvm::TargetRegisterInfo::TargetRegisterInfo' data-ref="_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj">TargetRegisterInfo</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterInfoDesc" title='llvm::TargetRegisterInfoDesc' data-ref="llvm::TargetRegisterInfoDesc">TargetRegisterInfoDesc</a> *<dfn class="local col6 decl" id="36ID" title='ID' data-type='const llvm::TargetRegisterInfoDesc *' data-ref="36ID">ID</dfn>,</td></tr>
<tr><th id="240">240</th><td>                     <a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="local col7 decl" id="37RCB" title='RCB' data-type='regclass_iterator' data-ref="37RCB">RCB</dfn>,</td></tr>
<tr><th id="241">241</th><td>                     <a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="local col8 decl" id="38RCE" title='RCE' data-type='regclass_iterator' data-ref="38RCE">RCE</dfn>,</td></tr>
<tr><th id="242">242</th><td>                     <em>const</em> <em>char</em> *<em>const</em> *<dfn class="local col9 decl" id="39SRINames" title='SRINames' data-type='const char *const *' data-ref="39SRINames">SRINames</dfn>,</td></tr>
<tr><th id="243">243</th><td>                     <em>const</em> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="local col0 decl" id="40SRILaneMasks" title='SRILaneMasks' data-type='const llvm::LaneBitmask *' data-ref="40SRILaneMasks">SRILaneMasks</dfn>,</td></tr>
<tr><th id="244">244</th><td>                     <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="41CoveringLanes" title='CoveringLanes' data-type='llvm::LaneBitmask' data-ref="41CoveringLanes">CoveringLanes</dfn>,</td></tr>
<tr><th id="245">245</th><td>                     <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo::RegClassInfo" title='llvm::TargetRegisterInfo::RegClassInfo' data-ref="llvm::TargetRegisterInfo::RegClassInfo">RegClassInfo</a> *<em>const</em> <dfn class="local col2 decl" id="42RCIs" title='RCIs' data-type='const llvm::TargetRegisterInfo::RegClassInfo *const' data-ref="42RCIs">RCIs</dfn>,</td></tr>
<tr><th id="246">246</th><td>                     <em>unsigned</em> <dfn class="local col3 decl" id="43Mode" title='Mode' data-type='unsigned int' data-ref="43Mode">Mode</dfn> = <var>0</var>);</td></tr>
<tr><th id="247">247</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm18TargetRegisterInfoD1Ev" title='llvm::TargetRegisterInfo::~TargetRegisterInfo' data-ref="_ZN4llvm18TargetRegisterInfoD1Ev">~TargetRegisterInfo</dfn>();</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>public</b>:</td></tr>
<tr><th id="250">250</th><td>  <i>// Register numbers can represent physical registers, virtual registers, and</i></td></tr>
<tr><th id="251">251</th><td><i>  // sometimes stack slots. The unsigned values are divided into these ranges:</i></td></tr>
<tr><th id="252">252</th><td><i>  //</i></td></tr>
<tr><th id="253">253</th><td><i>  //   0           Not a register, can be used as a sentinel.</i></td></tr>
<tr><th id="254">254</th><td><i>  //   [1;2^30)    Physical registers assigned by TableGen.</i></td></tr>
<tr><th id="255">255</th><td><i>  //   [2^30;2^31) Stack slots. (Rarely used.)</i></td></tr>
<tr><th id="256">256</th><td><i>  //   [2^31;2^32) Virtual registers assigned by MachineRegisterInfo.</i></td></tr>
<tr><th id="257">257</th><td><i>  //</i></td></tr>
<tr><th id="258">258</th><td><i>  // Further sentinels can be allocated from the small negative integers.</i></td></tr>
<tr><th id="259">259</th><td><i>  // DenseMapInfo&lt;unsigned&gt; uses -1u and -2u.</i></td></tr>
<tr><th id="260">260</th><td><i></i></td></tr>
<tr><th id="261">261</th><td><i>  /// isStackSlot - Sometimes it is useful the be able to store a non-negative</i></td></tr>
<tr><th id="262">262</th><td><i>  /// frame index in a variable that normally holds a register. isStackSlot()</i></td></tr>
<tr><th id="263">263</th><td><i>  /// returns true if Reg is in the range used for stack slots.</i></td></tr>
<tr><th id="264">264</th><td><i>  ///</i></td></tr>
<tr><th id="265">265</th><td><i>  /// Note that isVirtualRegister() and isPhysicalRegister() cannot handle stack</i></td></tr>
<tr><th id="266">266</th><td><i>  /// slots, so if a variable may contains a stack slot, always check</i></td></tr>
<tr><th id="267">267</th><td><i>  /// isStackSlot() first.</i></td></tr>
<tr><th id="268">268</th><td><i>  ///</i></td></tr>
<tr><th id="269">269</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg">Reg</dfn>) {</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <em>int</em>(<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>) &gt;= (<var>1</var> &lt;&lt; <var>30</var>);</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// Compute the frame index from a register value representing a stack slot.</i></td></tr>
<tr><th id="274">274</th><td>  <em>static</em> <em>int</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj" title='llvm::TargetRegisterInfo::stackSlot2Index' data-ref="_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj">stackSlot2Index</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn>) {</td></tr>
<tr><th id="275">275</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isStackSlot(Reg) &amp;&amp; &quot;Not a stack slot&quot;) ? void (0) : __assert_fail (&quot;isStackSlot(Reg) &amp;&amp; \&quot;Not a stack slot\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>) &amp;&amp; <q>"Not a stack slot"</q>);</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <em>int</em>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a> - (<var>1u</var> &lt;&lt; <var>30</var>));</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// Convert a non-negative frame index to a stack slot register value.</i></td></tr>
<tr><th id="280">280</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo15index2StackSlotEi" title='llvm::TargetRegisterInfo::index2StackSlot' data-ref="_ZN4llvm18TargetRegisterInfo15index2StackSlotEi">index2StackSlot</dfn>(<em>int</em> <dfn class="local col6 decl" id="46FI" title='FI' data-type='int' data-ref="46FI">FI</dfn>) {</td></tr>
<tr><th id="281">281</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FI &gt;= 0 &amp;&amp; &quot;Cannot hold a negative frame index.&quot;) ? void (0) : __assert_fail (&quot;FI &gt;= 0 &amp;&amp; \&quot;Cannot hold a negative frame index.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#46FI" title='FI' data-ref="46FI">FI</a> &gt;= <var>0</var> &amp;&amp; <q>"Cannot hold a negative frame index."</q>);</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="local col6 ref" href="#46FI" title='FI' data-ref="46FI">FI</a> + (<var>1u</var> &lt;&lt; <var>30</var>);</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc">/// Return true if the specified register number is in</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// the physical register namespace.</i></td></tr>
<tr><th id="287">287</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="47Reg" title='Reg' data-type='unsigned int' data-ref="47Reg">Reg</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isStackSlot(Reg) &amp;&amp; &quot;Not a register! Check isStackSlot() first.&quot;) ? void (0) : __assert_fail (&quot;!isStackSlot(Reg) &amp;&amp; \&quot;Not a register! Check isStackSlot() first.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>) &amp;&amp; <q>"Not a register! Check isStackSlot() first."</q>);</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <em>int</em>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>) &gt; <var>0</var>;</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// Return true if the specified register number is in</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// the virtual register namespace.</i></td></tr>
<tr><th id="294">294</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn>) {</td></tr>
<tr><th id="295">295</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isStackSlot(Reg) &amp;&amp; &quot;Not a register! Check isStackSlot() first.&quot;) ? void (0) : __assert_fail (&quot;!isStackSlot(Reg) &amp;&amp; \&quot;Not a register! Check isStackSlot() first.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 295, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>) &amp;&amp; <q>"Not a register! Check isStackSlot() first."</q>);</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <em>int</em>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>) &lt; <var>0</var>;</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i class="doc">/// Convert a virtual register number to a 0-based index.</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// The first virtual register in a function will get the index 0.</i></td></tr>
<tr><th id="301">301</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Reg" title='Reg' data-type='unsigned int' data-ref="49Reg">Reg</dfn>) {</td></tr>
<tr><th id="302">302</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isVirtualRegister(Reg) &amp;&amp; &quot;Not a virtual register&quot;) ? void (0) : __assert_fail (&quot;isVirtualRegister(Reg) &amp;&amp; \&quot;Not a virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 302, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg">Reg</a>) &amp;&amp; <q>"Not a virtual register"</q>);</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg">Reg</a> &amp; ~(<var>1u</var> &lt;&lt; <var>31</var>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc">/// Convert a 0-based index to a virtual register number.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// This is the inverse operation of VirtReg2IndexFunctor below.</i></td></tr>
<tr><th id="308">308</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Index" title='Index' data-type='unsigned int' data-ref="50Index">Index</dfn>) {</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <a class="local col0 ref" href="#50Index" title='Index' data-ref="50Index">Index</a> | (<var>1u</var> &lt;&lt; <var>31</var>);</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i class="doc">/// Return the size in bits of a register from class RC.</i></td></tr>
<tr><th id="313">313</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="51RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="51RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassInfo' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE">getRegClassInfo</a>(<a class="local col1 ref" href="#51RC" title='RC' data-ref="51RC">RC</a>).<a class="ref" href="#llvm::TargetRegisterInfo::RegClassInfo::RegSize" title='llvm::TargetRegisterInfo::RegClassInfo::RegSize' data-ref="llvm::TargetRegisterInfo::RegClassInfo::RegSize">RegSize</a>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i class="doc">/// Return the size in bytes of the stack slot allocated to hold a spilled</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">  /// copy of a register from class RC.</i></td></tr>
<tr><th id="319">319</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="52RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="52RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassInfo' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE">getRegClassInfo</a>(<a class="local col2 ref" href="#52RC" title='RC' data-ref="52RC">RC</a>).<a class="ref" href="#llvm::TargetRegisterInfo::RegClassInfo::SpillSize" title='llvm::TargetRegisterInfo::RegClassInfo::SpillSize' data-ref="llvm::TargetRegisterInfo::RegClassInfo::SpillSize">SpillSize</a> / <var>8</var>;</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// Return the minimum required alignment in bytes for a spill slot for</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  /// a register of this class.</i></td></tr>
<tr><th id="325">325</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="53RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="53RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassInfo' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE">getRegClassInfo</a>(<a class="local col3 ref" href="#53RC" title='RC' data-ref="53RC">RC</a>).<a class="ref" href="#llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment" title='llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment' data-ref="llvm::TargetRegisterInfo::RegClassInfo::SpillAlignment">SpillAlignment</a> / <var>8</var>;</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// Return true if the given TargetRegisterClass has the ValueType T.</i></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="54RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="54RC">RC</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="55T" title='T' data-type='llvm::MVT' data-ref="55T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="331">331</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="56I" title='I' data-type='const llvm::MVT::SimpleValueType *' data-ref="56I">I</dfn> = <a class="member" href="#_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_begin' data-ref="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE">legalclasstypes_begin</a>(<a class="local col4 ref" href="#54RC" title='RC' data-ref="54RC">RC</a>); *<a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a> != <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>; ++<a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>)</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a><a class="ref" href="../Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE">(</a>*<a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>) <a class="ref" href="../Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="local col5 ref" href="#55T" title='T' data-ref="55T">T</a>)</td></tr>
<tr><th id="333">333</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <i class="doc">/// Loop over all of the value types that can be represented by values</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">  /// in the given register class.</i></td></tr>
<tr><th id="339">339</th><td>  <a class="typedef" href="#llvm::TargetRegisterInfo::vt_iterator" title='llvm::TargetRegisterInfo::vt_iterator' data-type='const MVT::SimpleValueType *' data-ref="llvm::TargetRegisterInfo::vt_iterator">vt_iterator</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_begin' data-ref="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE">legalclasstypes_begin</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="57RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="57RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassInfo' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE">getRegClassInfo</a>(<a class="local col7 ref" href="#57RC" title='RC' data-ref="57RC">RC</a>).<a class="ref" href="#llvm::TargetRegisterInfo::RegClassInfo::VTList" title='llvm::TargetRegisterInfo::RegClassInfo::VTList' data-ref="llvm::TargetRegisterInfo::RegClassInfo::VTList">VTList</a>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <a class="typedef" href="#llvm::TargetRegisterInfo::vt_iterator" title='llvm::TargetRegisterInfo::vt_iterator' data-type='const MVT::SimpleValueType *' data-ref="llvm::TargetRegisterInfo::vt_iterator">vt_iterator</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo19legalclasstypes_endERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_end' data-ref="_ZNK4llvm18TargetRegisterInfo19legalclasstypes_endERKNS_19TargetRegisterClassE">legalclasstypes_end</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="58RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="58RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>    <a class="typedef" href="#llvm::TargetRegisterInfo::vt_iterator" title='llvm::TargetRegisterInfo::vt_iterator' data-type='const MVT::SimpleValueType *' data-ref="llvm::TargetRegisterInfo::vt_iterator">vt_iterator</a> <dfn class="local col9 decl" id="59I" title='I' data-type='vt_iterator' data-ref="59I">I</dfn> = <a class="member" href="#_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_begin' data-ref="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE">legalclasstypes_begin</a>(<a class="local col8 ref" href="#58RC" title='RC' data-ref="58RC">RC</a>);</td></tr>
<tr><th id="345">345</th><td>    <b>while</b> (*<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> != <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="346">346</th><td>      ++<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>;</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>;</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i class="doc">/// Returns the Register Class of a physical register of the given type,</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">  /// picking the most sub register class of the right type that contains this</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">  /// physreg.</i></td></tr>
<tr><th id="353">353</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="354">354</th><td>    <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60Reg" title='Reg' data-type='unsigned int' data-ref="60Reg">Reg</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="61VT" title='VT' data-type='llvm::MVT' data-ref="61VT">VT</dfn> = <a class="ref fake" href="../Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) <em>const</em>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// Return the maximal subclass of the given register class that is</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// allocatable or NULL.</i></td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="359">359</th><td>    <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="62RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// Returns a bitset indexed by register number indicating if a register is</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// allocatable or not. If a register class is specified, returns the subset</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// for the class.</i></td></tr>
<tr><th id="364">364</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="63MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="63MF">MF</dfn>,</td></tr>
<tr><th id="365">365</th><td>                              <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="64RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="64RC">RC</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i class="doc">/// Return the additional cost of using this register instead</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  /// of other registers in its class.</i></td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65RegNo" title='RegNo' data-type='unsigned int' data-ref="65RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::InfoDesc" title='llvm::TargetRegisterInfo::InfoDesc' data-ref="llvm::TargetRegisterInfo::InfoDesc">InfoDesc</a>[<a class="local col5 ref" href="#65RegNo" title='RegNo' data-ref="65RegNo">RegNo</a>].<a class="ref" href="#llvm::TargetRegisterInfoDesc::CostPerUse" title='llvm::TargetRegisterInfoDesc::CostPerUse' data-ref="llvm::TargetRegisterInfoDesc::CostPerUse">CostPerUse</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// Return true if the register is in the allocation of any register class.</i></td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj" title='llvm::TargetRegisterInfo::isInAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj">isInAllocatableClass</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="66RegNo" title='RegNo' data-type='unsigned int' data-ref="66RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::InfoDesc" title='llvm::TargetRegisterInfo::InfoDesc' data-ref="llvm::TargetRegisterInfo::InfoDesc">InfoDesc</a>[<a class="local col6 ref" href="#66RegNo" title='RegNo' data-ref="66RegNo">RegNo</a>].<a class="ref" href="#llvm::TargetRegisterInfoDesc::inAllocatableClass" title='llvm::TargetRegisterInfoDesc::inAllocatableClass' data-ref="llvm::TargetRegisterInfoDesc::inAllocatableClass">inAllocatableClass</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i class="doc">/// Return the human-readable symbolic target-specific</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// name for the specified SubRegIndex.</i></td></tr>
<tr><th id="380">380</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj" title='llvm::TargetRegisterInfo::getSubRegIndexName' data-ref="_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj">getSubRegIndexName</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67SubIdx" title='SubIdx' data-type='unsigned int' data-ref="67SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubIdx &amp;&amp; SubIdx &lt; getNumSubRegIndices() &amp;&amp; &quot;This is not a subregister index&quot;) ? void (0) : __assert_fail (&quot;SubIdx &amp;&amp; SubIdx &lt; getNumSubRegIndices() &amp;&amp; \&quot;This is not a subregister index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 382, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#67SubIdx" title='SubIdx' data-ref="67SubIdx">SubIdx</a> &amp;&amp; <a class="local col7 ref" href="#67SubIdx" title='SubIdx' data-ref="67SubIdx">SubIdx</a> &lt; <a class="member" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" title='llvm::MCRegisterInfo::getNumSubRegIndices' data-ref="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv">getNumSubRegIndices</a>() &amp;&amp;</td></tr>
<tr><th id="382">382</th><td>           <q>"This is not a subregister index"</q>);</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::SubRegIndexNames" title='llvm::TargetRegisterInfo::SubRegIndexNames' data-ref="llvm::TargetRegisterInfo::SubRegIndexNames">SubRegIndexNames</a>[<a class="local col7 ref" href="#67SubIdx" title='SubIdx' data-ref="67SubIdx">SubIdx</a>-<var>1</var>];</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// Return a bitmask representing the parts of a register that are covered by</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">  /// SubIdx <span class="command">\see</span> LaneBitmask.</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">  /// SubIdx == 0 is allowed, it has the lane mask ~0u.</i></td></tr>
<tr><th id="390">390</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68SubIdx" title='SubIdx' data-type='unsigned int' data-ref="68SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="391">391</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubIdx &lt; getNumSubRegIndices() &amp;&amp; &quot;This is not a subregister index&quot;) ? void (0) : __assert_fail (&quot;SubIdx &lt; getNumSubRegIndices() &amp;&amp; \&quot;This is not a subregister index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 391, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68SubIdx" title='SubIdx' data-ref="68SubIdx">SubIdx</a> &lt; <a class="member" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" title='llvm::MCRegisterInfo::getNumSubRegIndices' data-ref="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv">getNumSubRegIndices</a>() &amp;&amp; <q>"This is not a subregister index"</q>);</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="#llvm::TargetRegisterInfo::SubRegIndexLaneMasks" title='llvm::TargetRegisterInfo::SubRegIndexLaneMasks' data-ref="llvm::TargetRegisterInfo::SubRegIndexLaneMasks">SubRegIndexLaneMasks</a>[<a class="local col8 ref" href="#68SubIdx" title='SubIdx' data-ref="68SubIdx">SubIdx</a>];</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i class="doc">/// The lane masks returned by getSubRegIndexLaneMask() above can only be</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// used to determine if sub-registers overlap - they can't be used to</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  /// determine if a set of sub-registers completely cover another</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// sub-register.</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// The X86 general purpose registers have two lanes corresponding to the</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">  /// sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  /// lane masks '3', but the sub_16bit sub-register doesn't fully cover the</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// sub_32bit sub-register.</i></td></tr>
<tr><th id="404">404</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  /// On the other hand, the ARM NEON lanes fully cover their registers: The</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes.</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// This is related to the CoveredBySubRegs property on register definitions.</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  /// This function returns a bit mask of lanes that completely cover their</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// sub-registers. More precisely, given:</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  ///   Covering = getCoveringLanes();</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  ///   MaskA = getSubRegIndexLaneMask(SubA);</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  ///   MaskB = getSubRegIndexLaneMask(SubB);</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// SubB.</i></td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo16getCoveringLanesEv" title='llvm::TargetRegisterInfo::getCoveringLanes' data-ref="_ZNK4llvm18TargetRegisterInfo16getCoveringLanesEv">getCoveringLanes</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="#llvm::TargetRegisterInfo::CoveringLanes" title='llvm::TargetRegisterInfo::CoveringLanes' data-ref="llvm::TargetRegisterInfo::CoveringLanes">CoveringLanes</a>; }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i class="doc">/// Returns true if the two registers are equal or alias each other.</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">  /// The registers may be virtual registers.</i></td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="69regA" title='regA' data-type='unsigned int' data-ref="69regA">regA</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70regB" title='regB' data-type='unsigned int' data-ref="70regB">regB</dfn>) <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col9 ref" href="#69regA" title='regA' data-ref="69regA">regA</a> == <a class="local col0 ref" href="#70regB" title='regB' data-ref="70regB">regB</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#69regA" title='regA' data-ref="69regA">regA</a>) || <a class="member" href="#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#70regB" title='regB' data-ref="70regB">regB</a>))</td></tr>
<tr><th id="425">425</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i>// Regunits are numerically ordered. Find a common unit.</i></td></tr>
<tr><th id="428">428</th><td>    <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col1 decl" id="71RUA" title='RUA' data-type='llvm::MCRegUnitIterator' data-ref="71RUA">RUA</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#69regA" title='regA' data-ref="69regA">regA</a>, <b>this</b>);</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col2 decl" id="72RUB" title='RUB' data-type='llvm::MCRegUnitIterator' data-ref="72RUB">RUB</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#70regB" title='regB' data-ref="70regB">regB</a>, <b>this</b>);</td></tr>
<tr><th id="430">430</th><td>    <b>do</b> {</td></tr>
<tr><th id="431">431</th><td>      <b>if</b> (<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#71RUA" title='RUA' data-ref="71RUA">RUA</a> == <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#72RUB" title='RUB' data-ref="72RUB">RUB</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="432">432</th><td>      <b>if</b> (<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#71RUA" title='RUA' data-ref="71RUA">RUA</a> &lt; <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#72RUB" title='RUB' data-ref="72RUB">RUB</a>) <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#71RUA" title='RUA' data-ref="71RUA">RUA</a>;</td></tr>
<tr><th id="433">433</th><td>      <b>else</b>             <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#72RUB" title='RUB' data-ref="72RUB">RUB</a>;</td></tr>
<tr><th id="434">434</th><td>    } <b>while</b> (<a class="local col1 ref" href="#71RUA" title='RUA' data-ref="71RUA">RUA</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>() &amp;&amp; <a class="local col2 ref" href="#72RUB" title='RUB' data-ref="72RUB">RUB</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>());</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i class="doc">/// Returns true if Reg contains RegUnit.</i></td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo10hasRegUnitEjj" title='llvm::TargetRegisterInfo::hasRegUnit' data-ref="_ZNK4llvm18TargetRegisterInfo10hasRegUnitEjj">hasRegUnit</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74RegUnit" title='RegUnit' data-type='unsigned int' data-ref="74RegUnit">RegUnit</dfn>) <em>const</em> {</td></tr>
<tr><th id="440">440</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="75Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="75Units">Units</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>, <b>this</b>); <a class="local col5 ref" href="#75Units" title='Units' data-ref="75Units">Units</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#75Units" title='Units' data-ref="75Units">Units</a>)</td></tr>
<tr><th id="441">441</th><td>      <b>if</b> (<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#75Units" title='Units' data-ref="75Units">Units</a> == <a class="local col4 ref" href="#74RegUnit" title='RegUnit' data-ref="74RegUnit">RegUnit</a>)</td></tr>
<tr><th id="442">442</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>  }</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i class="doc">/// Returns the original SrcReg unless it is the target of a copy-like</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">  /// operation, in which case we chain backwards through all such operations</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// to the ultimate source register.  If a physical register is encountered,</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// we stop the search.</i></td></tr>
<tr><th id="450">450</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE">lookThruCopyLike</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="76SrcReg" title='SrcReg' data-type='unsigned int' data-ref="76SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                    <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="77MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="77MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <i class="doc">/// Return a null-terminated list of all of the callee-saved registers on</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  /// this target. The register should be in the order of desired callee-save</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// stack frame offset. The first register is closest to the incoming stack</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// pointer if stack grows down, and vice versa.</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  /// Notice: This function does not take into account disabled CSRs.</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  ///         In most cases you will want to use instead the function</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">  ///         getCalleeSavedRegs that is implemented in MachineRegisterInfo.</i></td></tr>
<tr><th id="460">460</th><td>  <b>virtual</b> <em>const</em> <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>*</td></tr>
<tr><th id="461">461</th><td>  <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="78MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="78MF">MF</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i class="doc">/// Return a mask of call-preserved registers for the given calling convention</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// on the current function. The mask should include all call-preserved</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// aliases. This is used by the register allocator to determine which</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// registers can be live across a call.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// The mask is an array containing (TRI::getNumRegs()+31)/32 entries.</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// A set bit indicates that all bits of the corresponding register are</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// preserved across the function call.  The bit mask is expected to be</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// sub-register complete, i.e. if A is preserved, so are all its</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  /// sub-registers.</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// Bits are numbered from the LSB, so the bit for physical register Reg can</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// A NULL pointer means that no register mask will be used, and call</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  /// instructions should use implicit-def operands to indicate call clobbered</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  /// registers.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="481">481</th><td>  <b>virtual</b> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="79MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="79MF">MF</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                               <span class="namespace">CallingConv::</span><a class="typedef" href="../IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> {</td></tr>
<tr><th id="483">483</th><td>    <i>// The default mask clobbers everything.  All targets should override.</i></td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i class="doc">/// Return a register mask that clobbers everything.</i></td></tr>
<tr><th id="488">488</th><td>  <b>virtual</b> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo18getNoPreservedMaskEv" title='llvm::TargetRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="489">489</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;target does not provide no preserved mask&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 489)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"target does not provide no preserved mask"</q>);</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// Return true if all bits that are set in mask<span class="command"> \p</span> <span class="arg">mask0</span> are also set in</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">mask1.</span></i></td></tr>
<tr><th id="494">494</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo18regmaskSubsetEqualEPKjS2_" title='llvm::TargetRegisterInfo::regmaskSubsetEqual' data-ref="_ZNK4llvm18TargetRegisterInfo18regmaskSubsetEqualEPKjS2_">regmaskSubsetEqual</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col0 decl" id="80mask0" title='mask0' data-type='const uint32_t *' data-ref="80mask0">mask0</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="81mask1" title='mask1' data-type='const uint32_t *' data-ref="81mask1">mask1</dfn>) <em>const</em>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i class="doc">/// Return all the call-preserved register masks defined for this target.</i></td></tr>
<tr><th id="497">497</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *&gt; <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo11getRegMasksEv" title='llvm::TargetRegisterInfo::getRegMasks' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegMasksEv">getRegMasks</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="498">498</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <em>char</em> *&gt; <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo15getRegMaskNamesEv" title='llvm::TargetRegisterInfo::getRegMaskNames' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegMaskNamesEv">getRegMaskNames</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i class="doc">/// Returns a bitset indexed by physical register number indicating if a</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">  /// register is a special register that has particular uses and should be</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">  /// considered unavailable at all times, e.g. stack pointer, return address.</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">  /// A reserved register:</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">  /// - is not allocatable</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// - is considered always live</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">  /// - is ignored by liveness tracking</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">  /// It is often necessary to reserve the super registers of a reserved</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// register as well, to avoid them getting allocated indirectly. You may use</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">  /// markSuperRegs() and checkAllSuperRegsMarked() in this case.</i></td></tr>
<tr><th id="510">510</th><td>  <b>virtual</b> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="82MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="82MF">MF</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i class="doc">/// Returns false if we can't guarantee that Physreg, specified as an IR asm</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// clobber constraint, will be preserved across the statement.</i></td></tr>
<tr><th id="514">514</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm18TargetRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="83MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="83MF">MF</dfn>,</td></tr>
<tr><th id="515">515</th><td>                               <em>unsigned</em> <dfn class="local col4 decl" id="84PhysReg" title='PhysReg' data-type='unsigned int' data-ref="84PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i class="doc">/// Returns true if PhysReg is unallocatable and constant throughout the</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">  /// function.  Used by MachineRegisterInfo::isConstantPhysReg().</i></td></tr>
<tr><th id="521">521</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj" title='llvm::TargetRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85PhysReg" title='PhysReg' data-type='unsigned int' data-ref="85PhysReg">PhysReg</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i class="doc">/// Returns true if the register class is considered divergent.</i></td></tr>
<tr><th id="524">524</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::isDivergentRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE">isDivergentRegClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="86RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="86RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="526">526</th><td>  }</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i class="doc">/// Physical registers that may be modified within a function but are</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">  /// guaranteed to be restored before any uses. This is useful for targets that</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">  /// have call sequences where a GOT register may be updated by the caller</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">  /// prior to a call and is guaranteed to be restored (also by the caller)</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">  /// after the call.</i></td></tr>
<tr><th id="533">533</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87PhysReg" title='PhysReg' data-type='unsigned int' data-ref="87PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="534">534</th><td>                                        <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="88MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="88MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i class="doc">/// Prior to adding the live-out mask to a stackmap or patchpoint</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// instruction, provide the target the opportunity to adjust it (mainly to</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// remove pseudo-registers that should be ignored).</i></td></tr>
<tr><th id="541">541</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::TargetRegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm18TargetRegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="89Mask" title='Mask' data-type='uint32_t *' data-ref="89Mask">Mask</dfn>) <em>const</em> {}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i class="doc">/// Return a super-register of the specified register</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">  /// Reg so its sub-register of index SubIdx is Reg.</i></td></tr>
<tr><th id="545">545</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE">getMatchingSuperReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="90Reg" title='Reg' data-type='unsigned int' data-ref="90Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91SubIdx" title='SubIdx' data-type='unsigned int' data-ref="91SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="546">546</th><td>                               <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="92RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="92RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<a class="member" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE">getMatchingSuperReg</a>(<a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>, <a class="local col1 ref" href="#91SubIdx" title='SubIdx' data-ref="91SubIdx">SubIdx</a>, <a class="local col2 ref" href="#92RC" title='RC' data-ref="92RC">RC</a>-&gt;<a class="ref" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>);</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i class="doc">/// Return a subclass of the specified register</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">  /// class A so that each register in it has a sub-register of the</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  /// specified sub-register index which is in the specified register class B.</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// TableGen will synthesize missing A sub-classes.</i></td></tr>
<tr><th id="555">555</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="556">556</th><td>  <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="93A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="93A">A</dfn>,</td></tr>
<tr><th id="557">557</th><td>                           <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="94B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="94B">B</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95Idx" title='Idx' data-type='unsigned int' data-ref="95Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// For a copy-like instruction that defines a register of class DefRC with</i></td></tr>
<tr><th id="560">560</th><td><i>  // subreg index DefSubReg, reading from another source with class SrcRC and</i></td></tr>
<tr><th id="561">561</th><td><i>  // subregister SrcSubReg return true if this is a preferable copy</i></td></tr>
<tr><th id="562">562</th><td><i>  // instruction or an earlier use should be used.</i></td></tr>
<tr><th id="563">563</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::TargetRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="96DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="96DefRC">DefRC</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="97DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="97DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                    <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="98SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="98SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="99SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="99SrcSubReg">SrcSubReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i class="doc">/// Returns the largest legal sub-class of RC that</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">  /// supports the sub-register index Idx.</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">  /// If no such sub-class exists, return NULL.</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  /// If all registers in RC already have an Idx sub-register, return RC.</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// TableGen generates a version of this function that is good enough in most</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">  /// cases.  Targets can override if they have constraints that TableGen</i></td></tr>
<tr><th id="575">575</th><td><i class="doc">  /// doesn't understand.  For example, the x86 sub_8bit sub-register index is</i></td></tr>
<tr><th id="576">576</th><td><i class="doc">  /// supported by the full GR32 register class in 64-bit mode, but only by the</i></td></tr>
<tr><th id="577">577</th><td><i class="doc">  /// GR32_ABCD regiister class in 32-bit mode.</i></td></tr>
<tr><th id="578">578</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// TableGen will synthesize missing RC sub-classes.</i></td></tr>
<tr><th id="580">580</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="581">581</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="100RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="100RC">RC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="101Idx" title='Idx' data-type='unsigned int' data-ref="101Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="582">582</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx == 0 &amp;&amp; &quot;Target has no sub-registers&quot;) ? void (0) : __assert_fail (&quot;Idx == 0 &amp;&amp; \&quot;Target has no sub-registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 582, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#101Idx" title='Idx' data-ref="101Idx">Idx</a> == <var>0</var> &amp;&amp; <q>"Target has no sub-registers"</q>);</td></tr>
<tr><th id="583">583</th><td>    <b>return</b> <a class="local col0 ref" href="#100RC" title='RC' data-ref="100RC">RC</a>;</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i class="doc">/// Return the subregister index you get from composing</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">  /// two subregister indices.</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// The special null sub-register index composes as the identity.</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">  /// If R:a:b is the same register as R:c, then composeSubRegIndices(a, b)</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">  /// returns c. Note that composeSubRegIndices does not tell you about illegal</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  /// compositions. If R does not have a subreg a, or R:a does not have a subreg</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// b, composeSubRegIndices doesn't tell you.</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">  /// The ARM register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">  /// ssub_0:S0 - ssub_3:S3 subregs.</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// If you compose subreg indices dsub_1, ssub_0 you get ssub_2.</i></td></tr>
<tr><th id="599">599</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102a" title='a' data-type='unsigned int' data-ref="102a">a</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103b" title='b' data-type='unsigned int' data-ref="103b">b</dfn>) <em>const</em> {</td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (!<a class="local col2 ref" href="#102a" title='a' data-ref="102a">a</a>) <b>return</b> <a class="local col3 ref" href="#103b" title='b' data-ref="103b">b</a>;</td></tr>
<tr><th id="601">601</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103b" title='b' data-ref="103b">b</a>) <b>return</b> <a class="local col2 ref" href="#102a" title='a' data-ref="102a">a</a>;</td></tr>
<tr><th id="602">602</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm18TargetRegisterInfo24composeSubRegIndicesImplEjj" title='llvm::TargetRegisterInfo::composeSubRegIndicesImpl' data-ref="_ZNK4llvm18TargetRegisterInfo24composeSubRegIndicesImplEjj">composeSubRegIndicesImpl</a>(<a class="local col2 ref" href="#102a" title='a' data-ref="102a">a</a>, <a class="local col3 ref" href="#103b" title='b' data-ref="103b">b</a>);</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i class="doc">/// Transforms a LaneMask computed for one subregister to the lanemask that</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  /// would have been computed when composing the subsubregisters with IdxA</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// first. <span class="command">@sa</span> composeSubRegIndices()</i></td></tr>
<tr><th id="608">608</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="104IdxA" title='IdxA' data-type='unsigned int' data-ref="104IdxA">IdxA</dfn>,</td></tr>
<tr><th id="609">609</th><td>                                         <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="105Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="105Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (!<a class="local col4 ref" href="#104IdxA" title='IdxA' data-ref="104IdxA">IdxA</a>)</td></tr>
<tr><th id="611">611</th><td>      <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col5 ref" href="#105Mask" title='Mask' data-ref="105Mask">Mask</a>;</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">composeSubRegIndexLaneMaskImpl</a>(<a class="local col4 ref" href="#104IdxA" title='IdxA' data-ref="104IdxA">IdxA</a>, <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#105Mask" title='Mask' data-ref="105Mask">Mask</a>);</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <i class="doc">/// Transform a lanemask given for a virtual register to the corresponding</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">  /// lanemask before using subregister with index<span class="command"> \p</span> <span class="arg">IdxA.</span></i></td></tr>
<tr><th id="617">617</th><td><i class="doc">  /// This is the reverse of composeSubRegIndexLaneMask(), assuming Mask is a</i></td></tr>
<tr><th id="618">618</th><td><i class="doc">  /// valie lane mask (no invalid bits set) the following holds:</i></td></tr>
<tr><th id="619">619</th><td><i class="doc">  /// X0 = composeSubRegIndexLaneMask(Idx, Mask)</i></td></tr>
<tr><th id="620">620</th><td><i class="doc">  /// X1 = reverseComposeSubRegIndexLaneMask(Idx, X0)</i></td></tr>
<tr><th id="621">621</th><td><i class="doc">  /// =&gt; X1 == Mask</i></td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106IdxA" title='IdxA' data-type='unsigned int' data-ref="106IdxA">IdxA</dfn>,</td></tr>
<tr><th id="623">623</th><td>                                                <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="107LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="107LaneMask">LaneMask</dfn>) <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106IdxA" title='IdxA' data-ref="106IdxA">IdxA</a>)</td></tr>
<tr><th id="625">625</th><td>      <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col7 ref" href="#107LaneMask" title='LaneMask' data-ref="107LaneMask">LaneMask</a>;</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMaskImpl</a>(<a class="local col6 ref" href="#106IdxA" title='IdxA' data-ref="106IdxA">IdxA</a>, <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#107LaneMask" title='LaneMask' data-ref="107LaneMask">LaneMask</a>);</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <i class="doc">/// Debugging helper: dump register in human readable form to dbgs() stream.</i></td></tr>
<tr><th id="630">630</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm18TargetRegisterInfo7dumpRegEjjPKS0_" title='llvm::TargetRegisterInfo::dumpReg' data-ref="_ZN4llvm18TargetRegisterInfo7dumpRegEjjPKS0_">dumpReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='unsigned int' data-ref="108Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="109SubRegIndex">SubRegIndex</dfn> = <var>0</var>,</td></tr>
<tr><th id="631">631</th><td>                      <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>* <dfn class="local col0 decl" id="110TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="110TRI">TRI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><b>protected</b>:</td></tr>
<tr><th id="634">634</th><td>  <i class="doc">/// Overridden by TableGen in targets that have sub-registers.</i></td></tr>
<tr><th id="635">635</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo24composeSubRegIndicesImplEjj" title='llvm::TargetRegisterInfo::composeSubRegIndicesImpl' data-ref="_ZNK4llvm18TargetRegisterInfo24composeSubRegIndicesImplEjj">composeSubRegIndicesImpl</dfn>(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> {</td></tr>
<tr><th id="636">636</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target has no sub-registers&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 636)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target has no sub-registers"</q>);</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <i class="doc">/// Overridden by TableGen in targets that have sub-registers.</i></td></tr>
<tr><th id="640">640</th><td>  <b>virtual</b> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a></td></tr>
<tr><th id="641">641</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">composeSubRegIndexLaneMaskImpl</dfn>(<em>unsigned</em>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>) <em>const</em> {</td></tr>
<tr><th id="642">642</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target has no sub-registers&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 642)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target has no sub-registers"</q>);</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <b>virtual</b> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMaskImpl</dfn>(<em>unsigned</em>,</td></tr>
<tr><th id="646">646</th><td>                                                            <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>) <em>const</em> {</td></tr>
<tr><th id="647">647</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target has no sub-registers&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 647)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target has no sub-registers"</q>);</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><b>public</b>:</td></tr>
<tr><th id="651">651</th><td>  <i class="doc">/// Find a common super-register class if it exists.</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="653">653</th><td><i class="doc">  /// Find a register class, SuperRC and two sub-register indices, PreA and</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">  /// PreB, such that:</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">  ///   1. PreA + SubA == PreB + SubB  (using composeSubRegIndices()), and</i></td></tr>
<tr><th id="657">657</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="658">658</th><td><i class="doc">  ///   2. For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</i></td></tr>
<tr><th id="659">659</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="660">660</th><td><i class="doc">  ///   3. SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</i></td></tr>
<tr><th id="661">661</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">  /// SuperRC will be chosen such that no super-class of SuperRC satisfies the</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// requirements, and there is no register class with a smaller spill size</i></td></tr>
<tr><th id="664">664</th><td><i class="doc">  /// that satisfies the requirements.</i></td></tr>
<tr><th id="665">665</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="666">666</th><td><i class="doc">  /// SubA and SubB must not be 0. Use getMatchingSuperRegClass() instead.</i></td></tr>
<tr><th id="667">667</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="668">668</th><td><i class="doc">  /// Either of the PreA and PreB sub-register indices may be returned as 0. In</i></td></tr>
<tr><th id="669">669</th><td><i class="doc">  /// that case, the returned register class will be a sub-class of the</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// corresponding argument register class.</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">  /// The function returns NULL if no register class can be found.</i></td></tr>
<tr><th id="673">673</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*</td></tr>
<tr><th id="674">674</th><td>  <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_" title='llvm::TargetRegisterInfo::getCommonSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_">getCommonSuperRegClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="111RCA" title='RCA' data-type='const llvm::TargetRegisterClass *' data-ref="111RCA">RCA</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112SubA" title='SubA' data-type='unsigned int' data-ref="112SubA">SubA</dfn>,</td></tr>
<tr><th id="675">675</th><td>                         <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="113RCB" title='RCB' data-type='const llvm::TargetRegisterClass *' data-ref="113RCB">RCB</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114SubB" title='SubB' data-type='unsigned int' data-ref="114SubB">SubB</dfn>,</td></tr>
<tr><th id="676">676</th><td>                         <em>unsigned</em> &amp;<dfn class="local col5 decl" id="115PreA" title='PreA' data-type='unsigned int &amp;' data-ref="115PreA">PreA</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="116PreB" title='PreB' data-type='unsigned int &amp;' data-ref="116PreB">PreB</dfn>) <em>const</em>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="679">679</th><td><i>  // Register Class Information</i></td></tr>
<tr><th id="680">680</th><td><i>  //</i></td></tr>
<tr><th id="681">681</th><td><b>protected</b>:</td></tr>
<tr><th id="682">682</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo::RegClassInfo" title='llvm::TargetRegisterInfo::RegClassInfo' data-ref="llvm::TargetRegisterInfo::RegClassInfo">RegClassInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassInfo' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassInfoERKNS_19TargetRegisterClassE">getRegClassInfo</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="117RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="117RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="683">683</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::RCInfos" title='llvm::TargetRegisterInfo::RCInfos' data-ref="llvm::TargetRegisterInfo::RCInfos">RCInfos</a>[<a class="member" href="#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>() * <a class="member" href="#llvm::TargetRegisterInfo::HwMode" title='llvm::TargetRegisterInfo::HwMode' data-ref="llvm::TargetRegisterInfo::HwMode">HwMode</a> + <a class="local col7 ref" href="#117RC" title='RC' data-ref="117RC">RC</a>.<a class="ref" href="#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()];</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><b>public</b>:</td></tr>
<tr><th id="687">687</th><td>  <i class="doc">/// Register class iterators</i></td></tr>
<tr><th id="688">688</th><td>  <a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo14regclass_beginEv" title='llvm::TargetRegisterInfo::regclass_begin' data-ref="_ZNK4llvm18TargetRegisterInfo14regclass_beginEv">regclass_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::RegClassBegin" title='llvm::TargetRegisterInfo::RegClassBegin' data-ref="llvm::TargetRegisterInfo::RegClassBegin">RegClassBegin</a>; }</td></tr>
<tr><th id="689">689</th><td>  <a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo12regclass_endEv" title='llvm::TargetRegisterInfo::regclass_end' data-ref="_ZNK4llvm18TargetRegisterInfo12regclass_endEv">regclass_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::RegClassEnd" title='llvm::TargetRegisterInfo::RegClassEnd' data-ref="llvm::TargetRegisterInfo::RegClassEnd">RegClassEnd</a>; }</td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="691">691</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm18TargetRegisterInfo14regclass_beginEv" title='llvm::TargetRegisterInfo::regclass_begin' data-ref="_ZNK4llvm18TargetRegisterInfo14regclass_beginEv">regclass_begin</a>(), <a class="member" href="#_ZNK4llvm18TargetRegisterInfo12regclass_endEv" title='llvm::TargetRegisterInfo::regclass_end' data-ref="_ZNK4llvm18TargetRegisterInfo12regclass_endEv">regclass_end</a>());</td></tr>
<tr><th id="692">692</th><td>  }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> (<em>unsigned</em>)(<a class="member" href="#_ZNK4llvm18TargetRegisterInfo12regclass_endEv" title='llvm::TargetRegisterInfo::regclass_end' data-ref="_ZNK4llvm18TargetRegisterInfo12regclass_endEv">regclass_end</a>()-<a class="member" href="#_ZNK4llvm18TargetRegisterInfo14regclass_beginEv" title='llvm::TargetRegisterInfo::regclass_begin' data-ref="_ZNK4llvm18TargetRegisterInfo14regclass_beginEv">regclass_begin</a>());</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <i class="doc">/// Returns the register class associated with the enumeration value.</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  /// See class MCOperandInfo.</i></td></tr>
<tr><th id="700">700</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="118i" title='i' data-type='unsigned int' data-ref="118i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="701">701</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumRegClasses() &amp;&amp; &quot;Register Class ID out of range&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumRegClasses() &amp;&amp; \&quot;Register Class ID out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 701, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118i" title='i' data-ref="118i">i</a> &lt; <a class="member" href="#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>() &amp;&amp; <q>"Register Class ID out of range"</q>);</td></tr>
<tr><th id="702">702</th><td>    <b>return</b> <a class="member" href="#llvm::TargetRegisterInfo::RegClassBegin" title='llvm::TargetRegisterInfo::RegClassBegin' data-ref="llvm::TargetRegisterInfo::RegClassBegin">RegClassBegin</a>[<a class="local col8 ref" href="#118i" title='i' data-ref="118i">i</a>];</td></tr>
<tr><th id="703">703</th><td>  }</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <i class="doc">/// Returns the name of the register class.</i></td></tr>
<tr><th id="706">706</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="119Class" title='Class' data-type='const llvm::TargetRegisterClass *' data-ref="119Class">Class</dfn>) <em>const</em> {</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<a class="member" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getRegClassName' data-ref="_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE">getRegClassName</a>(<a class="local col9 ref" href="#119Class" title='Class' data-ref="119Class">Class</a>-&gt;<a class="ref" href="#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>);</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i class="doc">/// Find the largest common subclass of A and B.</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">  /// Return NULL if there is no common subclass.</i></td></tr>
<tr><th id="712">712</th><td><i class="doc">  /// The common subclass should contain</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">  /// simple value type SVT if it is not the Any type.</i></td></tr>
<tr><th id="714">714</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="715">715</th><td>  <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="120A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="120A">A</dfn>,</td></tr>
<tr><th id="716">716</th><td>                    <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="121B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="121B">B</dfn>,</td></tr>
<tr><th id="717">717</th><td>                    <em>const</em> <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col2 decl" id="122SVT" title='SVT' data-type='const MVT::SimpleValueType' data-ref="122SVT">SVT</dfn> =</td></tr>
<tr><th id="718">718</th><td>                    <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>::<a class="enum" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Any" title='llvm::MVT::SimpleValueType::Any' data-ref="llvm::MVT::SimpleValueType::Any">Any</a>) <em>const</em>;</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i class="doc">/// Returns a TargetRegisterClass used for pointer values.</i></td></tr>
<tr><th id="721">721</th><td><i class="doc">  /// If a target supports multiple different pointer register classes,</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">  /// kind specifies which one is indicated.</i></td></tr>
<tr><th id="723">723</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="724">724</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="123MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124Kind" title='Kind' data-type='unsigned int' data-ref="124Kind">Kind</dfn>=<var>0</var>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement getPointerRegClass!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 725)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement getPointerRegClass!"</q>);</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <i class="doc">/// Returns a legal register class to copy a register in the specified class</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">  /// to or from. If it is possible to copy the register directly without using</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  /// a cross register class copy, return the specified RC. Returns NULL if it</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  /// is not possible to copy between two registers of the specified class.</i></td></tr>
<tr><th id="732">732</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="733">733</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="125RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="125RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="734">734</th><td>    <b>return</b> <a class="local col5 ref" href="#125RC" title='RC' data-ref="125RC">RC</a>;</td></tr>
<tr><th id="735">735</th><td>  }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i class="doc">/// Returns the largest super class of RC that is legal to use in the current</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">  /// sub-target and has the same spill size.</i></td></tr>
<tr><th id="739">739</th><td><i class="doc">  /// The returned register class can be used to create virtual registers which</i></td></tr>
<tr><th id="740">740</th><td><i class="doc">  /// means that all its registers can be copied and spilled.</i></td></tr>
<tr><th id="741">741</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="742">742</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="126RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="126RC">RC</dfn>,</td></tr>
<tr><th id="743">743</th><td>                            <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="744">744</th><td>    <i class="doc">/// The default implementation is very conservative and doesn't allow the</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">    /// register allocator to inflate register classes.</i></td></tr>
<tr><th id="746">746</th><td>    <b>return</b> <a class="local col6 ref" href="#126RC" title='RC' data-ref="126RC">RC</a>;</td></tr>
<tr><th id="747">747</th><td>  }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <i class="doc">/// Return the register pressure "high water mark" for the specific register</i></td></tr>
<tr><th id="750">750</th><td><i class="doc">  /// class. The scheduler is in high register pressure mode (for the specific</i></td></tr>
<tr><th id="751">751</th><td><i class="doc">  /// register class) if it goes over the limit.</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">  /// Note: this is the old register pressure model that relies on a manually</i></td></tr>
<tr><th id="754">754</th><td><i class="doc">  /// specified representative register class per value type.</i></td></tr>
<tr><th id="755">755</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="127RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="127RC">RC</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                       <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="128MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="128MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <i class="doc">/// Return a heuristic for the machine scheduler to compare the profitability</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// of increasing one register pressure set versus another.  The scheduler</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">  /// will prefer increasing the register pressure of the set which returns</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">  /// the largest value for this function.</i></td></tr>
<tr><th id="764">764</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetScore' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj">getRegPressureSetScore</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="129MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="129MF">MF</dfn>,</td></tr>
<tr><th id="765">765</th><td>                                          <em>unsigned</em> <dfn class="local col0 decl" id="130PSetID" title='PSetID' data-type='unsigned int' data-ref="130PSetID">PSetID</dfn>) <em>const</em> {</td></tr>
<tr><th id="766">766</th><td>    <b>return</b> <a class="local col0 ref" href="#130PSetID" title='PSetID' data-ref="130PSetID">PSetID</a>;</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="770">770</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::RegClassWeight" title='llvm::RegClassWeight' data-ref="llvm::RegClassWeight">RegClassWeight</a> &amp;<dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</dfn>(</td></tr>
<tr><th id="771">771</th><td>    <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="131RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="131RC">RC</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <i class="doc">/// Returns size in bits of a phys/virtual/generic register.</i></td></tr>
<tr><th id="774">774</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132Reg" title='Reg' data-type='unsigned int' data-ref="132Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="133MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="133MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="777">777</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo16getRegUnitWeightEj" title='llvm::TargetRegisterInfo::getRegUnitWeight' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegUnitWeightEj">getRegUnitWeight</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="134RegUnit" title='RegUnit' data-type='unsigned int' data-ref="134RegUnit">RegUnit</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i class="doc">/// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="780">780</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <i class="doc">/// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="783">783</th><td>  <b>virtual</b> <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="135Idx" title='Idx' data-type='unsigned int' data-ref="135Idx">Idx</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <i class="doc">/// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="786">786</th><td><i class="doc">  /// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="787">787</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="136MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="136MF">MF</dfn>,</td></tr>
<tr><th id="788">788</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="137Idx" title='Idx' data-type='unsigned int' data-ref="137Idx">Idx</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// Returns a -1 terminated array of pressure set IDs.</i></td></tr>
<tr><th id="792">792</th><td>  <b>virtual</b> <em>const</em> <em>int</em> *<dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</dfn>(</td></tr>
<tr><th id="793">793</th><td>    <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="138RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="138RC">RC</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  /// Returns a -1 terminated array of pressure set IDs.</i></td></tr>
<tr><th id="797">797</th><td>  <b>virtual</b> <em>const</em> <em>int</em> *<dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo22getRegUnitPressureSetsEj" title='llvm::TargetRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="139RegUnit" title='RegUnit' data-type='unsigned int' data-ref="139RegUnit">RegUnit</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <i class="doc">/// Get a list of 'hint' registers that the register allocator should try</i></td></tr>
<tr><th id="800">800</th><td><i class="doc">  /// first when allocating a physical register for the virtual register</i></td></tr>
<tr><th id="801">801</th><td><i class="doc">  /// VirtReg. These registers are effectively moved to the front of the</i></td></tr>
<tr><th id="802">802</th><td><i class="doc">  /// allocation order. If true is returned, regalloc will try to only use</i></td></tr>
<tr><th id="803">803</th><td><i class="doc">  /// hints to the greatest extent possible even if it means spilling.</i></td></tr>
<tr><th id="804">804</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="805">805</th><td><i class="doc">  /// The Order argument is the allocation order for VirtReg's register class</i></td></tr>
<tr><th id="806">806</th><td><i class="doc">  /// as returned from RegisterClassInfo::getOrder(). The hint registers must</i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  /// come from Order, and they must not be reserved.</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="809">809</th><td><i class="doc">  /// The default implementation of this function will only add target</i></td></tr>
<tr><th id="810">810</th><td><i class="doc">  /// independent register allocation hints. Targets that override this</i></td></tr>
<tr><th id="811">811</th><td><i class="doc">  /// function should typically call this default implementation as well and</i></td></tr>
<tr><th id="812">812</th><td><i class="doc">  /// expect to see generic copy hints added.</i></td></tr>
<tr><th id="813">813</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::TargetRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="140VirtReg" title='VirtReg' data-type='unsigned int' data-ref="140VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="814">814</th><td>                                     <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col1 decl" id="141Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="141Order">Order</dfn>,</td></tr>
<tr><th id="815">815</th><td>                                     <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col2 decl" id="142Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="142Hints">Hints</dfn>,</td></tr>
<tr><th id="816">816</th><td>                                     <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="143MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="143MF">MF</dfn>,</td></tr>
<tr><th id="817">817</th><td>                                     <em>const</em> <a class="type" href="VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col4 decl" id="144VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="144VRM">VRM</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="818">818</th><td>                                     <em>const</em> <a class="type" href="#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col5 decl" id="145Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="145Matrix">Matrix</dfn> = <b>nullptr</b>)</td></tr>
<tr><th id="819">819</th><td>    <em>const</em>;</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <i class="doc">/// A callback to allow target a chance to update register allocation hints</i></td></tr>
<tr><th id="822">822</th><td><i class="doc">  /// when a register is "changed" (e.g. coalesced) to another register.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">  /// e.g. On ARM, some virtual registers should target register pairs,</i></td></tr>
<tr><th id="824">824</th><td><i class="doc">  /// if one of pair is coalesced to another register, the allocation hint of</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">  /// the other half of the pair should be changed to point to the new register.</i></td></tr>
<tr><th id="826">826</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::updateRegAllocHint' data-ref="_ZNK4llvm18TargetRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE">updateRegAllocHint</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="146Reg" title='Reg' data-type='unsigned int' data-ref="146Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="147NewReg" title='NewReg' data-type='unsigned int' data-ref="147NewReg">NewReg</dfn>,</td></tr>
<tr><th id="827">827</th><td>                                  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="148MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="148MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="828">828</th><td>    <i>// Do nothing.</i></td></tr>
<tr><th id="829">829</th><td>  }</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <i class="doc">/// Allow the target to reverse allocation order of local live ranges. This</i></td></tr>
<tr><th id="832">832</th><td><i class="doc">  /// will generally allocate shorter local live ranges first. For targets with</i></td></tr>
<tr><th id="833">833</th><td><i class="doc">  /// many registers, this could reduce regalloc compile time by a large</i></td></tr>
<tr><th id="834">834</th><td><i class="doc">  /// factor. It is disabled by default for three reasons:</i></td></tr>
<tr><th id="835">835</th><td><i class="doc">  /// (1) Top-down allocation is simpler and easier to debug for targets that</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  /// don't benefit from reversing the order.</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// (2) Bottom-up allocation could result in poor evicition decisions on some</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">  /// targets affecting the performance of compiled code.</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">  /// (3) Bottom-up allocation is no longer guaranteed to optimally color.</i></td></tr>
<tr><th id="840">840</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo22reverseLocalAssignmentEv" title='llvm::TargetRegisterInfo::reverseLocalAssignment' data-ref="_ZNK4llvm18TargetRegisterInfo22reverseLocalAssignmentEv">reverseLocalAssignment</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i class="doc">/// Allow the target to override the cost of using a callee-saved register for</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">  /// the first time. Default value of 0 means we will use a callee-saved</i></td></tr>
<tr><th id="844">844</th><td><i class="doc">  /// register if it is available.</i></td></tr>
<tr><th id="845">845</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo18getCSRFirstUseCostEv" title='llvm::TargetRegisterInfo::getCSRFirstUseCost' data-ref="_ZNK4llvm18TargetRegisterInfo18getCSRFirstUseCostEv">getCSRFirstUseCost</dfn>() <em>const</em> { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i class="doc">/// Returns true if the target requires (and can make use of) the register</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  /// scavenger.</i></td></tr>
<tr><th id="849">849</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm18TargetRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="149MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="149MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="850">850</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <i class="doc">/// Returns true if the target wants to use frame pointer based accesses to</i></td></tr>
<tr><th id="854">854</th><td><i class="doc">  /// spill to the scavenger emergency spill slot.</i></td></tr>
<tr><th id="855">855</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm18TargetRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="150MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="150MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="856">856</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="857">857</th><td>  }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <i class="doc">/// Returns true if the target requires post PEI scavenging of registers for</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// materializing frame index constants.</i></td></tr>
<tr><th id="861">861</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm18TargetRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="151MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="151MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="863">863</th><td>  }</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <i class="doc">/// Returns true if the target requires using the RegScavenger directly for</i></td></tr>
<tr><th id="866">866</th><td><i class="doc">  /// frame elimination despite using requiresFrameIndexScavenging.</i></td></tr>
<tr><th id="867">867</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::requiresFrameIndexReplacementScavenging' data-ref="_ZNK4llvm18TargetRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE">requiresFrameIndexReplacementScavenging</dfn>(</td></tr>
<tr><th id="868">868</th><td>      <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="152MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="869">869</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="870">870</th><td>  }</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <i class="doc">/// Returns true if the target wants the LocalStackAllocation pass to be run</i></td></tr>
<tr><th id="873">873</th><td><i class="doc">  /// and virtual base registers used for more efficient stack access.</i></td></tr>
<tr><th id="874">874</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm18TargetRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="153MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="153MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <i class="doc">/// Return true if target has reserved a spill slot in the stack frame of</i></td></tr>
<tr><th id="879">879</th><td><i class="doc">  /// the given function for the specified register. e.g. On x86, if the frame</i></td></tr>
<tr><th id="880">880</th><td><i class="doc">  /// register is required, the first fixed stack object is reserved as its</i></td></tr>
<tr><th id="881">881</th><td><i class="doc">  /// spill slot. This tells PEI not to create a new stack frame</i></td></tr>
<tr><th id="882">882</th><td><i class="doc">  /// object for the given register. It should be called only after</i></td></tr>
<tr><th id="883">883</th><td><i class="doc">  /// determineCalleeSaves().</i></td></tr>
<tr><th id="884">884</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi" title='llvm::TargetRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm18TargetRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="154MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="154MF">MF</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="155Reg" title='Reg' data-type='unsigned int' data-ref="155Reg">Reg</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                    <em>int</em> &amp;<dfn class="local col6 decl" id="156FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="156FrameIdx">FrameIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="886">886</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="887">887</th><td>  }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <i class="doc">/// Returns true if the live-ins should be tracked after register allocation.</i></td></tr>
<tr><th id="890">890</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm18TargetRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="157MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="157MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <i class="doc">/// True if the stack can be realigned for the target.</i></td></tr>
<tr><th id="895">895</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::canRealignStack' data-ref="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="158MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="158MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <i class="doc">/// True if storage within the function requires the stack pointer to be</i></td></tr>
<tr><th id="898">898</th><td><i class="doc">  /// aligned more than the normal calling convention calls for.</i></td></tr>
<tr><th id="899">899</th><td><i class="doc">  /// This cannot be overriden by the target, but canRealignStack can be</i></td></tr>
<tr><th id="900">900</th><td><i class="doc">  /// overridden.</i></td></tr>
<tr><th id="901">901</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="159MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="159MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <i class="doc">/// Get the offset from the referenced frame index in the instruction,</i></td></tr>
<tr><th id="904">904</th><td><i class="doc">  /// if there is one.</i></td></tr>
<tr><th id="905">905</th><td>  <b>virtual</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::TargetRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm18TargetRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="160MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="160MI">MI</dfn>,</td></tr>
<tr><th id="906">906</th><td>                                           <em>int</em> <dfn class="local col1 decl" id="161Idx" title='Idx' data-type='int' data-ref="161Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="907">907</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="908">908</th><td>  }</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <i class="doc">/// Returns true if the instruction's frame index reference would be better</i></td></tr>
<tr><th id="911">911</th><td><i class="doc">  /// served by a base register other than FP or SP.</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">  /// Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="913">913</th><td><i class="doc">  /// references it should create new base registers for.</i></td></tr>
<tr><th id="914">914</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::TargetRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm18TargetRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="162MI" title='MI' data-type='llvm::MachineInstr *' data-ref="162MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="163Offset" title='Offset' data-type='int64_t' data-ref="163Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="915">915</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="916">916</th><td>  }</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i class="doc">/// Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx</i></td></tr>
<tr><th id="919">919</th><td><i class="doc">  /// before insertion point I.</i></td></tr>
<tr><th id="920">920</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::TargetRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm18TargetRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="164MBB">MBB</dfn>,</td></tr>
<tr><th id="921">921</th><td>                                            <em>unsigned</em> <dfn class="local col5 decl" id="165BaseReg" title='BaseReg' data-type='unsigned int' data-ref="165BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="166FrameIdx" title='FrameIdx' data-type='int' data-ref="166FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="922">922</th><td>                                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="167Offset" title='Offset' data-type='int64_t' data-ref="167Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="923">923</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;materializeFrameBaseRegister does not exist on this &quot; &quot;target&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 924)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"materializeFrameBaseRegister does not exist on this "</q></td></tr>
<tr><th id="924">924</th><td>                     <q>"target"</q>);</td></tr>
<tr><th id="925">925</th><td>  }</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <i class="doc">/// Resolve a frame index operand of an instruction</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// to reference the indicated base register plus offset instead.</i></td></tr>
<tr><th id="929">929</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::TargetRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm18TargetRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="168MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="169BaseReg" title='BaseReg' data-type='unsigned int' data-ref="169BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="930">930</th><td>                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="170Offset" title='Offset' data-type='int64_t' data-ref="170Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="931">931</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;resolveFrameIndex does not exist on this target&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 931)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"resolveFrameIndex does not exist on this target"</q>);</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <i class="doc">/// Determine whether a given base register plus offset immediate is</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// encodable to resolve a frame index.</i></td></tr>
<tr><th id="936">936</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::TargetRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm18TargetRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="171MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="171MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="172BaseReg" title='BaseReg' data-type='unsigned int' data-ref="172BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="937">937</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="173Offset" title='Offset' data-type='int64_t' data-ref="173Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="938">938</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;isFrameOffsetLegal does not exist on this target&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 938)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"isFrameOffsetLegal does not exist on this target"</q>);</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <i class="doc">/// Spill the register so it can be used by the register scavenger.</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">  /// Return true if the register was spilled, false otherwise.</i></td></tr>
<tr><th id="943">943</th><td><i class="doc">  /// If this function does not spill the register, the scavenger</i></td></tr>
<tr><th id="944">944</th><td><i class="doc">  /// will instead spill it to the emergency spill slot.</i></td></tr>
<tr><th id="945">945</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::saveScavengerRegister' data-ref="_ZNK4llvm18TargetRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj">saveScavengerRegister</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB">MBB</dfn>,</td></tr>
<tr><th id="946">946</th><td>                                     <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="175I" title='I' data-type='MachineBasicBlock::iterator' data-ref="175I">I</dfn>,</td></tr>
<tr><th id="947">947</th><td>                                     <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="176UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="176UseMI">UseMI</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                     <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="177RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="177RC">RC</dfn>,</td></tr>
<tr><th id="949">949</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="178Reg" title='Reg' data-type='unsigned int' data-ref="178Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="950">950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="951">951</th><td>  }</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <i class="doc">/// This method must be overriden to eliminate abstract frame indices from</i></td></tr>
<tr><th id="954">954</th><td><i class="doc">  /// instructions which may use them. The instruction referenced by the</i></td></tr>
<tr><th id="955">955</th><td><i class="doc">  /// iterator contains an MO_FrameIndex operand which must be eliminated by</i></td></tr>
<tr><th id="956">956</th><td><i class="doc">  /// this method. This method may modify or replace the specified instruction,</i></td></tr>
<tr><th id="957">957</th><td><i class="doc">  /// as long as it keeps the iterator pointing at the finished product.</i></td></tr>
<tr><th id="958">958</th><td><i class="doc">  /// SPAdj is the SP adjustment due to call frame setup instruction.</i></td></tr>
<tr><th id="959">959</th><td><i class="doc">  /// FIOperandNum is the FI operand number.</i></td></tr>
<tr><th id="960">960</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::TargetRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="179MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="179MI">MI</dfn>,</td></tr>
<tr><th id="961">961</th><td>                                   <em>int</em> <dfn class="local col0 decl" id="180SPAdj" title='SPAdj' data-type='int' data-ref="180SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="181FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="962">962</th><td>                                   <a class="type" href="#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col2 decl" id="182RS" title='RS' data-type='llvm::RegScavenger *' data-ref="182RS">RS</dfn> = <b>nullptr</b>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i class="doc">/// Return the assembly name for<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="965">965</th><td>  <b>virtual</b> <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo13getRegAsmNameEj" title='llvm::TargetRegisterInfo::getRegAsmName' data-ref="_ZNK4llvm18TargetRegisterInfo13getRegAsmNameEj">getRegAsmName</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="183Reg" title='Reg' data-type='unsigned int' data-ref="183Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="966">966</th><td>    <i>// FIXME: We are assuming that the assembly name is equal to the TableGen</i></td></tr>
<tr><th id="967">967</th><td><i>    // name converted to lower case</i></td></tr>
<tr><th id="968">968</th><td><i>    //</i></td></tr>
<tr><th id="969">969</th><td><i>    // The TableGen name is the name of the definition for this register in the</i></td></tr>
<tr><th id="970">970</th><td><i>    // target's tablegen files.  For example, the TableGen name of</i></td></tr>
<tr><th id="971">971</th><td><i>    // def EAX : Register &lt;...&gt;; is "EAX"</i></td></tr>
<tr><th id="972">972</th><td>    <b>return</b> <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="member" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>));</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="976">976</th><td><i>  /// Subtarget Hooks</i></td></tr>
<tr><th id="977">977</th><td><i></i></td></tr>
<tr><th id="978">978</th><td><i>  /// SrcRC and DstRC will be morphed into NewRC if this returns true.</i></td></tr>
<tr><th id="979">979</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::TargetRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184MI" title='MI' data-type='llvm::MachineInstr *' data-ref="184MI">MI</dfn>,</td></tr>
<tr><th id="980">980</th><td>                              <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="185SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="185SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="981">981</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="186SubReg" title='SubReg' data-type='unsigned int' data-ref="186SubReg">SubReg</dfn>,</td></tr>
<tr><th id="982">982</th><td>                              <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="187DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="187DstRC">DstRC</dfn>,</td></tr>
<tr><th id="983">983</th><td>                              <em>unsigned</em> <dfn class="local col8 decl" id="188DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="188DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="984">984</th><td>                              <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="189NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="189NewRC">NewRC</dfn>,</td></tr>
<tr><th id="985">985</th><td>                              <a class="type" href="#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col0 decl" id="190LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="190LIS">LIS</dfn>) <em>const</em></td></tr>
<tr><th id="986">986</th><td>  { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="989">989</th><td><i>  /// Debug information queries.</i></td></tr>
<tr><th id="990">990</th><td><i></i></td></tr>
<tr><th id="991">991</th><td><i>  /// getFrameRegister - This method should return the register used as a base</i></td></tr>
<tr><th id="992">992</th><td><i>  /// for values allocated in the current stack frame.</i></td></tr>
<tr><th id="993">993</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm18TargetRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm18TargetRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="191MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="191MF">MF</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <i class="doc">/// Mark a register and all its aliases as reserved in the given set.</i></td></tr>
<tr><th id="996">996</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorEj" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorEj">markSuperRegs</dfn>(<a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="192RegisterSet" title='RegisterSet' data-type='llvm::BitVector &amp;' data-ref="192RegisterSet">RegisterSet</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193Reg" title='Reg' data-type='unsigned int' data-ref="193Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <i class="doc">/// Returns true if for every register in the set all super registers are part</i></td></tr>
<tr><th id="999">999</th><td><i class="doc">  /// of the set as well.</i></td></tr>
<tr><th id="1000">1000</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE" title='llvm::TargetRegisterInfo::checkAllSuperRegsMarked' data-ref="_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE">checkAllSuperRegsMarked</dfn>(<em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="194RegisterSet" title='RegisterSet' data-type='const llvm::BitVector &amp;' data-ref="194RegisterSet">RegisterSet</dfn>,</td></tr>
<tr><th id="1001">1001</th><td>      <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col5 decl" id="195Exceptions" title='Exceptions' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="195Exceptions">Exceptions</dfn> = <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt;<a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">(</a>)) <em>const</em>;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1004">1004</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm18TargetRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="196MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="196MO">MO</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>                                   <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="197MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="197MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1006">1006</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1007">1007</th><td>  }</td></tr>
<tr><th id="1008">1008</th><td>};</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1011">1011</th><td><i>//                           SuperRegClassIterator</i></td></tr>
<tr><th id="1012">1012</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1013">1013</th><td><i>//</i></td></tr>
<tr><th id="1014">1014</th><td><i>// Iterate over the possible super-registers for a given register class. The</i></td></tr>
<tr><th id="1015">1015</th><td><i>// iterator will visit a list of pairs (Idx, Mask) corresponding to the</i></td></tr>
<tr><th id="1016">1016</th><td><i>// possible classes of super-registers.</i></td></tr>
<tr><th id="1017">1017</th><td><i>//</i></td></tr>
<tr><th id="1018">1018</th><td><i>// Each bit mask will have at least one set bit, and each set bit in Mask</i></td></tr>
<tr><th id="1019">1019</th><td><i>// corresponds to a SuperRC such that:</i></td></tr>
<tr><th id="1020">1020</th><td><i>//</i></td></tr>
<tr><th id="1021">1021</th><td><i>//   For all Reg in SuperRC: Reg:Idx is in RC.</i></td></tr>
<tr><th id="1022">1022</th><td><i>//</i></td></tr>
<tr><th id="1023">1023</th><td><i>// The iterator can include (O, RC-&gt;getSubClassMask()) as the first entry which</i></td></tr>
<tr><th id="1024">1024</th><td><i>// also satisfies the above requirement, assuming Reg:0 == Reg.</i></td></tr>
<tr><th id="1025">1025</th><td><i>//</i></td></tr>
<tr><th id="1026">1026</th><td><b>class</b> <dfn class="type def" id="llvm::SuperRegClassIterator" title='llvm::SuperRegClassIterator' data-ref="llvm::SuperRegClassIterator">SuperRegClassIterator</dfn> {</td></tr>
<tr><th id="1027">1027</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::SuperRegClassIterator::RCMaskWords" title='llvm::SuperRegClassIterator::RCMaskWords' data-ref="llvm::SuperRegClassIterator::RCMaskWords">RCMaskWords</dfn>;</td></tr>
<tr><th id="1028">1028</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SuperRegClassIterator::SubReg" title='llvm::SuperRegClassIterator::SubReg' data-ref="llvm::SuperRegClassIterator::SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1029">1029</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl" id="llvm::SuperRegClassIterator::Idx" title='llvm::SuperRegClassIterator::Idx' data-ref="llvm::SuperRegClassIterator::Idx">Idx</dfn>;</td></tr>
<tr><th id="1030">1030</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="llvm::SuperRegClassIterator::Mask" title='llvm::SuperRegClassIterator::Mask' data-ref="llvm::SuperRegClassIterator::Mask">Mask</dfn>;</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><b>public</b>:</td></tr>
<tr><th id="1033">1033</th><td>  <i class="doc">/// Create a SuperRegClassIterator that visits all the super-register classes</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc">  /// of RC. When IncludeSelf is set, also include the (0, sub-classes) entry.</i></td></tr>
<tr><th id="1035">1035</th><td>  <dfn class="decl def" id="_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb" title='llvm::SuperRegClassIterator::SuperRegClassIterator' data-ref="_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb">SuperRegClassIterator</dfn>(<em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="198RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="198RC">RC</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>                        <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="199TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="199TRI">TRI</dfn>,</td></tr>
<tr><th id="1037">1037</th><td>                        <em>bool</em> <dfn class="local col0 decl" id="200IncludeSelf" title='IncludeSelf' data-type='bool' data-ref="200IncludeSelf">IncludeSelf</dfn> = <b>false</b>)</td></tr>
<tr><th id="1038">1038</th><td>    : <a class="member" href="#llvm::SuperRegClassIterator::RCMaskWords" title='llvm::SuperRegClassIterator::RCMaskWords' data-ref="llvm::SuperRegClassIterator::RCMaskWords">RCMaskWords</a>((<a class="local col9 ref" href="#199TRI" title='TRI' data-ref="199TRI">TRI</a>-&gt;<a class="ref" href="#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>() + <var>31</var>) / <var>32</var>),</td></tr>
<tr><th id="1039">1039</th><td>      <a class="member" href="#llvm::SuperRegClassIterator::Idx" title='llvm::SuperRegClassIterator::Idx' data-ref="llvm::SuperRegClassIterator::Idx">Idx</a>(<a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>-&gt;<a class="ref" href="#_ZNK4llvm19TargetRegisterClass18getSuperRegIndicesEv" title='llvm::TargetRegisterClass::getSuperRegIndices' data-ref="_ZNK4llvm19TargetRegisterClass18getSuperRegIndicesEv">getSuperRegIndices</a>()), <a class="member" href="#llvm::SuperRegClassIterator::Mask" title='llvm::SuperRegClassIterator::Mask' data-ref="llvm::SuperRegClassIterator::Mask">Mask</a>(<a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>-&gt;<a class="ref" href="#_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</a>()) {</td></tr>
<tr><th id="1040">1040</th><td>    <b>if</b> (!<a class="local col0 ref" href="#200IncludeSelf" title='IncludeSelf' data-ref="200IncludeSelf">IncludeSelf</a>)</td></tr>
<tr><th id="1041">1041</th><td>      <a class="member" href="#_ZN4llvm21SuperRegClassIteratorppEv" title='llvm::SuperRegClassIterator::operator++' data-ref="_ZN4llvm21SuperRegClassIteratorppEv">++</a>*<b>this</b>;</td></tr>
<tr><th id="1042">1042</th><td>  }</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i class="doc">/// Returns true if this iterator is still pointing at a valid entry.</i></td></tr>
<tr><th id="1045">1045</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SuperRegClassIterator7isValidEv" title='llvm::SuperRegClassIterator::isValid' data-ref="_ZNK4llvm21SuperRegClassIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SuperRegClassIterator::Idx" title='llvm::SuperRegClassIterator::Idx' data-ref="llvm::SuperRegClassIterator::Idx">Idx</a>; }</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <i class="doc">/// Returns the current sub-register index.</i></td></tr>
<tr><th id="1048">1048</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SuperRegClassIterator::SubReg" title='llvm::SuperRegClassIterator::SubReg' data-ref="llvm::SuperRegClassIterator::SubReg">SubReg</a>; }</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>  <i class="doc">/// Returns the bit mask of register classes that getSubReg() projects into</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">  /// RC.</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// See TargetRegisterClass::getSubClassMask() for how to use it.</i></td></tr>
<tr><th id="1053">1053</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl def" id="_ZNK4llvm21SuperRegClassIterator7getMaskEv" title='llvm::SuperRegClassIterator::getMask' data-ref="_ZNK4llvm21SuperRegClassIterator7getMaskEv">getMask</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SuperRegClassIterator::Mask" title='llvm::SuperRegClassIterator::Mask' data-ref="llvm::SuperRegClassIterator::Mask">Mask</a>; }</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <i class="doc">/// Advance iterator to the next entry.</i></td></tr>
<tr><th id="1056">1056</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SuperRegClassIteratorppEv" title='llvm::SuperRegClassIterator::operator++' data-ref="_ZN4llvm21SuperRegClassIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="1057">1057</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot move iterator past end.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot move iterator past end.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 1057, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm21SuperRegClassIterator7isValidEv" title='llvm::SuperRegClassIterator::isValid' data-ref="_ZNK4llvm21SuperRegClassIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot move iterator past end."</q>);</td></tr>
<tr><th id="1058">1058</th><td>    <a class="member" href="#llvm::SuperRegClassIterator::Mask" title='llvm::SuperRegClassIterator::Mask' data-ref="llvm::SuperRegClassIterator::Mask">Mask</a> += <a class="member" href="#llvm::SuperRegClassIterator::RCMaskWords" title='llvm::SuperRegClassIterator::RCMaskWords' data-ref="llvm::SuperRegClassIterator::RCMaskWords">RCMaskWords</a>;</td></tr>
<tr><th id="1059">1059</th><td>    <a class="member" href="#llvm::SuperRegClassIterator::SubReg" title='llvm::SuperRegClassIterator::SubReg' data-ref="llvm::SuperRegClassIterator::SubReg">SubReg</a> = *<a class="member" href="#llvm::SuperRegClassIterator::Idx" title='llvm::SuperRegClassIterator::Idx' data-ref="llvm::SuperRegClassIterator::Idx">Idx</a>++;</td></tr>
<tr><th id="1060">1060</th><td>    <b>if</b> (!<a class="member" href="#llvm::SuperRegClassIterator::SubReg" title='llvm::SuperRegClassIterator::SubReg' data-ref="llvm::SuperRegClassIterator::SubReg">SubReg</a>)</td></tr>
<tr><th id="1061">1061</th><td>      <a class="member" href="#llvm::SuperRegClassIterator::Idx" title='llvm::SuperRegClassIterator::Idx' data-ref="llvm::SuperRegClassIterator::Idx">Idx</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1062">1062</th><td>  }</td></tr>
<tr><th id="1063">1063</th><td>};</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1066">1066</th><td><i>//                           BitMaskClassIterator</i></td></tr>
<tr><th id="1067">1067</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1068">1068</th><td><i>/// This class encapuslates the logic to iterate over bitmask returned by</i></td></tr>
<tr><th id="1069">1069</th><td><i>/// the various RegClass related APIs.</i></td></tr>
<tr><th id="1070">1070</th><td><i>/// E.g., this class can be used to iterate over the subclasses provided by</i></td></tr>
<tr><th id="1071">1071</th><td><i>/// TargetRegisterClass::getSubClassMask or SuperRegClassIterator::getMask.</i></td></tr>
<tr><th id="1072">1072</th><td><b>class</b> <dfn class="type def" id="llvm::BitMaskClassIterator" title='llvm::BitMaskClassIterator' data-ref="llvm::BitMaskClassIterator">BitMaskClassIterator</dfn> {</td></tr>
<tr><th id="1073">1073</th><td>  <i class="doc">/// Total number of register classes.</i></td></tr>
<tr><th id="1074">1074</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::BitMaskClassIterator::NumRegClasses" title='llvm::BitMaskClassIterator::NumRegClasses' data-ref="llvm::BitMaskClassIterator::NumRegClasses">NumRegClasses</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>  <i class="doc">/// Base index of CurrentChunk.</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc">  /// In other words, the number of bit we read to get at the</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc">  /// beginning of that chunck.</i></td></tr>
<tr><th id="1078">1078</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::BitMaskClassIterator::Base" title='llvm::BitMaskClassIterator::Base' data-ref="llvm::BitMaskClassIterator::Base">Base</dfn> = <var>0</var>;</td></tr>
<tr><th id="1079">1079</th><td>  <i class="doc">/// Adjust base index of CurrentChunk.</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc">  /// Base index + how many bit we read within CurrentChunk.</i></td></tr>
<tr><th id="1081">1081</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::BitMaskClassIterator::Idx" title='llvm::BitMaskClassIterator::Idx' data-ref="llvm::BitMaskClassIterator::Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1082">1082</th><td>  <i class="doc">/// Current register class ID.</i></td></tr>
<tr><th id="1083">1083</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::BitMaskClassIterator::ID" title='llvm::BitMaskClassIterator::ID' data-ref="llvm::BitMaskClassIterator::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1084">1084</th><td>  <i class="doc">/// Mask we are iterating over.</i></td></tr>
<tr><th id="1085">1085</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="llvm::BitMaskClassIterator::Mask" title='llvm::BitMaskClassIterator::Mask' data-ref="llvm::BitMaskClassIterator::Mask">Mask</dfn>;</td></tr>
<tr><th id="1086">1086</th><td>  <i class="doc">/// Current chunk of the Mask we are traversing.</i></td></tr>
<tr><th id="1087">1087</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</dfn>;</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <i class="doc">/// Move ID to the next set bit.</i></td></tr>
<tr><th id="1090">1090</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20BitMaskClassIterator12moveToNextIDEv" title='llvm::BitMaskClassIterator::moveToNextID' data-ref="_ZN4llvm20BitMaskClassIterator12moveToNextIDEv">moveToNextID</dfn>() {</td></tr>
<tr><th id="1091">1091</th><td>    <i>// If the current chunk of memory is empty, move to the next one,</i></td></tr>
<tr><th id="1092">1092</th><td><i>    // while making sure we do not go pass the number of register</i></td></tr>
<tr><th id="1093">1093</th><td><i>    // classes.</i></td></tr>
<tr><th id="1094">1094</th><td>    <b>while</b> (!<a class="member" href="#llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</a>) {</td></tr>
<tr><th id="1095">1095</th><td>      <i>// Move to the next chunk.</i></td></tr>
<tr><th id="1096">1096</th><td>      <a class="member" href="#llvm::BitMaskClassIterator::Base" title='llvm::BitMaskClassIterator::Base' data-ref="llvm::BitMaskClassIterator::Base">Base</a> += <var>32</var>;</td></tr>
<tr><th id="1097">1097</th><td>      <b>if</b> (<a class="member" href="#llvm::BitMaskClassIterator::Base" title='llvm::BitMaskClassIterator::Base' data-ref="llvm::BitMaskClassIterator::Base">Base</a> &gt;= <a class="member" href="#llvm::BitMaskClassIterator::NumRegClasses" title='llvm::BitMaskClassIterator::NumRegClasses' data-ref="llvm::BitMaskClassIterator::NumRegClasses">NumRegClasses</a>) {</td></tr>
<tr><th id="1098">1098</th><td>        <a class="member" href="#llvm::BitMaskClassIterator::ID" title='llvm::BitMaskClassIterator::ID' data-ref="llvm::BitMaskClassIterator::ID">ID</a> = <a class="member" href="#llvm::BitMaskClassIterator::NumRegClasses" title='llvm::BitMaskClassIterator::NumRegClasses' data-ref="llvm::BitMaskClassIterator::NumRegClasses">NumRegClasses</a>;</td></tr>
<tr><th id="1099">1099</th><td>        <b>return</b>;</td></tr>
<tr><th id="1100">1100</th><td>      }</td></tr>
<tr><th id="1101">1101</th><td>      <a class="member" href="#llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</a> = *++<a class="member" href="#llvm::BitMaskClassIterator::Mask" title='llvm::BitMaskClassIterator::Mask' data-ref="llvm::BitMaskClassIterator::Mask">Mask</a>;</td></tr>
<tr><th id="1102">1102</th><td>      <a class="member" href="#llvm::BitMaskClassIterator::Idx" title='llvm::BitMaskClassIterator::Idx' data-ref="llvm::BitMaskClassIterator::Idx">Idx</a> = <a class="member" href="#llvm::BitMaskClassIterator::Base" title='llvm::BitMaskClassIterator::Base' data-ref="llvm::BitMaskClassIterator::Base">Base</a>;</td></tr>
<tr><th id="1103">1103</th><td>    }</td></tr>
<tr><th id="1104">1104</th><td>    <i>// Otherwise look for the first bit set from the right</i></td></tr>
<tr><th id="1105">1105</th><td><i>    // (representation of the class ID is big endian).</i></td></tr>
<tr><th id="1106">1106</th><td><i>    // See getSubClassMask for more details on the representation.</i></td></tr>
<tr><th id="1107">1107</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="201Offset" title='Offset' data-type='unsigned int' data-ref="201Offset">Offset</dfn> = <a class="ref" href="../Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="member" href="#llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</a>);</td></tr>
<tr><th id="1108">1108</th><td>    <i>// Add the Offset to the adjusted base number of this chunk: Idx.</i></td></tr>
<tr><th id="1109">1109</th><td><i>    // This is the ID of the register class.</i></td></tr>
<tr><th id="1110">1110</th><td>    <a class="member" href="#llvm::BitMaskClassIterator::ID" title='llvm::BitMaskClassIterator::ID' data-ref="llvm::BitMaskClassIterator::ID">ID</a> = <a class="member" href="#llvm::BitMaskClassIterator::Idx" title='llvm::BitMaskClassIterator::Idx' data-ref="llvm::BitMaskClassIterator::Idx">Idx</a> + <a class="local col1 ref" href="#201Offset" title='Offset' data-ref="201Offset">Offset</a>;</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>    <i>// Consume the zeros, if any, and the bit we just read</i></td></tr>
<tr><th id="1113">1113</th><td><i>    // so that we are at the right spot for the next call.</i></td></tr>
<tr><th id="1114">1114</th><td><i>    // Do not do Offset + 1 because Offset may be 31 and 32</i></td></tr>
<tr><th id="1115">1115</th><td><i>    // will be UB for the shift, though in that case we could</i></td></tr>
<tr><th id="1116">1116</th><td><i>    // have make the chunk being equal to 0, but that would</i></td></tr>
<tr><th id="1117">1117</th><td><i>    // have introduced a if statement.</i></td></tr>
<tr><th id="1118">1118</th><td>    <a class="member" href="#_ZN4llvm20BitMaskClassIterator9moveNBitsEj" title='llvm::BitMaskClassIterator::moveNBits' data-ref="_ZN4llvm20BitMaskClassIterator9moveNBitsEj">moveNBits</a>(<a class="local col1 ref" href="#201Offset" title='Offset' data-ref="201Offset">Offset</a>);</td></tr>
<tr><th id="1119">1119</th><td>    <a class="member" href="#_ZN4llvm20BitMaskClassIterator9moveNBitsEj" title='llvm::BitMaskClassIterator::moveNBits' data-ref="_ZN4llvm20BitMaskClassIterator9moveNBitsEj">moveNBits</a>(<var>1</var>);</td></tr>
<tr><th id="1120">1120</th><td>  }</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <i class="doc">/// Move<span class="command"> \p</span> <span class="arg">NumBits</span> Bits forward in CurrentChunk.</i></td></tr>
<tr><th id="1123">1123</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20BitMaskClassIterator9moveNBitsEj" title='llvm::BitMaskClassIterator::moveNBits' data-ref="_ZN4llvm20BitMaskClassIterator9moveNBitsEj">moveNBits</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="202NumBits" title='NumBits' data-type='unsigned int' data-ref="202NumBits">NumBits</dfn>) {</td></tr>
<tr><th id="1124">1124</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBits &lt; 32 &amp;&amp; &quot;Undefined behavior spotted!&quot;) ? void (0) : __assert_fail (&quot;NumBits &lt; 32 &amp;&amp; \&quot;Undefined behavior spotted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 1124, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202NumBits" title='NumBits' data-ref="202NumBits">NumBits</a> &lt; <var>32</var> &amp;&amp; <q>"Undefined behavior spotted!"</q>);</td></tr>
<tr><th id="1125">1125</th><td>    <i>// Consume the bit we read for the next call.</i></td></tr>
<tr><th id="1126">1126</th><td>    <a class="member" href="#llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</a> &gt;&gt;= <a class="local col2 ref" href="#202NumBits" title='NumBits' data-ref="202NumBits">NumBits</a>;</td></tr>
<tr><th id="1127">1127</th><td>    <i>// Adjust the base for the chunk.</i></td></tr>
<tr><th id="1128">1128</th><td>    <a class="member" href="#llvm::BitMaskClassIterator::Idx" title='llvm::BitMaskClassIterator::Idx' data-ref="llvm::BitMaskClassIterator::Idx">Idx</a> += <a class="local col2 ref" href="#202NumBits" title='NumBits' data-ref="202NumBits">NumBits</a>;</td></tr>
<tr><th id="1129">1129</th><td>  }</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><b>public</b>:</td></tr>
<tr><th id="1132">1132</th><td>  <i class="doc">/// Create a BitMaskClassIterator that visits all the register classes</i></td></tr>
<tr><th id="1133">1133</th><td><i class="doc">  /// represented by<span class="command"> \p</span> <span class="arg">Mask.</span></i></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Mask</span> != nullptr</i></td></tr>
<tr><th id="1136">1136</th><td>  <dfn class="decl def" id="_ZN4llvm20BitMaskClassIteratorC1EPKjRKNS_18TargetRegisterInfoE" title='llvm::BitMaskClassIterator::BitMaskClassIterator' data-ref="_ZN4llvm20BitMaskClassIteratorC1EPKjRKNS_18TargetRegisterInfoE">BitMaskClassIterator</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="203Mask" title='Mask' data-type='const uint32_t *' data-ref="203Mask">Mask</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="204TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="204TRI">TRI</dfn>)</td></tr>
<tr><th id="1137">1137</th><td>      : <a class="member" href="#llvm::BitMaskClassIterator::NumRegClasses" title='llvm::BitMaskClassIterator::NumRegClasses' data-ref="llvm::BitMaskClassIterator::NumRegClasses">NumRegClasses</a>(<a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI">TRI</a>.<a class="ref" href="#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>()), <a class="member" href="#llvm::BitMaskClassIterator::Mask" title='llvm::BitMaskClassIterator::Mask' data-ref="llvm::BitMaskClassIterator::Mask">Mask</a>(<a class="local col3 ref" href="#203Mask" title='Mask' data-ref="203Mask">Mask</a>), <a class="member" href="#llvm::BitMaskClassIterator::CurrentChunk" title='llvm::BitMaskClassIterator::CurrentChunk' data-ref="llvm::BitMaskClassIterator::CurrentChunk">CurrentChunk</a>(*<a class="local col3 ref" href="#203Mask" title='Mask' data-ref="203Mask">Mask</a>) {</td></tr>
<tr><th id="1138">1138</th><td>    <i>// Move to the first ID.</i></td></tr>
<tr><th id="1139">1139</th><td>    <a class="member" href="#_ZN4llvm20BitMaskClassIterator12moveToNextIDEv" title='llvm::BitMaskClassIterator::moveToNextID' data-ref="_ZN4llvm20BitMaskClassIterator12moveToNextIDEv">moveToNextID</a>();</td></tr>
<tr><th id="1140">1140</th><td>  }</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <i class="doc">/// Returns true if this iterator is still pointing at a valid entry.</i></td></tr>
<tr><th id="1143">1143</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20BitMaskClassIterator7isValidEv" title='llvm::BitMaskClassIterator::isValid' data-ref="_ZNK4llvm20BitMaskClassIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm20BitMaskClassIterator5getIDEv" title='llvm::BitMaskClassIterator::getID' data-ref="_ZNK4llvm20BitMaskClassIterator5getIDEv">getID</a>() != <a class="member" href="#llvm::BitMaskClassIterator::NumRegClasses" title='llvm::BitMaskClassIterator::NumRegClasses' data-ref="llvm::BitMaskClassIterator::NumRegClasses">NumRegClasses</a>; }</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <i class="doc">/// Returns the current register class ID.</i></td></tr>
<tr><th id="1146">1146</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm20BitMaskClassIterator5getIDEv" title='llvm::BitMaskClassIterator::getID' data-ref="_ZNK4llvm20BitMaskClassIterator5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::BitMaskClassIterator::ID" title='llvm::BitMaskClassIterator::ID' data-ref="llvm::BitMaskClassIterator::ID">ID</a>; }</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <i class="doc">/// Advance iterator to the next entry.</i></td></tr>
<tr><th id="1149">1149</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20BitMaskClassIteratorppEv" title='llvm::BitMaskClassIterator::operator++' data-ref="_ZN4llvm20BitMaskClassIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="1150">1150</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot move iterator past end.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot move iterator past end.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h&quot;, 1150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm20BitMaskClassIterator7isValidEv" title='llvm::BitMaskClassIterator::isValid' data-ref="_ZNK4llvm20BitMaskClassIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot move iterator past end."</q>);</td></tr>
<tr><th id="1151">1151</th><td>    <a class="member" href="#_ZN4llvm20BitMaskClassIterator12moveToNextIDEv" title='llvm::BitMaskClassIterator::moveToNextID' data-ref="_ZN4llvm20BitMaskClassIterator12moveToNextIDEv">moveToNextID</a>();</td></tr>
<tr><th id="1152">1152</th><td>  }</td></tr>
<tr><th id="1153">1153</th><td>};</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><i>// This is useful when building IndexedMaps keyed on virtual registers</i></td></tr>
<tr><th id="1156">1156</th><td><b>struct</b> <dfn class="type def" id="llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</dfn> {</td></tr>
<tr><th id="1157">1157</th><td>  <b>using</b> <dfn class="typedef" id="llvm::VirtReg2IndexFunctor::argument_type" title='llvm::VirtReg2IndexFunctor::argument_type' data-type='unsigned int' data-ref="llvm::VirtReg2IndexFunctor::argument_type">argument_type</dfn> = <em>unsigned</em>;</td></tr>
<tr><th id="1158">1158</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm20VirtReg2IndexFunctorclEj" title='llvm::VirtReg2IndexFunctor::operator()' data-ref="_ZNK4llvm20VirtReg2IndexFunctorclEj"><b>operator</b>()</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="205Reg" title='Reg' data-type='unsigned int' data-ref="205Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1159">1159</th><td>    <b>return</b> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>);</td></tr>
<tr><th id="1160">1160</th><td>  }</td></tr>
<tr><th id="1161">1161</th><td>};</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><i class="doc">/// Prints virtual and physical registers with or without a TRI instance.</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc">///</i></td></tr>
<tr><th id="1165">1165</th><td><i class="doc">/// The format is:</i></td></tr>
<tr><th id="1166">1166</th><td><i class="doc">///   %noreg          - NoRegister</i></td></tr>
<tr><th id="1167">1167</th><td><i class="doc">///   %5              - a virtual register.</i></td></tr>
<tr><th id="1168">1168</th><td><i class="doc">///   %5:sub_8bit     - a virtual register with sub-register index (with TRI).</i></td></tr>
<tr><th id="1169">1169</th><td><i class="doc">///   %eax            - a physical register</i></td></tr>
<tr><th id="1170">1170</th><td><i class="doc">///   %physreg17      - a physical register when no TRI instance given.</i></td></tr>
<tr><th id="1171">1171</th><td><i class="doc">///</i></td></tr>
<tr><th id="1172">1172</th><td><i class="doc">/// Usage: OS &lt;&lt; printReg(Reg, TRI, SubRegIdx) &lt;&lt; <span class="command">'\n</span>';</i></td></tr>
<tr><th id="1173">1173</th><td><a class="type" href="../Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl" id="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="206Reg" title='Reg' data-type='unsigned int' data-ref="206Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="207TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="207TRI">TRI</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="1174">1174</th><td>                   <em>unsigned</em> <dfn class="local col8 decl" id="208SubIdx" title='SubIdx' data-type='unsigned int' data-ref="208SubIdx">SubIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="1175">1175</th><td>                   <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="209MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="209MRI">MRI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">/// Create Printable object to print register units on a <span class="command">\ref</span> <span class="verb">raw_ostream.</span></i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc">///</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc">/// Register units are named after their root registers:</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc">///</i></td></tr>
<tr><th id="1181">1181</th><td><i class="doc">///   al      - Single root.</i></td></tr>
<tr><th id="1182">1182</th><td><i class="doc">///   fp0~st7 - Dual roots.</i></td></tr>
<tr><th id="1183">1183</th><td><i class="doc">///</i></td></tr>
<tr><th id="1184">1184</th><td><i class="doc">/// Usage: OS &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; <span class="command">'\n</span>';</i></td></tr>
<tr><th id="1185">1185</th><td><a class="type" href="../Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl" id="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="210Unit" title='Unit' data-type='unsigned int' data-ref="210Unit">Unit</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="211TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="211TRI">TRI</dfn>);</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">/// Create Printable object to print virtual registers and physical</i></td></tr>
<tr><th id="1188">1188</th><td><i class="doc">/// registers on a <span class="command">\ref</span> <span class="verb">raw_ostream.</span></i></td></tr>
<tr><th id="1189">1189</th><td><a class="type" href="../Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl" id="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="212VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="212VRegOrUnit">VRegOrUnit</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="213TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="213TRI">TRI</dfn>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">/// Create Printable object to print register classes or register banks</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc">/// on a <span class="command">\ref</span> <span class="verb">raw_ostream.</span></i></td></tr>
<tr><th id="1193">1193</th><td><a class="type" href="../Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl" id="_ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE" title='llvm::printRegClassOrBank' data-ref="_ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">printRegClassOrBank</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="214Reg" title='Reg' data-type='unsigned int' data-ref="214Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="215RegInfo" title='RegInfo' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="215RegInfo">RegInfo</dfn>,</td></tr>
<tr><th id="1194">1194</th><td>                              <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="216TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="216TRI">TRI</dfn>);</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_CODEGEN_TARGETREGISTERINFO_H</u></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
