v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 50200 40600 9 10 1 0 0 0 3
CPU and address decoding


C 41900 42900 1 0 0 65c02WDC.sym
{
T 42700 46300 5 10 1 1 0 0 1
device=65c02
T 42800 46000 5 10 1 1 0 0 1
refdes=U3
T 41900 42900 5 10 0 0 0 0 1
footprint=DIP40
}
N 43900 45400 44500 45400 4
{
T 44200 45400 5 10 1 1 0 0 1
netname=RESET
}
U 40500 42200 40500 47400 10 1
{
T 40300 47300 5 10 1 1 0 0 1
netname=A
}
N 42000 44300 40700 44300 4
{
T 40900 44300 5 10 1 1 0 0 1
netname=A14
}
C 40700 44300 1 90 0 busripper-1.sym
{
T 40300 44300 5 8 0 0 90 0 1
device=none
}
N 42000 44500 40700 44500 4
{
T 40900 44500 5 10 1 1 0 0 1
netname=A13
}
C 40700 44500 1 90 0 busripper-1.sym
{
T 40300 44500 5 8 0 0 90 0 1
device=none
}
N 42000 44700 40700 44700 4
{
T 40900 44700 5 10 1 1 0 0 1
netname=A12
}
C 40700 44700 1 90 0 busripper-1.sym
{
T 40300 44700 5 8 0 0 90 0 1
device=none
}
N 42000 44900 40700 44900 4
{
T 40900 44900 5 10 1 1 0 0 1
netname=A11
}
C 40700 44900 1 90 0 busripper-1.sym
{
T 40300 44900 5 8 0 0 90 0 1
device=none
}
N 42000 45100 40700 45100 4
{
T 40900 45100 5 10 1 1 0 0 1
netname=A10
}
C 40700 45100 1 90 0 busripper-1.sym
{
T 40300 45100 5 8 0 0 90 0 1
device=none
}
N 42000 45300 40700 45300 4
{
T 40900 45300 5 10 1 1 0 0 1
netname=A9
}
C 40700 45300 1 90 0 busripper-1.sym
{
T 40300 45300 5 8 0 0 90 0 1
device=none
}
N 42000 45500 40700 45500 4
{
T 40900 45500 5 10 1 1 0 0 1
netname=A8
}
C 40700 45500 1 90 0 busripper-1.sym
{
T 40300 45500 5 8 0 0 90 0 1
device=none
}
N 42000 45700 40700 45700 4
{
T 40900 45700 5 10 1 1 0 0 1
netname=A7
}
C 40700 45700 1 90 0 busripper-1.sym
{
T 40300 45700 5 8 0 0 90 0 1
device=none
}
N 42000 45900 40700 45900 4
{
T 40900 45900 5 10 1 1 0 0 1
netname=A6
}
C 40700 45900 1 90 0 busripper-1.sym
{
T 40300 45900 5 8 0 0 90 0 1
device=none
}
N 42000 46100 40700 46100 4
{
T 40900 46100 5 10 1 1 0 0 1
netname=A5
}
C 40700 46100 1 90 0 busripper-1.sym
{
T 40300 46100 5 8 0 0 90 0 1
device=none
}
N 42000 46300 40700 46300 4
{
T 40900 46300 5 10 1 1 0 0 1
netname=A4
}
C 40700 46300 1 90 0 busripper-1.sym
{
T 40300 46300 5 8 0 0 90 0 1
device=none
}
N 42000 46500 40700 46500 4
{
T 40900 46500 5 10 1 1 0 0 1
netname=A3
}
C 40700 46500 1 90 0 busripper-1.sym
{
T 40300 46500 5 8 0 0 90 0 1
device=none
}
N 42000 46700 40700 46700 4
{
T 40900 46700 5 10 1 1 0 0 1
netname=A2
}
C 40700 46700 1 90 0 busripper-1.sym
{
T 40300 46700 5 8 0 0 90 0 1
device=none
}
N 42000 46900 40700 46900 4
{
T 40900 46900 5 10 1 1 0 0 1
netname=A1
}
C 40700 46900 1 90 0 busripper-1.sym
{
T 40300 46900 5 8 0 0 90 0 1
device=none
}
N 42000 47100 40700 47100 4
{
T 40900 47100 5 10 1 1 0 0 1
netname=A0
}
C 40700 47100 1 90 0 busripper-1.sym
{
T 40300 47100 5 8 0 0 90 0 1
device=none
}
N 42000 44100 40700 44100 4
{
T 40900 44100 5 10 1 1 0 0 1
netname=A15
}
C 40700 44100 1 90 0 busripper-1.sym
{
T 40300 44100 5 8 0 0 90 0 1
device=none
}
U 49600 45200 49600 48100 10 1
{
T 49400 48000 5 10 1 1 0 0 1
netname=D
}
N 48400 45700 49400 45700 4
{
T 49200 45700 5 10 1 1 0 0 1
netname=D7
}
C 49400 45700 1 0 0 busripper-1.sym
{
T 49400 46100 5 8 0 0 0 0 1
device=none
}
N 48400 46000 49400 46000 4
{
T 49200 46000 5 10 1 1 0 0 1
netname=D6
}
C 49400 46000 1 0 0 busripper-1.sym
{
T 49400 46400 5 8 0 0 0 0 1
device=none
}
N 48400 46300 49400 46300 4
{
T 49200 46300 5 10 1 1 0 0 1
netname=D5
}
C 49400 46300 1 0 0 busripper-1.sym
{
T 49400 46700 5 8 0 0 0 0 1
device=none
}
N 48400 46600 49400 46600 4
{
T 49200 46600 5 10 1 1 0 0 1
netname=D4
}
C 49400 46600 1 0 0 busripper-1.sym
{
T 49400 47000 5 8 0 0 0 0 1
device=none
}
N 48400 46900 49400 46900 4
{
T 49200 46800 5 10 1 1 0 0 1
netname=D3
}
C 49400 46900 1 0 0 busripper-1.sym
{
T 49400 47300 5 8 0 0 0 0 1
device=none
}
N 48400 47200 49400 47200 4
{
T 49200 47200 5 10 1 1 0 0 1
netname=D2
}
C 49400 47200 1 0 0 busripper-1.sym
{
T 49400 47600 5 8 0 0 0 0 1
device=none
}
N 48400 47500 49400 47500 4
{
T 49200 47500 5 10 1 1 0 0 1
netname=D1
}
C 49400 47500 1 0 0 busripper-1.sym
{
T 49400 47900 5 8 0 0 0 0 1
device=none
}
N 48400 47800 49400 47800 4
{
T 49200 47800 5 10 1 1 0 0 1
netname=D0
}
C 49400 47800 1 0 0 busripper-1.sym
{
T 49400 48200 5 8 0 0 0 0 1
device=none
}
C 41600 43200 1 180 0 resistor-2.sym
{
T 41200 42850 5 10 0 0 180 0 1
device=RESISTOR
T 41100 43200 5 10 1 1 180 0 1
refdes=R3
T 41100 43200 5 10 0 1 90 0 1
footprint=R025
}
N 41600 43100 42000 43100 4
{
T 41600 43100 5 10 1 1 0 0 1
netname=IRQ
}
C 40700 43400 1 0 0 resistor-2.sym
{
T 41100 43750 5 10 0 0 0 0 1
device=RESISTOR
T 40900 43400 5 10 1 1 0 0 1
refdes=R4
T 41200 43400 5 10 0 1 270 0 1
footprint=R025
}
C 45000 44800 1 180 0 resistor-2.sym
{
T 44600 44450 5 10 0 0 180 0 1
device=RESISTOR
T 44800 44800 5 10 1 1 180 0 1
refdes=R5
T 44500 44800 5 10 0 1 90 0 1
footprint=R025
}
N 41600 43500 42000 43500 4
{
T 41600 43500 5 10 1 1 0 0 1
netname=NMI
}
N 44100 44800 43900 44800 4
C 44400 42800 1 0 0 gnd-2.sym
C 44300 43300 1 0 0 vcc-2.sym
C 40500 43500 1 0 0 vcc-2.sym
N 40700 43100 40700 43500 4
C 45400 45000 1 0 0 vcc-2.sym
U 53000 48400 53000 43100 10 -1
{
T 53000 48400 5 10 1 1 0 0 1
netname=A
}
N 53700 47700 53200 47700 4
{
T 53300 47700 5 10 1 1 0 0 1
netname=A15
}
C 53200 47700 1 180 0 busripper-1.sym
{
T 53200 47300 5 8 0 0 180 0 1
device=none
}
N 53700 47300 53200 47300 4
{
T 53300 47300 5 10 1 1 0 0 1
netname=A14
}
C 53200 47300 1 180 0 busripper-1.sym
{
T 53200 46900 5 8 0 0 180 0 1
device=none
}
N 53700 46900 53200 46900 4
{
T 53300 46900 5 10 1 1 0 0 1
netname=A13
}
C 53200 46900 1 180 0 busripper-1.sym
{
T 53200 46500 5 8 0 0 180 0 1
device=none
}
N 53700 46500 53200 46500 4
{
T 53300 46500 5 10 1 1 0 0 1
netname=A12
}
C 53200 46500 1 180 0 busripper-1.sym
{
T 53200 46100 5 8 0 0 180 0 1
device=none
}
N 53700 46100 53200 46100 4
{
T 53300 46100 5 10 1 1 0 0 1
netname=A8
}
C 53200 46100 1 180 0 busripper-1.sym
{
T 53200 45700 5 8 0 0 180 0 1
device=none
}
N 53700 45700 53200 45700 4
{
T 53300 45700 5 10 1 1 0 0 1
netname=A9
}
C 53200 45700 1 180 0 busripper-1.sym
{
T 53200 45300 5 8 0 0 180 0 1
device=none
}
N 53700 45300 53200 45300 4
{
T 53300 45300 5 10 1 1 0 0 1
netname=A10
}
C 53200 45300 1 180 0 busripper-1.sym
{
T 53200 44900 5 8 0 0 180 0 1
device=none
}
N 53700 44900 53200 44900 4
{
T 53300 44900 5 10 1 1 0 0 1
netname=A11
}
C 53200 44900 1 180 0 busripper-1.sym
{
T 53200 44500 5 8 0 0 180 0 1
device=none
}
N 52500 44100 53700 44100 4
N 55800 44100 56200 44100 4
{
T 56100 44100 5 10 1 1 0 0 1
netname=ROM
}
N 55800 45300 56200 45300 4
{
T 56000 45300 5 10 1 1 0 0 1
netname=HIRAM
}
N 55800 45700 56200 45700 4
N 55800 46100 56200 46100 4
{
T 56000 46100 5 10 1 1 0 0 1
netname=VIA
}
N 55800 46500 56200 46500 4
{
T 56100 46500 5 10 1 1 0 0 1
netname=LCD
}
N 55800 46900 56200 46900 4
{
T 56100 46900 5 10 1 1 0 0 1
netname=VDPCSR
}
N 55800 47300 56200 47300 4
{
T 56100 47300 5 10 1 1 0 0 1
netname=VDPCSW
}
C 53700 42700 1 0 0 gal22v10.sym
{
T 54395 46200 5 10 0 1 0 0 1
device=gal22v10d
T 54600 45200 5 10 1 1 0 0 1
refdes=U7
T 53700 42700 5 10 1 1 0 0 1
footprint=DIP24N
}
N 45600 44700 45600 45000 4
C 45000 45100 1 180 0 resistor-2.sym
{
T 44600 44750 5 10 0 0 180 0 1
device=RESISTOR
T 44800 45100 5 10 1 1 180 0 1
refdes=R6
T 44500 45100 5 10 0 1 90 0 1
footprint=R025
}
N 44100 45000 43900 45000 4
N 44100 44800 44100 44700 4
N 44500 43300 43900 43300 4
N 44500 43100 43900 43100 4
C 56000 43300 1 0 0 vcc-2.sym
C 56100 42600 1 0 0 gnd-2.sym
N 56200 42900 55800 42900 4
N 56200 43300 55800 43300 4
C 43900 49800 1 180 0 XTAL-1.sym
{
T 43500 47000 5 10 0 0 180 0 1
device=XTAL
T 42300 48400 5 10 1 1 180 0 1
refdes=X1
T 43505 47600 5 10 0 0 180 0 1
footprint=OSC14
}
N 43900 45200 45300 45200 4
C 41800 48300 1 180 0 vcc-2.sym
C 41700 50200 1 180 0 gnd-2.sym
N 56200 44900 55800 44900 4
{
T 56000 44900 5 10 1 1 0 0 1
netname=UARTWR
}
N 56200 44500 55800 44500 4
{
T 56000 44500 5 10 1 1 0 0 1
netname=UARTRD
}
N 41600 49900 41600 49600 4
N 41600 48300 41600 48600 4
C 48400 48500 1 180 0 74245-1.sym
{
T 48100 45150 5 10 0 0 180 0 1
device=74245
T 46700 45300 5 10 1 1 180 6 1
refdes=U8
T 48100 44950 5 10 0 0 180 0 1
footprint=DIP20
}
C 48400 44500 1 180 0 74245-1.sym
{
T 48100 41150 5 10 0 0 180 0 1
device=74245
T 43100 49600 5 10 1 1 180 6 1
refdes=U9
T 48100 40950 5 10 0 0 180 0 1
footprint=DIP20
}
N 43900 49100 45300 49100 4
{
T 43900 49100 5 10 1 1 0 0 1
netname=PHI2CPU
}
N 43900 45700 46400 45700 4
N 43900 45900 46400 45900 4
N 46400 45900 46400 46000 4
N 43900 46100 46400 46100 4
N 46400 46100 46400 46300 4
N 46400 46600 46200 46600 4
N 46200 46600 46200 46300 4
N 46200 46300 43900 46300 4
N 43900 46700 44600 46700 4
N 44600 46700 44600 47200 4
N 44600 47200 46400 47200 4
N 43900 46900 44400 46900 4
N 44400 46900 44400 47500 4
N 44400 47500 46400 47500 4
N 43900 47100 44200 47100 4
N 44200 47100 44200 47800 4
N 44200 47800 46400 47800 4
C 48900 48000 1 90 0 gnd-2.sym
N 48600 48100 48400 48100 4
N 43900 43800 46400 43800 4
{
T 43900 43800 5 10 1 1 0 0 1
netname=RWB
}
N 48400 43800 50100 43800 4
{
T 48400 43800 5 10 1 1 0 0 1
netname=RW
}
N 44900 43800 44900 44300 4
N 44900 44300 47300 44300 4
N 47300 44300 47300 48400 4
N 47300 48400 48400 48400 4
C 48400 44600 1 270 0 vcc-2.sym
C 48800 44000 1 90 0 gnd-2.sym
N 48500 44100 48400 44100 4
N 45300 43500 46400 43500 4
N 45300 43500 45300 49100 4
N 43800 46500 45000 46500 4
N 45000 46500 45000 46900 4
N 45000 46900 46400 46900 4
N 45600 45000 45000 45000 4
N 45000 44700 45600 44700 4
N 48400 43500 50100 43500 4
{
T 48400 43500 5 10 1 1 0 0 1
netname=PHI2
}
N 45300 40400 45300 43400 4
N 45300 40400 49200 40400 4
N 49200 40400 49200 42000 4
N 49200 42000 52500 42000 4
N 52500 42000 52500 44100 4
N 53700 44500 50500 44500 4
N 50500 44500 50500 45000 4
N 50500 45000 47300 45000 4
